[2025-06-26 21:43:07,265] Running step: step_qonnx_to_finn [1/19]
[2025-06-26 21:43:07,402] Running step: step_tidy_up [2/19]
[2025-06-26 21:43:07,449] Running step: step_streamline [3/19]
[2025-06-26 21:43:08,465] /usr/local/lib/python3.10/dist-packages/qonnx/transformation/infer_data_layouts.py:127: UserWarning: Assuming 4D input is NCHW
[2025-06-26 21:43:08,465]   warnings.warn("Assuming 4D input is NCHW")
[2025-06-26 21:43:08,469] Running step: step_convert_to_hw [4/19]
[2025-06-26 21:43:08,498] Running step: step_create_dataflow_partition [5/19]
[2025-06-26 21:43:08,504] Running step: step_specialize_layers [6/19]
[2025-06-26 21:43:08,510] Running step: step_target_fps_parallelization [7/19]
[2025-06-26 21:43:08,512] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/set_folding.py:221: UserWarning: SetFolding doesn't know how to handle op_type StreamingMaxPool_hls
[2025-06-26 21:43:08,512]   warnings.warn("SetFolding doesn't know how to handle op_type " + op_type)
[2025-06-26 21:43:08,523] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_0 can be lower than
[2025-06-26 21:43:08,523]              actual latency!
[2025-06-26 21:43:08,523]   warnings.warn(
[2025-06-26 21:43:08,524] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/streamingmaxpool.py:139: UserWarning: Estimated latency for layer StreamingMaxPool_hls_1 can be lower than
[2025-06-26 21:43:08,524]              actual latency!
[2025-06-26 21:43:08,524]   warnings.warn(
[2025-06-26 21:43:08,526] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/set_folding.py:233: UserWarning: Node ConvolutionInputGenerator_rtl_0 is bottleneck with 1026 cycles, running second pass
[2025-06-26 21:43:08,526]   warnings.warn(
[2025-06-26 21:43:08,536] Running step: step_apply_folding_config [8/19]
[2025-06-26 21:43:08,536] Running step: step_minimize_bit_width [9/19]
[2025-06-26 21:43:08,555] Running step: step_generate_estimate_reports [10/19]
[2025-06-26 21:43:08,556] Running step: step_hw_codegen [11/19]
[2025-06-26 21:43:09,417] Running step: step_hw_ipgen [12/19]
[2025-06-26 21:44:27,818] Running step: step_set_fifo_depths [13/19]
[2025-06-26 21:44:27,850] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_0
[2025-06-26 21:44:27,850]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:44:27,850] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-06-26 21:44:27,850]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:44:27,851] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_0
[2025-06-26 21:44:27,851]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:44:27,851] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_1
[2025-06-26 21:44:27,851]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:44:27,852] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-06-26 21:44:27,852]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:44:27,854] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_1
[2025-06-26 21:44:27,854]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:44:27,855] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_2
[2025-06-26 21:44:27,855]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:44:27,856] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-06-26 21:44:27,856]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:44:27,857] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-06-26 21:44:27,857]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:44:27,857] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_rtl_0
[2025-06-26 21:44:27,857]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:44:27,926] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-06-26 21:44:27,926]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-26 21:44:27,927] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-06-26 21:44:27,928]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-26 21:44:27,931] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_1
[2025-06-26 21:44:27,932]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-26 21:44:27,933] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-06-26 21:44:27,933]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-26 21:44:27,934] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_0
[2025-06-26 21:44:27,934]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-26 21:44:27,935] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-06-26 21:44:27,935]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-26 21:45:59,369] Vivado Simulator v2022.2
[2025-06-26 21:45:59,369] Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-26 21:45:59,369] Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab work.glbl work.finn_design_wrapper -relax -prj rtlsim.prj -dll -s finn_design_wrapper -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 -L floating_point_v7_1_18 -L floating_point_v7_1_15 -L floating_point_v7_1_19
[2025-06-26 21:45:59,369] Multi-threading is on. Using 20 slave threads.
[2025-06-26 21:45:59,369] INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/Xilinx/Vivado/2022.2/data/verilog/src/glbl.v" into library work
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module glbl
[2025-06-26 21:45:59,369] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v" into library work
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_0_0
[2025-06-26 21:45:59,369] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth/finn_design_ConvolutionInputGenerator_rtl_0_0.v" into library work
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module finn_design_ConvolutionInputGenerator_rtl_0_0
[2025-06-26 21:45:59,369] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v" into library work
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_1_0
[2025-06-26 21:45:59,369] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_flow_control_loop_pipe_sequential_init
[2025-06-26 21:45:59,369] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_hls_deadlock_idx0_monitor.v" into library work
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_hls_deadlock_idx0_monitor
[2025-06-26 21:45:59,369] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_hls_deadlock_idx1_monitor.v" into library work
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_hls_deadlock_idx1_monitor
[2025-06-26 21:45:59,369] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" into library work
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1
[2025-06-26 21:45:59,369] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" into library work
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1
[2025-06-26 21:45:59,369] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v" into library work
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch
[2025-06-26 21:45:59,369] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" into library work
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mul_8s_4s_12_1_1
[2025-06-26 21:45:59,369] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_regslice_both.v" into library work
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_regslice_both
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_regslice_both_w1
[2025-06-26 21:45:59,369] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0.v" into library work
[2025-06-26 21:45:59,369] INFO: [VRFC 10-311] analyzing module MVAU_hls_0
[2025-06-26 21:45:59,369] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_0_0
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_0_wstrm_0
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_0/synth/finn_design_StreamingFIFO_rtl_2_0.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_2_0
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_hls_deadlock_idx0_monitor.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_hls_deadlock_idx0_monitor
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_hls_deadlock_idx1_monitor.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_hls_deadlock_idx1_monitor
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_regslice_both.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_regslice_both
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_regslice_both_w1
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/synth/finn_design_StreamingMaxPool_hls_0_0.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module finn_design_StreamingMaxPool_hls_0_0
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_3_0
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/synth/finn_design_ConvolutionInputGenerator_rtl_1_0.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module finn_design_ConvolutionInputGenerator_rtl_1_0
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_4_0
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_flow_control_loop_pipe_sequential_init
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_hls_deadlock_idx0_monitor.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_hls_deadlock_idx0_monitor
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_hls_deadlock_idx1_monitor.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_hls_deadlock_idx1_monitor
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R
[2025-06-26 21:45:59,370] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,370] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mul_4ns_4s_8_1_1
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mul_4s_4ns_8_1_1
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_regslice_both.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_regslice_both
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_regslice_both_w1
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_1
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_1_0
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_1_wstrm_0
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_5_0
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_6_0
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_hls_deadlock_idx0_monitor.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_hls_deadlock_idx0_monitor
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_hls_deadlock_idx1_monitor.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_hls_deadlock_idx1_monitor
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_regslice_both.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_regslice_both
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_regslice_both_w1
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/synth/finn_design_StreamingMaxPool_hls_1_0.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module finn_design_StreamingMaxPool_hls_1_0
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth/finn_design_StreamingFIFO_rtl_7_0.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_7_0
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth/finn_design_StreamingDataWidthConverter_rtl_1_0.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/synth/finn_design_StreamingFIFO_rtl_8_0.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_8_0
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/synth/finn_design_ConvolutionInputGenerator_rtl_2_0.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module finn_design_ConvolutionInputGenerator_rtl_2_0
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/synth/finn_design_StreamingFIFO_rtl_9_0.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_9_0
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth/finn_design_StreamingDataWidthConverter_rtl_2_0.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/synth/finn_design_StreamingFIFO_rtl_10_0.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_10_0
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_flow_control_loop_pipe_sequential_init
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_hls_deadlock_idx0_monitor.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_hls_deadlock_idx0_monitor
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_hls_deadlock_idx1_monitor.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_hls_deadlock_idx1_monitor
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mul_4ns_4s_8_1_1
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mux_83_200_1_1.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mux_83_200_1_1
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_regslice_both.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_regslice_both
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_regslice_both_w1
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module MVAU_hls_2
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v" into library work
[2025-06-26 21:45:59,371] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_2_0
[2025-06-26 21:45:59,371] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth/finn_design_MVAU_hls_2_wstrm_0.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_2_wstrm_0
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/synth/finn_design_StreamingFIFO_rtl_11_0.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_11_0
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/synth/finn_design_StreamingDataWidthConverter_rtl_3_0.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module finn_design_StreamingDataWidthConverter_rtl_3_0
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/synth/finn_design_StreamingFIFO_rtl_12_0.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_12_0
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_flow_control_loop_pipe_sequential_init
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_hls_deadlock_idx0_monitor.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_hls_deadlock_idx0_monitor
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_hls_deadlock_idx1_monitor.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_hls_deadlock_idx1_monitor
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1_DSP48_2
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mul_4ns_4s_8_1_1.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mul_4ns_4s_8_1_1
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mux_124_40_1_1.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mux_124_40_1_1
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_regslice_both.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_regslice_both
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_regslice_both_w1
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_3_0
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth/finn_design_MVAU_hls_3_wstrm_0.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_3_wstrm_0
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/synth/finn_design_StreamingFIFO_rtl_13_0.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_13_0
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/synth/finn_design_MVAU_rtl_0_0.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_rtl_0_0
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/synth/finn_design_MVAU_rtl_0_wstrm_0.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_rtl_0_wstrm_0
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/synth/finn_design_StreamingFIFO_rtl_14_0.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_14_0
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_imp_7OH4JA
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_imp_ZIW0NT
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_imp_1WP2WTL
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_imp_U0RWZQ
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module MVAU_rtl_0_imp_1DNJB9Y
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module finn_design
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_3twtu9b0/Q_srl.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_3twtu9b0/StreamingFIFO_rtl_0.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_0
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_pkg.sv" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_wrapper.v" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_0
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3380] identifier 'IN_WIDTH_PADDED' is used before its declaration [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_wrapper.v:38]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3380] identifier 'OUT_WIDTH_PADDED' is used before its declaration [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_wrapper.v:41]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-8434] closing label :ConvolutionInputGenerator_rtl_0 is only allowed in SystemVerilog mode [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_wrapper.v:78]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-8434] closing label :ConvolutionInputGenerator_rtl_0 is only allowed in SystemVerilog mode [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_wrapper.v:32]
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_impl.sv" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_0_wb
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_0_impl
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'BIT_WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_impl.sv:301]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'SIMD' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_impl.sv:302]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'MMV_IN' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_impl.sv:303]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'MMV_OUT' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_impl.sv:304]
[2025-06-26 21:45:59,372] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv" into library work
[2025-06-26 21:45:59,372] INFO: [VRFC 10-311] analyzing module swg_controller
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_H_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:36]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_W_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:37]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_KH_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:38]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_KW_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:39]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_SIMD_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:40]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'INCR_BITWIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:42]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'IS_DEPTHWISE' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:44]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_SIMD' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:46]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_KW' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:47]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_KH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:48]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_W' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:49]
[2025-06-26 21:45:59,372] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_H' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:50]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_W' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:51]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_H' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:52]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_LAST' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:53]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'INNERMOST_STATE' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:55]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module swg_cyclic_buffer_addressable
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:150]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:151]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module swg_reg_buffer
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module swg_ram_buffer
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:207]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:208]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_ckcmp89d/Q_srl.v" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_ckcmp89d/Q_srl.v:72]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_ckcmp89d/StreamingFIFO_rtl_1.v" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_1
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_0/MVAU_hls_0_memstream_wrapper.v" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_memstream_wrapper
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-8434] closing label :MVAU_hls_0_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_0/MVAU_hls_0_memstream_wrapper.v:120]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-8434] closing label :MVAU_hls_0_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_0/MVAU_hls_0_memstream_wrapper.v:32]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_0/axilite_if.v" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module axi4lite_if
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_0/memstream_axi.sv" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_0/memstream_axi.sv:34]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_0/memstream_axi.sv:35]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module memstream
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv:34]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv:35]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-8890] default field of an assignment pattern cannot contain another assignment pattern [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv:73]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_0l_um8md/Q_srl.v" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_0l_um8md/Q_srl.v:72]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_0l_um8md/StreamingFIFO_rtl_2.v" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_2
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_abuqfz3a/Q_srl.v" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_abuqfz3a/Q_srl.v:72]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_abuqfz3a/StreamingFIFO_rtl_3.v" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_3
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_pkg.sv" into library work
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-8896] design element 'swg' is previously defined; ignoring this definition [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_pkg.sv:32]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_wrapper.v" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_1
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3380] identifier 'IN_WIDTH_PADDED' is used before its declaration [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_wrapper.v:38]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3380] identifier 'OUT_WIDTH_PADDED' is used before its declaration [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_wrapper.v:41]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-8434] closing label :ConvolutionInputGenerator_rtl_1 is only allowed in SystemVerilog mode [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_wrapper.v:78]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-8434] closing label :ConvolutionInputGenerator_rtl_1 is only allowed in SystemVerilog mode [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_wrapper.v:32]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_impl.sv" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_1_wb
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_1_impl
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'BIT_WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_impl.sv:301]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'SIMD' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_impl.sv:302]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'MMV_IN' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_impl.sv:303]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'MMV_OUT' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_impl.sv:304]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module swg_controller
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_H_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:36]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_W_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:37]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_KH_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:38]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_KW_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:39]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_SIMD_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:40]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'INCR_BITWIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:42]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'IS_DEPTHWISE' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:44]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_SIMD' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:46]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_KW' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:47]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_KH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:48]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_W' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:49]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_H' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:50]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_W' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:51]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_H' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:52]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_LAST' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:53]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'INNERMOST_STATE' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:55]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_controller' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:34]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module swg_cyclic_buffer_addressable
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:150]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:151]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_cyclic_buffer_addressable' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:149]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module swg_reg_buffer
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_reg_buffer' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:176]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module swg_ram_buffer
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:207]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:208]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_ram_buffer' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:205]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_9vmtj2xo/Q_srl.v" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_9vmtj2xo/Q_srl.v:72]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_9vmtj2xo/StreamingFIFO_rtl_4.v" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_4
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_1/MVAU_hls_1_memstream_wrapper.v" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_memstream_wrapper
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-8434] closing label :MVAU_hls_1_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_1/MVAU_hls_1_memstream_wrapper.v:120]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-8434] closing label :MVAU_hls_1_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_1/MVAU_hls_1_memstream_wrapper.v:32]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_1/axilite_if.v" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module axi4lite_if
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi4lite_if' [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_1/axilite_if.v:31]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv" into library work
[2025-06-26 21:45:59,373] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv:34]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv:35]
[2025-06-26 21:45:59,373] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream_axi' [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv:33]
[2025-06-26 21:45:59,373] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module memstream
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:34]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:35]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-8890] default field of an assignment pattern cannot contain another assignment pattern [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:73]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream' [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:33]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_9p9484qn/Q_srl.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_9p9484qn/Q_srl.v:72]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_9p9484qn/StreamingFIFO_rtl_5.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_5
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_0mw7m4bl/dwc_axi.sv" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module dwc_axi
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_0mw7m4bl/dwc_axi.sv:35]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_0mw7m4bl/dwc_axi.sv:36]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_0mw7m4bl/dwc.sv" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module dwc
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_0mw7m4bl/dwc.sv:35]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_0mw7m4bl/dwc.sv:36]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_0mw7m4bl/StreamingDataWidthConverter_rtl_0.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module StreamingDataWidthConverter_rtl_0
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_6_1ovrmouy/Q_srl.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_6_1ovrmouy/Q_srl.v:72]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_6_1ovrmouy/StreamingFIFO_rtl_6.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_6
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_7_y3ssnvru/Q_srl.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_7_y3ssnvru/Q_srl.v:72]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_7_y3ssnvru/StreamingFIFO_rtl_7.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_7
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc_axi.sv" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module dwc_axi
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc_axi.sv:35]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc_axi.sv:36]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc_axi' [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc_axi.sv:34]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc.sv" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module dwc
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc.sv:35]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc.sv:36]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc' [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc.sv:34]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/StreamingDataWidthConverter_rtl_1.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module StreamingDataWidthConverter_rtl_1
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_8_cfmb7x14/Q_srl.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_8_cfmb7x14/Q_srl.v:72]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_8_cfmb7x14/StreamingFIFO_rtl_8.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_8
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_pkg.sv" into library work
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-8896] design element 'swg' is previously defined; ignoring this definition [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_pkg.sv:32]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_wrapper.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_2
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3380] identifier 'IN_WIDTH_PADDED' is used before its declaration [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_wrapper.v:38]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3380] identifier 'OUT_WIDTH_PADDED' is used before its declaration [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_wrapper.v:41]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-8434] closing label :ConvolutionInputGenerator_rtl_2 is only allowed in SystemVerilog mode [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_wrapper.v:78]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-8434] closing label :ConvolutionInputGenerator_rtl_2 is only allowed in SystemVerilog mode [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_wrapper.v:32]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_impl.sv" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_2_impl
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'BIT_WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_impl.sv:32]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'SIMD' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_impl.sv:33]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'MMV_IN' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_impl.sv:34]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'MMV_OUT' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_impl.sv:35]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module swg_controller
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_H_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:36]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_W_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:37]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_KH_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:38]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_KW_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:39]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_SIMD_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:40]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'INCR_BITWIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:42]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'IS_DEPTHWISE' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:44]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_SIMD' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:46]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_KW' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:47]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_KH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:48]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_W' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:49]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_H' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:50]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_W' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:51]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_H' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:52]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_LAST' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:53]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'INNERMOST_STATE' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:55]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_controller' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:34]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module swg_cyclic_buffer_addressable
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:150]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:151]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_cyclic_buffer_addressable' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:149]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module swg_reg_buffer
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_reg_buffer' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:176]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module swg_ram_buffer
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:207]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:208]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_ram_buffer' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:205]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_9_jzo6077m/Q_srl.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_9_jzo6077m/Q_srl.v:72]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_9_jzo6077m/StreamingFIFO_rtl_9.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_9
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc_axi.sv" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module dwc_axi
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc_axi.sv:35]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc_axi.sv:36]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc_axi' [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc_axi.sv:34]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc.sv" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module dwc
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc.sv:35]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc.sv:36]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc' [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc.sv:34]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/StreamingDataWidthConverter_rtl_2.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module StreamingDataWidthConverter_rtl_2
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_10_6y99zgny/Q_srl.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_10_6y99zgny/Q_srl.v:72]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_10_6y99zgny/StreamingFIFO_rtl_10.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_10
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_2/MVAU_hls_2_memstream_wrapper.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_memstream_wrapper
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-8434] closing label :MVAU_hls_2_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_2/MVAU_hls_2_memstream_wrapper.v:120]
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-8434] closing label :MVAU_hls_2_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_2/MVAU_hls_2_memstream_wrapper.v:32]
[2025-06-26 21:45:59,374] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_2/axilite_if.v" into library work
[2025-06-26 21:45:59,374] INFO: [VRFC 10-311] analyzing module axi4lite_if
[2025-06-26 21:45:59,374] WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi4lite_if' [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_2/axilite_if.v:31]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv:34]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv:35]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream_axi' [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv:33]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module memstream
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:34]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:35]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-8890] default field of an assignment pattern cannot contain another assignment pattern [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:73]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream' [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:33]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_11_la876bqs/Q_srl.v" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_11_la876bqs/Q_srl.v:72]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_11_la876bqs/StreamingFIFO_rtl_11.v" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_11
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc_axi.sv" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module dwc_axi
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc_axi.sv:35]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc_axi.sv:36]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc_axi' [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc_axi.sv:34]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc.sv" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module dwc
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc.sv:35]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc.sv:36]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc' [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc.sv:34]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/StreamingDataWidthConverter_rtl_3.v" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module StreamingDataWidthConverter_rtl_3
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_12_ehe34fdj/Q_srl.v" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_12_ehe34fdj/Q_srl.v:72]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_12_ehe34fdj/StreamingFIFO_rtl_12.v" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_12
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_3/MVAU_hls_3_memstream_wrapper.v" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_memstream_wrapper
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-8434] closing label :MVAU_hls_3_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_3/MVAU_hls_3_memstream_wrapper.v:120]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-8434] closing label :MVAU_hls_3_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_3/MVAU_hls_3_memstream_wrapper.v:32]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_3/axilite_if.v" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module axi4lite_if
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi4lite_if' [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_3/axilite_if.v:31]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:34]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:35]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream_axi' [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:33]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module memstream
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:34]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:35]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-8890] default field of an assignment pattern cannot contain another assignment pattern [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:73]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream' [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:33]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_13_cgvscbt4/Q_srl.v" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_13_cgvscbt4/Q_srl.v:72]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_13_cgvscbt4/StreamingFIFO_rtl_13.v" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_13
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_MVAU_rtl_0_lqtdvl6h/MVAU_rtl_0_wrapper.v" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module MVAU_rtl_0
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module mvu_vvu_axi
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'IS_MVU' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:47]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'COMPUTE_CORE' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:48]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'MW' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:49]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'MH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:50]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'PE' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:51]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'SIMD' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:52]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'ACTIVATION_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:55]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'WEIGHT_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:56]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'ACCU_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:57]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/changhong/prj/finn/finn-rtllib/mvu/replay_buffer.sv" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module replay_buffer
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'LEN' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/replay_buffer.sv:36]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'REP' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/replay_buffer.sv:37]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'W' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/replay_buffer.sv:38]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/changhong/prj/finn/finn-rtllib/mvu/mvu_4sx4u.sv" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module mvu_4sx4u
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'PE' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_4sx4u.sv:35]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'SIMD' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_4sx4u.sv:36]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'WEIGHT_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_4sx4u.sv:37]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'ACTIVATION_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_4sx4u.sv:38]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'ACCU_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_4sx4u.sv:39]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module mvu_vvu_8sx9_dsp58
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'IS_MVU' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv:35]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'PE' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv:36]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'SIMD' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv:37]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'WEIGHT_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv:38]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'ACTIVATION_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv:39]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'ACCU_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv:40]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/changhong/prj/finn/finn-rtllib/mvu/mvu_8sx8u_dsp48.sv" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module mvu_8sx8u_dsp48
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'PE' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_8sx8u_dsp48.sv:35]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'SIMD' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_8sx8u_dsp48.sv:36]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'ACCU_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_8sx8u_dsp48.sv:37]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'ACTIVATION_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_8sx8u_dsp48.sv:38]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'WEIGHT_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_8sx8u_dsp48.sv:39]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_rtl_0/MVAU_rtl_0_memstream_wrapper.v" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module MVAU_rtl_0_memstream_wrapper
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-8434] closing label :MVAU_rtl_0_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_rtl_0/MVAU_rtl_0_memstream_wrapper.v:120]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-8434] closing label :MVAU_rtl_0_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_rtl_0/MVAU_rtl_0_memstream_wrapper.v:32]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_rtl_0/axilite_if.v" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module axi4lite_if
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi4lite_if' [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_rtl_0/axilite_if.v:31]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_rtl_0/memstream_axi.sv" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_rtl_0/memstream_axi.sv:34]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_rtl_0/memstream_axi.sv:35]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream_axi' [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_rtl_0/memstream_axi.sv:33]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_rtl_0/memstream.sv" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module memstream
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_rtl_0/memstream.sv:34]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_rtl_0/memstream.sv:35]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-8890] default field of an assignment pattern cannot contain another assignment pattern [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_rtl_0/memstream.sv:73]
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream' [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_rtl_0/memstream.sv:33]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_14_vug7jhfa/Q_srl.v" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:45:59,375] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_14_vug7jhfa/Q_srl.v:72]
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_14_vug7jhfa/StreamingFIFO_rtl_14.v" into library work
[2025-06-26 21:45:59,375] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_14
[2025-06-26 21:45:59,375] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" into library work
[2025-06-26 21:45:59,376] INFO: [VRFC 10-311] analyzing module finn_design_wrapper
[2025-06-26 21:45:59,376] Starting static elaboration
[2025-06-26 21:45:59,376] Pass Through NonSizing Optimizer
[2025-06-26 21:45:59,376] WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'ip_addr' [/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/ip/verilog/rtl_ops/MVAU_rtl_0/memstream_axi.sv:107]
[2025-06-26 21:45:59,376] Completed static elaboration
[2025-06-26 21:45:59,376] Starting simulation data flow analysis
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tools/Xilinx/Vivado/2022.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tools/Xilinx/Vivado/2022.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" Line 12. Module finn_design_wrapper has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 363. Module finn_design has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 12. Module MVAU_hls_0_imp_7OH4JA has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0.v" Line 10. Module MVAU_hls_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,376] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,377] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 9. Module MVAU_hls_0_regslice_both(DataWidth=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 9. Module MVAU_hls_0_regslice_both(DataWidth=600) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 9. Module MVAU_hls_0_regslice_both(DataWidth=24) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 82. Module MVAU_hls_1_imp_ZIW0NT has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1.v" Line 10. Module MVAU_hls_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,378] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,379] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,380] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,381] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 9. Module MVAU_hls_1_regslice_both(DataWidth=600) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 9. Module MVAU_hls_1_regslice_both(DataWidth=1200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 9. Module MVAU_hls_1_regslice_both(DataWidth=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,382] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 152. Module MVAU_hls_2_imp_1WP2WTL has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2.v" Line 10. Module MVAU_hls_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mux_83_200_1_1.v" Line 9. Module MVAU_hls_2_mux_83_200_1_1(ID=1,din0_WIDTH=200,din1_WIDTH=200,din2_WIDTH=200,din3_WIDTH=200,din4_WIDTH=200,din5_WIDTH=200,din6_WIDTH=200,din7_WIDTH=200,din8_WIDTH=3,dout_WIDTH=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_2_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 9. Module MVAU_hls_2_regslice_both(DataWidth=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 9. Module MVAU_hls_2_regslice_both(DataWidth=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 9. Module MVAU_hls_2_regslice_both(DataWidth=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 222. Module MVAU_hls_3_imp_U0RWZQ has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3.v" Line 10. Module MVAU_hls_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,383] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mux_124_40_1_1.v" Line 9. Module MVAU_hls_3_mux_124_40_1_1(ID=1,din0_WIDTH=40,din1_WIDTH=40,din2_WIDTH=40,din3_WIDTH=40,din4_WIDTH=40,din5_WIDTH=40,din6_WIDTH=40,din7_WIDTH=40,din8_WIDTH=40,din9_WIDTH=40,din10_WIDTH=40,din11_WIDTH=40,din12_WIDTH=4,dout_WIDTH=40) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_3_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_3_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_3_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=14,dout_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_3_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 9. Module MVAU_hls_3_regslice_both(DataWidth=40) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 9. Module MVAU_hls_3_regslice_both(DataWidth=40) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 9. Module MVAU_hls_3_regslice_both(DataWidth=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 292. Module MVAU_rtl_0_imp_1DNJB9Y has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/DSP48E2.v" Line 42. Module DSP48E2(ACASCREG=0,ALUMODEREG=0,AMULTSEL="AD",AREG=0,CARRYINREG=0,CARRYINSELREG=0,CREG=0,DREG=0,INMODEREG=0) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0.v" Line 10. Module StreamingMaxPool_hls_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_regslice_both.v" Line 9. Module StreamingMaxPool_hls_0_regslice_both(DataWidth=24) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_regslice_both.v" Line 9. Module StreamingMaxPool_hls_0_regslice_both(DataWidth=24) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1.v" Line 10. Module StreamingMaxPool_hls_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_regslice_both.v" Line 9. Module StreamingMaxPool_hls_1_regslice_both(DataWidth=64) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_regslice_both.v" Line 9. Module StreamingMaxPool_hls_1_regslice_both(DataWidth=64) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" Line 12. Module finn_design_wrapper has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 363. Module finn_design has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 12. Module MVAU_hls_0_imp_7OH4JA has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0.v" Line 10. Module MVAU_hls_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,384] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,385] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 9. Module MVAU_hls_0_regslice_both(DataWidth=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 9. Module MVAU_hls_0_regslice_both(DataWidth=600) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 9. Module MVAU_hls_0_regslice_both(DataWidth=24) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 82. Module MVAU_hls_1_imp_ZIW0NT has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1.v" Line 10. Module MVAU_hls_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,386] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,387] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,388] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,389] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,390] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 9. Module MVAU_hls_1_regslice_both(DataWidth=600) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 9. Module MVAU_hls_1_regslice_both(DataWidth=1200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 9. Module MVAU_hls_1_regslice_both(DataWidth=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 152. Module MVAU_hls_2_imp_1WP2WTL has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2.v" Line 10. Module MVAU_hls_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mux_83_200_1_1.v" Line 9. Module MVAU_hls_2_mux_83_200_1_1(ID=1,din0_WIDTH=200,din1_WIDTH=200,din2_WIDTH=200,din3_WIDTH=200,din4_WIDTH=200,din5_WIDTH=200,din6_WIDTH=200,din7_WIDTH=200,din8_WIDTH=3,dout_WIDTH=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,391] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_2_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 9. Module MVAU_hls_2_regslice_both(DataWidth=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 9. Module MVAU_hls_2_regslice_both(DataWidth=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 9. Module MVAU_hls_2_regslice_both(DataWidth=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 222. Module MVAU_hls_3_imp_U0RWZQ has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3.v" Line 10. Module MVAU_hls_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mux_124_40_1_1.v" Line 9. Module MVAU_hls_3_mux_124_40_1_1(ID=1,din0_WIDTH=40,din1_WIDTH=40,din2_WIDTH=40,din3_WIDTH=40,din4_WIDTH=40,din5_WIDTH=40,din6_WIDTH=40,din7_WIDTH=40,din8_WIDTH=40,din9_WIDTH=40,din10_WIDTH=40,din11_WIDTH=40,din12_WIDTH=4,dout_WIDTH=40) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_3_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_3_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_3_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=14,dout_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_3_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 9. Module MVAU_hls_3_regslice_both(DataWidth=40) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 9. Module MVAU_hls_3_regslice_both(DataWidth=40) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 9. Module MVAU_hls_3_regslice_both(DataWidth=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 292. Module MVAU_rtl_0_imp_1DNJB9Y has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/DSP48E2.v" Line 42. Module DSP48E2(ACASCREG=0,ALUMODEREG=0,AMULTSEL="AD",AREG=0,CARRYINREG=0,CARRYINSELREG=0,CREG=0,DREG=0,INMODEREG=0) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0.v" Line 10. Module StreamingMaxPool_hls_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_regslice_both.v" Line 9. Module StreamingMaxPool_hls_0_regslice_both(DataWidth=24) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_regslice_both.v" Line 9. Module StreamingMaxPool_hls_0_regslice_both(DataWidth=24) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1.v" Line 10. Module StreamingMaxPool_hls_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_regslice_both.v" Line 9. Module StreamingMaxPool_hls_1_regslice_both(DataWidth=64) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_otydhyid/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_regslice_both.v" Line 9. Module StreamingMaxPool_hls_1_regslice_both(DataWidth=64) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:45:59,392] Completed simulation data flow analysis
[2025-06-26 21:45:59,392] Time Resolution for simulation is 1ps
[2025-06-26 21:45:59,392] Compiling package work.swg
[2025-06-26 21:45:59,392] Compiling module work.glbl
[2025-06-26 21:45:59,392] Compiling module work.swg_reg_buffer(WIDTH=32'b01000,D...
[2025-06-26 21:45:59,392] Compiling module work.swg_ram_buffer(WIDTH=32'b01000,D...
[2025-06-26 21:45:59,392] Compiling module work.ConvolutionInputGenerator_rtl_0_...
[2025-06-26 21:45:59,392] Compiling module work.swg_controller(LOOP_H_ITERATIONS...
[2025-06-26 21:45:59,392] Compiling module work.ConvolutionInputGenerator_rtl_0_...
[2025-06-26 21:45:59,392] Compiling module work.ConvolutionInputGenerator_rtl_0(...
[2025-06-26 21:45:59,392] Compiling module work.finn_design_ConvolutionInputGene...
[2025-06-26 21:45:59,392] Compiling module work.swg_reg_buffer(WIDTH=32'b011000,...
[2025-06-26 21:45:59,392] Compiling module work.swg_ram_buffer(WIDTH=32'b011000,...
[2025-06-26 21:45:59,392] Compiling module work.ConvolutionInputGenerator_rtl_1_...
[2025-06-26 21:45:59,392] Compiling module work.swg_controller(LOOP_H_ITERATIONS...
[2025-06-26 21:45:59,392] Compiling module work.ConvolutionInputGenerator_rtl_1_...
[2025-06-26 21:45:59,392] Compiling module work.ConvolutionInputGenerator_rtl_1(...
[2025-06-26 21:45:59,392] Compiling module work.finn_design_ConvolutionInputGene...
[2025-06-26 21:45:59,392] Compiling module work.swg_cyclic_buffer_addressable(WI...
[2025-06-26 21:45:59,392] Compiling module work.swg_controller(LOOP_H_ITERATIONS...
[2025-06-26 21:45:59,392] Compiling module work.ConvolutionInputGenerator_rtl_2_...
[2025-06-26 21:45:59,392] Compiling module work.ConvolutionInputGenerator_rtl_2(...
[2025-06-26 21:45:59,393] Compiling module work.finn_design_ConvolutionInputGene...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_0_mul_8s_4s_12_1_1(NUM_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_0_mac_muladd_8s_4s_12s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_0_mac_muladd_8s_4s_12s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_0_mac_muladd_8s_4s_13s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_0_mac_muladd_8s_4s_13s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_0_flow_control_loop_pip...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_0_regslice_both(DataWid...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_0_regslice_both(DataWid...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_0_regslice_both(DataWid...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_0
[2025-06-26 21:45:59,393] Compiling module work.finn_design_MVAU_hls_0_0
[2025-06-26 21:45:59,393] Compiling module work.axi4lite_if(ADDR_WIDTH=32'b0111,...
[2025-06-26 21:45:59,393] Compiling module work.memstream(DEPTH=32'b01,WIDTH=32'...
[2025-06-26 21:45:59,393] Compiling module work.memstream_axi(DEPTH=32'b01,WIDTH...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_0_memstream_wrapper(AXI...
[2025-06-26 21:45:59,393] Compiling module work.finn_design_MVAU_hls_0_wstrm_0
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_0_imp_7OH4JA
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_mac_muladd_4ns_4s_8s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_mac_muladd_4ns_4s_8s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_mac_muladd_4s_4ns_8s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_mac_muladd_4s_4ns_8s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_mac_muladd_4ns_4s_9s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_mac_muladd_4ns_4s_9s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_mac_muladd_4s_4ns_9s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_mac_muladd_4s_4ns_9s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_flow_control_loop_pip...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_regslice_both(DataWid...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_regslice_both(DataWid...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_regslice_both(DataWid...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1
[2025-06-26 21:45:59,393] Compiling module work.finn_design_MVAU_hls_1_0
[2025-06-26 21:45:59,393] Compiling module work.axi4lite_if(ADDR_WIDTH=32'b01011...
[2025-06-26 21:45:59,393] Compiling module work.memstream(DEPTH=32'b01000,WIDTH=...
[2025-06-26 21:45:59,393] Compiling module work.memstream_axi(DEPTH=32'b01000,WI...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_memstream_wrapper(AXI...
[2025-06-26 21:45:59,393] Compiling module work.finn_design_MVAU_hls_1_wstrm_0
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_1_imp_ZIW0NT
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_mux_83_200_1_1(ID=1,d...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_mac_muladd_4ns_4s_8s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_mac_muladd_4ns_4s_8s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_mac_muladd_4ns_4s_9s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_mac_muladd_4ns_4s_9s_...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_flow_control_loop_pip...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_regslice_both(DataWid...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_regslice_both(DataWid...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2
[2025-06-26 21:45:59,393] Compiling module work.finn_design_MVAU_hls_2_0
[2025-06-26 21:45:59,393] Compiling module work.axi4lite_if(ADDR_WIDTH=32'b01111...
[2025-06-26 21:45:59,393] Compiling module work.memstream(DEPTH=32'b01111000000,...
[2025-06-26 21:45:59,393] Compiling module work.memstream_axi(DEPTH=32'b01111000...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_memstream_wrapper(AXI...
[2025-06-26 21:45:59,393] Compiling module work.finn_design_MVAU_hls_2_wstrm_0
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_2_imp_1WP2WTL
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,393] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_mux_124_40_1_1(ID=1,d...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_mul_4ns_4s_8_1_1(NUM_...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_mac_muladd_4ns_4s_8s_...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_mac_muladd_4ns_4s_8s_...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_mac_muladd_4ns_4s_9s_...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_mac_muladd_4ns_4s_9s_...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_mac_muladd_4ns_4s_14s...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_mac_muladd_4ns_4s_14s...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_flow_control_loop_pip...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_regslice_both(DataWid...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_regslice_both(DataWid...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3
[2025-06-26 21:45:59,394] Compiling module work.finn_design_MVAU_hls_3_0
[2025-06-26 21:45:59,394] Compiling module work.axi4lite_if(ADDR_WIDTH=32'b01101...
[2025-06-26 21:45:59,394] Compiling module work.memstream(DEPTH=32'b01111110000,...
[2025-06-26 21:45:59,394] Compiling module work.memstream_axi(DEPTH=32'b01111110...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_memstream_wrapper(AXI...
[2025-06-26 21:45:59,394] Compiling module work.finn_design_MVAU_hls_3_wstrm_0
[2025-06-26 21:45:59,394] Compiling module work.MVAU_hls_3_imp_U0RWZQ
[2025-06-26 21:45:59,394] Compiling module work.replay_buffer(LEN=32'b01010100,R...
[2025-06-26 21:45:59,394] Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
[2025-06-26 21:45:59,394] Compiling module work.mvu_4sx4u(PE=32'b01,SIMD=32'b01,...
[2025-06-26 21:45:59,394] Compiling module work.mvu_vvu_axi(IS_MVU=1'b1,COMPUTE_...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_rtl_0(SEGMENTLEN=1,WEIGHT_S...
[2025-06-26 21:45:59,394] Compiling module work.axi4lite_if(ADDR_WIDTH=32'b01100...
[2025-06-26 21:45:59,394] Compiling module work.memstream(DEPTH=32'b01101001000,...
[2025-06-26 21:45:59,394] Compiling module work.memstream_axi(DEPTH=32'b01101001...
[2025-06-26 21:45:59,394] Compiling module work.MVAU_rtl_0_memstream_wrapper(AXI...
[2025-06-26 21:45:59,394] Compiling module work.finn_design_MVAU_rtl_0_wstrm_0
[2025-06-26 21:45:59,394] Compiling module work.MVAU_rtl_0_imp_1DNJB9Y
[2025-06-26 21:45:59,394] Compiling module work.dwc(IBITS=32'b01000,OBITS=32'b01...
[2025-06-26 21:45:59,394] Compiling module work.dwc_axi(IBITS=32'b01000,OBITS=32...
[2025-06-26 21:45:59,394] Compiling module work.StreamingDataWidthConverter_rtl_...
[2025-06-26 21:45:59,394] Compiling module work.dwc(IBITS=32'b01000000,OBITS=32'...
[2025-06-26 21:45:59,394] Compiling module work.dwc_axi(IBITS=32'b01000000,OBITS...
[2025-06-26 21:45:59,394] Compiling module work.StreamingDataWidthConverter_rtl_...
[2025-06-26 21:45:59,394] Compiling module work.dwc(IBITS=32'b0100,OBITS=32'b011...
[2025-06-26 21:45:59,394] Compiling module work.dwc_axi(IBITS=32'b0100,OBITS=32'...
[2025-06-26 21:45:59,394] Compiling module work.StreamingDataWidthConverter_rtl_...
[2025-06-26 21:45:59,394] Compiling module work.dwc(IBITS=32'b0100,OBITS=32'b010...
[2025-06-26 21:45:59,394] Compiling module work.dwc_axi(IBITS=32'b0100,OBITS=32'...
[2025-06-26 21:45:59,394] Compiling module work.StreamingDataWidthConverter_rtl_...
[2025-06-26 21:45:59,394] Compiling module work.Q_srl(depth=1024,width=8)
[2025-06-26 21:45:59,394] Compiling module work.StreamingFIFO_rtl_0
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingFIFO_rtl_0_...
[2025-06-26 21:45:59,394] Compiling module work.Q_srl(depth=1024,width=200)
[2025-06-26 21:45:59,394] Compiling module work.StreamingFIFO_rtl_1
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingFIFO_rtl_1_...
[2025-06-26 21:45:59,394] Compiling module work.Q_srl(depth=8,width=200)
[2025-06-26 21:45:59,394] Compiling module work.StreamingFIFO_rtl_10
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingFIFO_rtl_10...
[2025-06-26 21:45:59,394] Compiling module work.Q_srl(depth=8,width=8)
[2025-06-26 21:45:59,394] Compiling module work.StreamingFIFO_rtl_11
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingFIFO_rtl_11...
[2025-06-26 21:45:59,394] Compiling module work.Q_srl(depth=12,width=40)
[2025-06-26 21:45:59,394] Compiling module work.StreamingFIFO_rtl_12
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingFIFO_rtl_12...
[2025-06-26 21:45:59,394] Compiling module work.Q_srl(depth=84,width=8)
[2025-06-26 21:45:59,394] Compiling module work.StreamingFIFO_rtl_13
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingFIFO_rtl_13...
[2025-06-26 21:45:59,394] Compiling module work.Q_srl(depth=84)
[2025-06-26 21:45:59,394] Compiling module work.StreamingFIFO_rtl_14
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingFIFO_rtl_14...
[2025-06-26 21:45:59,394] Compiling module work.Q_srl(depth=784,width=24)
[2025-06-26 21:45:59,394] Compiling module work.StreamingFIFO_rtl_2
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingFIFO_rtl_2_...
[2025-06-26 21:45:59,394] Compiling module work.StreamingFIFO_rtl_3
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingFIFO_rtl_3_...
[2025-06-26 21:45:59,394] Compiling module work.Q_srl(depth=196,width=600)
[2025-06-26 21:45:59,394] Compiling module work.StreamingFIFO_rtl_4
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingFIFO_rtl_4_...
[2025-06-26 21:45:59,394] Compiling module work.Q_srl(depth=100,width=8)
[2025-06-26 21:45:59,394] Compiling module work.StreamingFIFO_rtl_5
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingFIFO_rtl_5_...
[2025-06-26 21:45:59,394] Compiling module work.Q_srl(depth=100,width=64)
[2025-06-26 21:45:59,394] Compiling module work.StreamingFIFO_rtl_6
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingFIFO_rtl_6_...
[2025-06-26 21:45:59,394] Compiling module work.StreamingFIFO_rtl_7
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingFIFO_rtl_7_...
[2025-06-26 21:45:59,394] Compiling module work.Q_srl(depth=400,width=8)
[2025-06-26 21:45:59,394] Compiling module work.StreamingFIFO_rtl_8
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingFIFO_rtl_8_...
[2025-06-26 21:45:59,394] Compiling module work.StreamingFIFO_rtl_9
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingFIFO_rtl_9_...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_0_Streaming...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_0_flow_cont...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_0_Streaming...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_0_Streaming...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_0_Streaming...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_0_Streaming...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_0_regslice_...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_0
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingMaxPool_hls...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_1_Streaming...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_1_flow_cont...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_1_Streaming...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_1_Streaming...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_1_Streaming...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_1_Streaming...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_1_regslice_...
[2025-06-26 21:45:59,394] Compiling module work.StreamingMaxPool_hls_1
[2025-06-26 21:45:59,394] Compiling module work.finn_design_StreamingMaxPool_hls...
[2025-06-26 21:45:59,394] Compiling module work.finn_design
[2025-06-26 21:45:59,394] Compiling module work.finn_design_wrapper
[2025-06-26 21:45:59,394] Built XSI simulation shared library xsim.dir/finn_design_wrapper/xsimk.so
[2025-06-26 21:46:01,607] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_0
[2025-06-26 21:46:01,607]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:46:01,608] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_0
[2025-06-26 21:46:01,608]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:46:01,608] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_0
[2025-06-26 21:46:01,608]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:46:01,608] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_1
[2025-06-26 21:46:01,608]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:46:01,609] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_1
[2025-06-26 21:46:01,609]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:46:01,609] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_0
[2025-06-26 21:46:01,609]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:46:01,610] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingMaxPool_hls_1
[2025-06-26 21:46:01,610]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:46:01,610] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_1
[2025-06-26 21:46:01,610]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:46:01,611] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_2
[2025-06-26 21:46:01,611]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:46:01,611] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_2
[2025-06-26 21:46:01,611]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:46:01,612] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_2
[2025-06-26 21:46:01,612]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:46:01,612] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_3
[2025-06-26 21:46:01,612]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:46:01,613] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_hls_3
[2025-06-26 21:46:01,613]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:46:01,614] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:56: UserWarning: Using pre-existing code for MVAU_rtl_0
[2025-06-26 21:46:01,614]   warnings.warn("Using pre-existing code for %s" % node.name)
[2025-06-26 21:46:01,683] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_3
[2025-06-26 21:46:01,683]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-26 21:46:01,687] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_2
[2025-06-26 21:46:01,687]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-26 21:46:01,691] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_1
[2025-06-26 21:46:01,691]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-26 21:46:01,693] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_1
[2025-06-26 21:46:01,693]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-26 21:46:01,696] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingMaxPool_hls_0
[2025-06-26 21:46:01,696]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-26 21:46:01,698] /home/changhong/prj/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2025-06-26 21:46:01,699]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2025-06-26 21:46:01,723] Running step: step_create_stitched_ip [14/19]
[2025-06-26 21:46:01,759] /home/changhong/prj/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:62: UserWarning: StreamingFIFO_rtl_2: rounding-up FIFO depth from 784 to 1024 for impl_style=vivado
[2025-06-26 21:46:01,759]   warnings.warn(
[2025-06-26 21:47:19,498] Vivado stitched IP written into /home/changhong/prj/finn/script/EF_US/casestudy1/rtlsim_output/model_generation_test/stitched_ip
[2025-06-26 21:47:19,499] Running step: step_measure_rtlsim_performance [15/19]
[2025-06-26 21:47:25,916] Vivado Simulator v2022.2
[2025-06-26 21:47:25,916] Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-26 21:47:25,916] Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab work.glbl work.finn_design_wrapper -relax -prj rtlsim.prj -dll -s finn_design_wrapper -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 -L floating_point_v7_1_18 -L floating_point_v7_1_15 -L floating_point_v7_1_19
[2025-06-26 21:47:25,916] Multi-threading is on. Using 20 slave threads.
[2025-06-26 21:47:25,916] INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/Xilinx/Vivado/2022.2/data/verilog/src/glbl.v" into library work
[2025-06-26 21:47:25,916] INFO: [VRFC 10-311] analyzing module glbl
[2025-06-26 21:47:25,916] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v" into library work
[2025-06-26 21:47:25,916] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_0_0
[2025-06-26 21:47:25,916] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth/finn_design_ConvolutionInputGenerator_rtl_0_0.v" into library work
[2025-06-26 21:47:25,916] INFO: [VRFC 10-311] analyzing module finn_design_ConvolutionInputGenerator_rtl_0_0
[2025-06-26 21:47:25,916] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_0/synth/finn_design_StreamingFIFO_rtl_1_0.v" into library work
[2025-06-26 21:47:25,916] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_1_0
[2025-06-26 21:47:25,916] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-26 21:47:25,916] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_flow_control_loop_pipe_sequential_init
[2025-06-26 21:47:25,916] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_hls_deadlock_idx0_monitor.v" into library work
[2025-06-26 21:47:25,916] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_hls_deadlock_idx0_monitor
[2025-06-26 21:47:25,916] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_hls_deadlock_idx1_monitor.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_hls_deadlock_idx1_monitor
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_mul_8s_4s_12_1_1
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_regslice_both.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_regslice_both
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_regslice_both_w1
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_0
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_0_0
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_0_wstrm_0
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_mux_enc
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_aclken_converter
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_axis2vector
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_util_vector2axis
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_clock_synchronizer
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module axis_infrastructure_v1_1_0_cdc_handshake
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/dbd8/hdl/axis_data_fifo_v2_0_vl_rfs.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module axis_data_fifo_v2_0_9_top
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/synth/finn_design_fifo_0.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module finn_design_fifo_0
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_hls_deadlock_idx0_monitor.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_hls_deadlock_idx0_monitor
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_hls_deadlock_idx1_monitor.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_hls_deadlock_idx1_monitor
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_regslice_both.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_regslice_both
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_regslice_both_w1
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_0
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_0_0/synth/finn_design_StreamingMaxPool_hls_0_0.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module finn_design_StreamingMaxPool_hls_0_0
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_0/synth/finn_design_StreamingFIFO_rtl_3_0.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_3_0
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/synth/finn_design_ConvolutionInputGenerator_rtl_1_0.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module finn_design_ConvolutionInputGenerator_rtl_1_0
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_4_0
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_flow_control_loop_pipe_sequential_init
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_hls_deadlock_idx0_monitor.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_hls_deadlock_idx0_monitor
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_hls_deadlock_idx1_monitor.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_hls_deadlock_idx1_monitor
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,917] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R
[2025-06-26 21:47:25,917] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mul_4ns_4s_8_1_1
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_mul_4s_4ns_8_1_1
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_regslice_both.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_regslice_both
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_regslice_both_w1
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_1
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/synth/finn_design_MVAU_hls_1_0.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_1_0
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/synth/finn_design_MVAU_hls_1_wstrm_0.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_1_wstrm_0
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_5_0
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module finn_design_StreamingDataWidthConverter_rtl_0_0
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/synth/finn_design_StreamingFIFO_rtl_6_0.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_6_0
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_hls_deadlock_idx0_monitor.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_hls_deadlock_idx0_monitor
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_hls_deadlock_idx1_monitor.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_hls_deadlock_idx1_monitor
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_regslice_both.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_regslice_both
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_regslice_both_w1
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module StreamingMaxPool_hls_1
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_1_0/synth/finn_design_StreamingMaxPool_hls_1_0.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module finn_design_StreamingMaxPool_hls_1_0
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth/finn_design_StreamingFIFO_rtl_7_0.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_7_0
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth/finn_design_StreamingDataWidthConverter_rtl_1_0.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module finn_design_StreamingDataWidthConverter_rtl_1_0
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/synth/finn_design_StreamingFIFO_rtl_8_0.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_8_0
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/synth/finn_design_ConvolutionInputGenerator_rtl_2_0.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module finn_design_ConvolutionInputGenerator_rtl_2_0
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/synth/finn_design_StreamingFIFO_rtl_9_0.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_9_0
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth/finn_design_StreamingDataWidthConverter_rtl_2_0.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module finn_design_StreamingDataWidthConverter_rtl_2_0
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/synth/finn_design_StreamingFIFO_rtl_10_0.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_10_0
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_flow_control_loop_pipe_sequential_init
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_hls_deadlock_idx0_monitor.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_hls_deadlock_idx0_monitor
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_hls_deadlock_idx1_monitor.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_hls_deadlock_idx1_monitor
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mul_4ns_4s_8_1_1
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mux_83_200_1_1.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_mux_83_200_1_1
[2025-06-26 21:47:25,918] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_regslice_both.v" into library work
[2025-06-26 21:47:25,918] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_regslice_both
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_regslice_both_w1
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_2
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/synth/finn_design_MVAU_hls_2_0.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_2_0
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/synth/finn_design_MVAU_hls_2_wstrm_0.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_2_wstrm_0
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/synth/finn_design_StreamingFIFO_rtl_11_0.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_11_0
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/synth/finn_design_StreamingDataWidthConverter_rtl_3_0.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module finn_design_StreamingDataWidthConverter_rtl_3_0
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/synth/finn_design_StreamingFIFO_rtl_12_0.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_12_0
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_flow_control_loop_pipe_sequential_init
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_hls_deadlock_idx0_monitor.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_hls_deadlock_idx0_monitor
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_hls_deadlock_idx1_monitor.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_hls_deadlock_idx1_monitor
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1_DSP48_2
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mul_4ns_4s_8_1_1.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mul_4ns_4s_8_1_1
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mux_124_40_1_1.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_mux_124_40_1_1
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_regslice_both.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_regslice_both
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_regslice_both_w1
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/synth/finn_design_MVAU_hls_3_0.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_3_0
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/synth/finn_design_MVAU_hls_3_wstrm_0.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_hls_3_wstrm_0
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/synth/finn_design_StreamingFIFO_rtl_13_0.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_13_0
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/synth/finn_design_MVAU_rtl_0_0.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_rtl_0_0
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/synth/finn_design_MVAU_rtl_0_wstrm_0.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module finn_design_MVAU_rtl_0_wstrm_0
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/synth/finn_design_StreamingFIFO_rtl_14_0.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module finn_design_StreamingFIFO_rtl_14_0
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_imp_7OH4JA
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_imp_ZIW0NT
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_imp_1WP2WTL
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_imp_U0RWZQ
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module MVAU_rtl_0_imp_1DNJB9Y
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_2_imp_1FWKJ6V
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module finn_design
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_b007x385/Q_srl.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0_b007x385/StreamingFIFO_rtl_0.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_0
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_pkg.sv" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_wrapper.v" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_0
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3380] identifier 'IN_WIDTH_PADDED' is used before its declaration [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_wrapper.v:38]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3380] identifier 'OUT_WIDTH_PADDED' is used before its declaration [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_wrapper.v:41]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-8434] closing label :ConvolutionInputGenerator_rtl_0 is only allowed in SystemVerilog mode [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_wrapper.v:78]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-8434] closing label :ConvolutionInputGenerator_rtl_0 is only allowed in SystemVerilog mode [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_wrapper.v:32]
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_impl.sv" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_0_wb
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_0_impl
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'BIT_WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_impl.sv:301]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'SIMD' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_impl.sv:302]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'MMV_IN' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_impl.sv:303]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'MMV_OUT' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/ConvolutionInputGenerator_rtl_0_impl.sv:304]
[2025-06-26 21:47:25,919] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv" into library work
[2025-06-26 21:47:25,919] INFO: [VRFC 10-311] analyzing module swg_controller
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_H_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:36]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_W_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:37]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_KH_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:38]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_KW_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:39]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_SIMD_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:40]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'INCR_BITWIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:42]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'IS_DEPTHWISE' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:44]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_SIMD' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:46]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_KW' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:47]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_KH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:48]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_W' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:49]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_H' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:50]
[2025-06-26 21:47:25,919] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_W' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:51]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_H' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:52]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_LAST' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:53]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'INNERMOST_STATE' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:55]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module swg_cyclic_buffer_addressable
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:150]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:151]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module swg_reg_buffer
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module swg_ram_buffer
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:207]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_46_46pl4/swg_common.sv:208]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_2hacbw2f/Q_srl.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_2hacbw2f/Q_srl.v:72]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_2hacbw2f/StreamingFIFO_rtl_1.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_1
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_0/MVAU_hls_0_memstream_wrapper.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module MVAU_hls_0_memstream_wrapper
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-8434] closing label :MVAU_hls_0_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_0/MVAU_hls_0_memstream_wrapper.v:120]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-8434] closing label :MVAU_hls_0_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_0/MVAU_hls_0_memstream_wrapper.v:32]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_0/axilite_if.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module axi4lite_if
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_0/memstream_axi.sv" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_0/memstream_axi.sv:34]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_0/memstream_axi.sv:35]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module memstream
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv:34]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv:35]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-8890] default field of an assignment pattern cannot contain another assignment pattern [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_0/memstream.sv:73]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_upgcfyyl/Q_srl.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_upgcfyyl/Q_srl.v:72]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_upgcfyyl/StreamingFIFO_rtl_3.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_3
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_pkg.sv" into library work
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-8896] design element 'swg' is previously defined; ignoring this definition [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_pkg.sv:32]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_wrapper.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_1
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3380] identifier 'IN_WIDTH_PADDED' is used before its declaration [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_wrapper.v:38]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3380] identifier 'OUT_WIDTH_PADDED' is used before its declaration [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_wrapper.v:41]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-8434] closing label :ConvolutionInputGenerator_rtl_1 is only allowed in SystemVerilog mode [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_wrapper.v:78]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-8434] closing label :ConvolutionInputGenerator_rtl_1 is only allowed in SystemVerilog mode [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_wrapper.v:32]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_impl.sv" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_1_wb
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_1_impl
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'BIT_WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_impl.sv:301]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'SIMD' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_impl.sv:302]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'MMV_IN' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_impl.sv:303]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'MMV_OUT' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/ConvolutionInputGenerator_rtl_1_impl.sv:304]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module swg_controller
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_H_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:36]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_W_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:37]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_KH_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:38]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_KW_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:39]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_SIMD_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:40]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'INCR_BITWIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:42]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'IS_DEPTHWISE' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:44]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_SIMD' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:46]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_KW' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:47]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_KH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:48]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_W' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:49]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_H' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:50]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_W' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:51]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_H' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:52]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_LAST' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:53]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'INNERMOST_STATE' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:55]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_controller' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:34]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module swg_cyclic_buffer_addressable
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:150]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:151]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_cyclic_buffer_addressable' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:149]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module swg_reg_buffer
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_reg_buffer' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:176]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module swg_ram_buffer
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:207]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:208]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_ram_buffer' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_syhi_wpp/swg_common.sv:205]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_dgct4ilm/Q_srl.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_dgct4ilm/Q_srl.v:72]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_dgct4ilm/StreamingFIFO_rtl_4.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_4
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_1/MVAU_hls_1_memstream_wrapper.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module MVAU_hls_1_memstream_wrapper
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-8434] closing label :MVAU_hls_1_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_1/MVAU_hls_1_memstream_wrapper.v:120]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-8434] closing label :MVAU_hls_1_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_1/MVAU_hls_1_memstream_wrapper.v:32]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_1/axilite_if.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module axi4lite_if
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi4lite_if' [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_1/axilite_if.v:31]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv:34]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv:35]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream_axi' [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_1/memstream_axi.sv:33]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module memstream
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:34]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:35]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-8890] default field of an assignment pattern cannot contain another assignment pattern [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:73]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream' [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_1/memstream.sv:33]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_afm15yic/Q_srl.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_afm15yic/Q_srl.v:72]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_afm15yic/StreamingFIFO_rtl_5.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_5
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_0mw7m4bl/dwc_axi.sv" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module dwc_axi
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_0mw7m4bl/dwc_axi.sv:35]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_0mw7m4bl/dwc_axi.sv:36]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_0mw7m4bl/dwc.sv" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module dwc
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_0mw7m4bl/dwc.sv:35]
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_0mw7m4bl/dwc.sv:36]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_0mw7m4bl/StreamingDataWidthConverter_rtl_0.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module StreamingDataWidthConverter_rtl_0
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_6_pba_9p50/Q_srl.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:47:25,920] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_6_pba_9p50/Q_srl.v:72]
[2025-06-26 21:47:25,920] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_6_pba_9p50/StreamingFIFO_rtl_6.v" into library work
[2025-06-26 21:47:25,920] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_6
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_7_3rmexvgk/Q_srl.v" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_7_3rmexvgk/Q_srl.v:72]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_7_3rmexvgk/StreamingFIFO_rtl_7.v" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_7
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc_axi.sv" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module dwc_axi
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc_axi.sv:35]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc_axi.sv:36]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc_axi' [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc_axi.sv:34]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc.sv" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module dwc
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc.sv:35]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc.sv:36]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc' [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/dwc.sv:34]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_9s1vw5iy/StreamingDataWidthConverter_rtl_1.v" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module StreamingDataWidthConverter_rtl_1
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_8_pqgagcwt/Q_srl.v" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_8_pqgagcwt/Q_srl.v:72]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_8_pqgagcwt/StreamingFIFO_rtl_8.v" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_8
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_pkg.sv" into library work
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-8896] design element 'swg' is previously defined; ignoring this definition [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_pkg.sv:32]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_wrapper.v" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_2
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3380] identifier 'IN_WIDTH_PADDED' is used before its declaration [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_wrapper.v:38]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3380] identifier 'OUT_WIDTH_PADDED' is used before its declaration [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_wrapper.v:41]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-8434] closing label :ConvolutionInputGenerator_rtl_2 is only allowed in SystemVerilog mode [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_wrapper.v:78]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-8434] closing label :ConvolutionInputGenerator_rtl_2 is only allowed in SystemVerilog mode [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_wrapper.v:32]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_impl.sv" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module ConvolutionInputGenerator_rtl_2_impl
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'BIT_WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_impl.sv:32]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'SIMD' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_impl.sv:33]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'MMV_IN' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_impl.sv:34]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'MMV_OUT' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/ConvolutionInputGenerator_rtl_2_impl.sv:35]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module swg_controller
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_H_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:36]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_W_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:37]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_KH_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:38]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_KW_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:39]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'LOOP_SIMD_ITERATIONS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:40]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'INCR_BITWIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:42]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'IS_DEPTHWISE' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:44]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_SIMD' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:46]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_KW' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:47]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_KH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:48]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_W' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:49]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'HEAD_INCR_H' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:50]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_W' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:51]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_H' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:52]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'TAIL_INCR_LAST' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:53]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'INNERMOST_STATE' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:55]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_controller' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:34]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module swg_cyclic_buffer_addressable
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:150]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:151]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_cyclic_buffer_addressable' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:149]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module swg_reg_buffer
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_reg_buffer' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:176]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module swg_ram_buffer
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:207]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:208]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'swg_ram_buffer' [/tmp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_bhhwpqq1/swg_common.sv:205]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_9_g7c21zu3/Q_srl.v" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_9_g7c21zu3/Q_srl.v:72]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_9_g7c21zu3/StreamingFIFO_rtl_9.v" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_9
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc_axi.sv" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module dwc_axi
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc_axi.sv:35]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc_axi.sv:36]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc_axi' [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc_axi.sv:34]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc.sv" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module dwc
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc.sv:35]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc.sv:36]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc' [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/dwc.sv:34]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_u05ow70v/StreamingDataWidthConverter_rtl_2.v" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module StreamingDataWidthConverter_rtl_2
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_10_ace0qhq7/Q_srl.v" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_10_ace0qhq7/Q_srl.v:72]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_10_ace0qhq7/StreamingFIFO_rtl_10.v" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_10
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_2/MVAU_hls_2_memstream_wrapper.v" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module MVAU_hls_2_memstream_wrapper
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-8434] closing label :MVAU_hls_2_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_2/MVAU_hls_2_memstream_wrapper.v:120]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-8434] closing label :MVAU_hls_2_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_2/MVAU_hls_2_memstream_wrapper.v:32]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_2/axilite_if.v" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module axi4lite_if
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi4lite_if' [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_2/axilite_if.v:31]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv:34]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv:35]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream_axi' [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_2/memstream_axi.sv:33]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module memstream
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:34]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:35]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-8890] default field of an assignment pattern cannot contain another assignment pattern [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:73]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream' [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_2/memstream.sv:33]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_11_cj168xs3/Q_srl.v" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_11_cj168xs3/Q_srl.v:72]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_11_cj168xs3/StreamingFIFO_rtl_11.v" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_11
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc_axi.sv" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module dwc_axi
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc_axi.sv:35]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc_axi.sv:36]
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc_axi' [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc_axi.sv:34]
[2025-06-26 21:47:25,921] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc.sv" into library work
[2025-06-26 21:47:25,921] INFO: [VRFC 10-311] analyzing module dwc
[2025-06-26 21:47:25,921] WARNING: [VRFC 10-3467] initial value of parameter 'IBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc.sv:35]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'OBITS' is omitted [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc.sv:36]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3609] overwriting previous definition of module 'dwc' [/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/dwc.sv:34]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_xdsg5v4_/StreamingDataWidthConverter_rtl_3.v" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module StreamingDataWidthConverter_rtl_3
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_12_ylb88xoa/Q_srl.v" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_12_ylb88xoa/Q_srl.v:72]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_12_ylb88xoa/StreamingFIFO_rtl_12.v" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_12
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_3/MVAU_hls_3_memstream_wrapper.v" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module MVAU_hls_3_memstream_wrapper
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-8434] closing label :MVAU_hls_3_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_3/MVAU_hls_3_memstream_wrapper.v:120]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-8434] closing label :MVAU_hls_3_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_3/MVAU_hls_3_memstream_wrapper.v:32]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_3/axilite_if.v" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module axi4lite_if
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi4lite_if' [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_3/axilite_if.v:31]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:34]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:35]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream_axi' [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_3/memstream_axi.sv:33]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module memstream
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:34]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:35]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-8890] default field of an assignment pattern cannot contain another assignment pattern [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:73]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream' [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_hls_3/memstream.sv:33]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_13_srdsye_n/Q_srl.v" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_13_srdsye_n/Q_srl.v:72]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_13_srdsye_n/StreamingFIFO_rtl_13.v" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_13
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_MVAU_rtl_0_lqtdvl6h/MVAU_rtl_0_wrapper.v" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module MVAU_rtl_0
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module mvu_vvu_axi
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'IS_MVU' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:47]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'COMPUTE_CORE' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:48]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'MW' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:49]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'MH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:50]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'PE' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:51]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'SIMD' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:52]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'ACTIVATION_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:55]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'WEIGHT_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:56]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'ACCU_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_axi.sv:57]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/changhong/prj/finn/finn-rtllib/mvu/replay_buffer.sv" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module replay_buffer
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'LEN' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/replay_buffer.sv:36]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'REP' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/replay_buffer.sv:37]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'W' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/replay_buffer.sv:38]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/changhong/prj/finn/finn-rtllib/mvu/mvu_4sx4u.sv" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module mvu_4sx4u
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'PE' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_4sx4u.sv:35]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'SIMD' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_4sx4u.sv:36]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'WEIGHT_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_4sx4u.sv:37]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'ACTIVATION_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_4sx4u.sv:38]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'ACCU_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_4sx4u.sv:39]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module mvu_vvu_8sx9_dsp58
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'IS_MVU' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv:35]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'PE' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv:36]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'SIMD' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv:37]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'WEIGHT_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv:38]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'ACTIVATION_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv:39]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'ACCU_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv:40]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/changhong/prj/finn/finn-rtllib/mvu/mvu_8sx8u_dsp48.sv" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module mvu_8sx8u_dsp48
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'PE' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_8sx8u_dsp48.sv:35]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'SIMD' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_8sx8u_dsp48.sv:36]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'ACCU_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_8sx8u_dsp48.sv:37]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'ACTIVATION_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_8sx8u_dsp48.sv:38]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'WEIGHT_WIDTH' is omitted [/home/changhong/prj/finn/finn-rtllib/mvu/mvu_8sx8u_dsp48.sv:39]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_rtl_0/MVAU_rtl_0_memstream_wrapper.v" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module MVAU_rtl_0_memstream_wrapper
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-8434] closing label :MVAU_rtl_0_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_rtl_0/MVAU_rtl_0_memstream_wrapper.v:120]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-8434] closing label :MVAU_rtl_0_memstream_wrapper is only allowed in SystemVerilog mode [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_rtl_0/MVAU_rtl_0_memstream_wrapper.v:32]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_rtl_0/axilite_if.v" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module axi4lite_if
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3609] overwriting previous definition of module 'axi4lite_if' [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_rtl_0/axilite_if.v:31]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_rtl_0/memstream_axi.sv" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module memstream_axi
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_rtl_0/memstream_axi.sv:34]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_rtl_0/memstream_axi.sv:35]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream_axi' [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_rtl_0/memstream_axi.sv:33]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_rtl_0/memstream.sv" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module memstream
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'DEPTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_rtl_0/memstream.sv:34]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3467] initial value of parameter 'WIDTH' is omitted [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_rtl_0/memstream.sv:35]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-8890] default field of an assignment pattern cannot contain another assignment pattern [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_rtl_0/memstream.sv:73]
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3609] overwriting previous definition of module 'memstream' [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_rtl_0/memstream.sv:33]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_14_qfrajih8/Q_srl.v" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module Q_srl
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3609] overwriting previous definition of module 'Q_srl' [/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_14_qfrajih8/Q_srl.v:72]
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_14_qfrajih8/StreamingFIFO_rtl_14.v" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module StreamingFIFO_rtl_14
[2025-06-26 21:47:25,922] INFO: [VRFC 10-2263] Analyzing Verilog file "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" into library work
[2025-06-26 21:47:25,922] INFO: [VRFC 10-311] analyzing module finn_design_wrapper
[2025-06-26 21:47:25,922] Starting static elaboration
[2025-06-26 21:47:25,922] Pass Through NonSizing Optimizer
[2025-06-26 21:47:25,922] WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'ip_addr' [/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/ip/verilog/rtl_ops/MVAU_rtl_0/memstream_axi.sv:107]
[2025-06-26 21:47:25,922] Completed static elaboration
[2025-06-26 21:47:25,922] Starting simulation data flow analysis
[2025-06-26 21:47:25,922] WARNING: [XSIM 43-4100] "/tools/Xilinx/Vivado/2022.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,922] WARNING: [XSIM 43-4100] "/tools/Xilinx/Vivado/2022.2/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,922] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" Line 12. Module finn_design_wrapper has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,922] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 409. Module finn_design has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,922] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 12. Module MVAU_hls_0_imp_7OH4JA has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,922] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0.v" Line 10. Module MVAU_hls_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,922] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,922] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,922] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,922] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,923] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,924] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 9. Module MVAU_hls_0_regslice_both(DataWidth=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 9. Module MVAU_hls_0_regslice_both(DataWidth=600) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 9. Module MVAU_hls_0_regslice_both(DataWidth=24) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 82. Module MVAU_hls_1_imp_ZIW0NT has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1.v" Line 10. Module MVAU_hls_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,925] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,926] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,927] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,928] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,929] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 9. Module MVAU_hls_1_regslice_both(DataWidth=600) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 9. Module MVAU_hls_1_regslice_both(DataWidth=1200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 9. Module MVAU_hls_1_regslice_both(DataWidth=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 152. Module MVAU_hls_2_imp_1WP2WTL has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2.v" Line 10. Module MVAU_hls_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mux_83_200_1_1.v" Line 9. Module MVAU_hls_2_mux_83_200_1_1(ID=1,din0_WIDTH=200,din1_WIDTH=200,din2_WIDTH=200,din3_WIDTH=200,din4_WIDTH=200,din5_WIDTH=200,din6_WIDTH=200,din7_WIDTH=200,din8_WIDTH=3,dout_WIDTH=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,930] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_2_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 9. Module MVAU_hls_2_regslice_both(DataWidth=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 9. Module MVAU_hls_2_regslice_both(DataWidth=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 9. Module MVAU_hls_2_regslice_both(DataWidth=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 222. Module MVAU_hls_3_imp_U0RWZQ has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3.v" Line 10. Module MVAU_hls_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mux_124_40_1_1.v" Line 9. Module MVAU_hls_3_mux_124_40_1_1(ID=1,din0_WIDTH=40,din1_WIDTH=40,din2_WIDTH=40,din3_WIDTH=40,din4_WIDTH=40,din5_WIDTH=40,din6_WIDTH=40,din7_WIDTH=40,din8_WIDTH=40,din9_WIDTH=40,din10_WIDTH=40,din11_WIDTH=40,din12_WIDTH=4,dout_WIDTH=40) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_3_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_3_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_3_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=14,dout_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_3_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 9. Module MVAU_hls_3_regslice_both(DataWidth=40) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 9. Module MVAU_hls_3_regslice_both(DataWidth=40) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 9. Module MVAU_hls_3_regslice_both(DataWidth=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 292. Module MVAU_rtl_0_imp_1DNJB9Y has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/DSP48E2.v" Line 42. Module DSP48E2(ACASCREG=0,ALUMODEREG=0,AMULTSEL="AD",AREG=0,CARRYINREG=0,CARRYINSELREG=0,CREG=0,DREG=0,INMODEREG=0) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 363. Module StreamingFIFO_rtl_2_imp_1FWKJ6V has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/dbd8/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 54. Module axis_data_fifo_v2_0_9_top(C_FAMILY="virtexuplusHBM",C_AXIS_TDATA_WIDTH=24,C_FIFO_DEPTH=1024,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 599. Module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper(C_TDATA_WIDTH=24,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 809. Module axis_infrastructure_v1_1_0_util_axis2vector(C_TDATA_WIDTH=24,C_TPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 991. Module axis_infrastructure_v1_1_0_util_vector2axis(C_TDATA_WIDTH=24,C_TPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2349. Module xpm_fifo_axis(FIFO_DEPTH=1024,TDATA_WIDTH=24,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=11,RD_DATA_COUNT_WIDTH=11,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1058. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 55. Module xpm_fifo_base(FIFO_WRITE_DEPTH=1024,WRITE_DATA_WIDTH=34,WR_DATA_COUNT_WIDTH=11,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=34,RD_DATA_COUNT_WIDTH=11,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1619. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1907. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1907. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=34816,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=34,READ_DATA_WIDTH_A=34,BYTE_WRITE_WIDTH_A=34,ADDR_WIDTH_A=10,WRITE_DATA_WIDTH_B=34,READ_DATA_WIDTH_B=34,BYTE_WRITE_WIDTH_B=34,ADDR_WIDTH_B=10,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1907. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1907. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1907. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 599. Module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper(C_TDATA_WIDTH=24,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 809. Module axis_infrastructure_v1_1_0_util_axis2vector(C_TDATA_WIDTH=24,C_TPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 991. Module axis_infrastructure_v1_1_0_util_vector2axis(C_TDATA_WIDTH=24,C_TPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0.v" Line 10. Module StreamingMaxPool_hls_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_regslice_both.v" Line 9. Module StreamingMaxPool_hls_0_regslice_both(DataWidth=24) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_regslice_both.v" Line 9. Module StreamingMaxPool_hls_0_regslice_both(DataWidth=24) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1.v" Line 10. Module StreamingMaxPool_hls_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,931] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_regslice_both.v" Line 9. Module StreamingMaxPool_hls_1_regslice_both(DataWidth=64) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_regslice_both.v" Line 9. Module StreamingMaxPool_hls_1_regslice_both(DataWidth=64) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" Line 12. Module finn_design_wrapper has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 409. Module finn_design has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 12. Module MVAU_hls_0_imp_7OH4JA has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0.v" Line 10. Module MVAU_hls_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mul_8s_4s_12_1_1.v" Line 9. Module MVAU_hls_0_mul_8s_4s_12_1_1(NUM_STAGE=1,din0_WIDTH=8,din1_WIDTH=4,dout_WIDTH=12) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,932] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,933] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=13,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 47. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=8,din1_WIDTH=4,din2_WIDTH=12,dout_WIDTH=13) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v" Line 8. Module MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 9. Module MVAU_hls_0_regslice_both(DataWidth=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 9. Module MVAU_hls_0_regslice_both(DataWidth=600) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/7c59/hdl/verilog/MVAU_hls_0_regslice_both.v" Line 9. Module MVAU_hls_0_regslice_both(DataWidth=24) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 82. Module MVAU_hls_1_imp_ZIW0NT has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1.v" Line 10. Module MVAU_hls_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,934] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mul_4s_4ns_8_1_1.v" Line 9. Module MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,935] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,936] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,937] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,938] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 47. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v" Line 8. Module MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 9. Module MVAU_hls_1_regslice_both(DataWidth=600) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 9. Module MVAU_hls_1_regslice_both(DataWidth=1200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3388/hdl/verilog/MVAU_hls_1_regslice_both.v" Line 9. Module MVAU_hls_1_regslice_both(DataWidth=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 152. Module MVAU_hls_2_imp_1WP2WTL has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2.v" Line 10. Module MVAU_hls_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mux_83_200_1_1.v" Line 9. Module MVAU_hls_2_mux_83_200_1_1(ID=1,din0_WIDTH=200,din1_WIDTH=200,din2_WIDTH=200,din3_WIDTH=200,din4_WIDTH=200,din5_WIDTH=200,din6_WIDTH=200,din7_WIDTH=200,din8_WIDTH=3,dout_WIDTH=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,939] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_2_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 9. Module MVAU_hls_2_regslice_both(DataWidth=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 9. Module MVAU_hls_2_regslice_both(DataWidth=200) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/82e4/hdl/verilog/MVAU_hls_2_regslice_both.v" Line 9. Module MVAU_hls_2_regslice_both(DataWidth=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 222. Module MVAU_hls_3_imp_U0RWZQ has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3.v" Line 10. Module MVAU_hls_3 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v" Line 10. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" Line 7. Module MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mux_124_40_1_1.v" Line 9. Module MVAU_hls_3_mux_124_40_1_1(ID=1,din0_WIDTH=40,din1_WIDTH=40,din2_WIDTH=40,din3_WIDTH=40,din4_WIDTH=40,din5_WIDTH=40,din6_WIDTH=40,din7_WIDTH=40,din8_WIDTH=40,din9_WIDTH=40,din10_WIDTH=40,din11_WIDTH=40,din12_WIDTH=4,dout_WIDTH=40) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_3_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_3_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mul_4ns_4s_8_1_1.v" Line 9. Module MVAU_hls_3_mul_4ns_4s_8_1_1(NUM_STAGE=1,din0_WIDTH=4,din1_WIDTH=4,dout_WIDTH=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=8,dout_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1_DSP48_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=14,dout_WIDTH=14) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1_DSP48_2 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 47. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1(ID=1,NUM_STAGE=4,din0_WIDTH=4,din1_WIDTH=4,din2_WIDTH=9,dout_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v" Line 8. Module MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v" Line 9. Module MVAU_hls_3_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 9. Module MVAU_hls_3_regslice_both(DataWidth=40) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 9. Module MVAU_hls_3_regslice_both(DataWidth=40) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/371d/hdl/verilog/MVAU_hls_3_regslice_both.v" Line 9. Module MVAU_hls_3_regslice_both(DataWidth=8) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 292. Module MVAU_rtl_0_imp_1DNJB9Y has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/rdi_builds/continuous/2022_10_14_3671981/data/verilog/src/unisims/DSP48E2.v" Line 42. Module DSP48E2(ACASCREG=0,ALUMODEREG=0,AMULTSEL="AD",AREG=0,CARRYINREG=0,CARRYINSELREG=0,CREG=0,DREG=0,INMODEREG=0) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v" Line 363. Module StreamingFIFO_rtl_2_imp_1FWKJ6V has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/dbd8/hdl/axis_data_fifo_v2_0_vl_rfs.v" Line 54. Module axis_data_fifo_v2_0_9_top(C_FAMILY="virtexuplusHBM",C_AXIS_TDATA_WIDTH=24,C_FIFO_DEPTH=1024,C_SYNCHRONIZER_STAGE=3,C_USE_ADV_FEATURES=825241648) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 599. Module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper(C_TDATA_WIDTH=24,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 809. Module axis_infrastructure_v1_1_0_util_axis2vector(C_TDATA_WIDTH=24,C_TPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 991. Module axis_infrastructure_v1_1_0_util_vector2axis(C_TDATA_WIDTH=24,C_TPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 2349. Module xpm_fifo_axis(FIFO_DEPTH=1024,TDATA_WIDTH=24,USE_ADV_FEATURES=825241648,WR_DATA_COUNT_WIDTH=11,RD_DATA_COUNT_WIDTH=11,PROG_FULL_THRESH=11,PROG_EMPTY_THRESH=5,CDC_SYNC_STAGES=3) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" Line 1058. Module xpm_cdc_sync_rst(INIT=0,INIT_SYNC_FF=1) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 55. Module xpm_fifo_base(FIFO_WRITE_DEPTH=1024,WRITE_DATA_WIDTH=34,WR_DATA_COUNT_WIDTH=11,PROG_FULL_THRESH=11,USE_ADV_FEATURES=32'b0110001001100000011000000110000,READ_MODE=1,FIFO_READ_LATENCY=0,READ_DATA_WIDTH=34,RD_DATA_COUNT_WIDTH=11,PROG_EMPTY_THRESH=5,CDC_DEST_SYNC_FF=3,FULL_RESET_VALUE=1,VERSION=0) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1619. Module xpm_fifo_rst(CDC_DEST_SYNC_FF=3) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1907. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1907. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=11) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=10) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" Line 56. Module xpm_memory_base(MEMORY_TYPE=1,MEMORY_SIZE=34816,USE_MEM_INIT=0,WRITE_DATA_WIDTH_A=34,READ_DATA_WIDTH_A=34,BYTE_WRITE_WIDTH_A=34,ADDR_WIDTH_A=10,WRITE_DATA_WIDTH_B=34,READ_DATA_WIDTH_B=34,BYTE_WRITE_WIDTH_B=34,ADDR_WIDTH_B=10,READ_RESET_VALUE_B="",READ_LATENCY_B=2,WRITE_MODE_B=2) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1907. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1907. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1907. Module xpm_fifo_reg_bit has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/wrk/ci/prod/2022.2/sw/continuous/3508/packages/customer/vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" Line 1859. Module xpm_counter_updn(COUNTER_WIDTH=2) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 599. Module axis_infrastructure_v1_1_0_util_aclken_converter_wrapper(C_TDATA_WIDTH=24,C_S_ACLKEN_CAN_TOGGLE=0,C_M_ACLKEN_CAN_TOGGLE=0) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 809. Module axis_infrastructure_v1_1_0_util_axis2vector(C_TDATA_WIDTH=24,C_TPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v" Line 991. Module axis_infrastructure_v1_1_0_util_vector2axis(C_TDATA_WIDTH=24,C_TPAYLOAD_WIDTH=34) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0.v" Line 10. Module StreamingMaxPool_hls_0 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v" Line 10. Module StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_regslice_both.v" Line 9. Module StreamingMaxPool_hls_0_regslice_both(DataWidth=24) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,940] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e23d/hdl/verilog/StreamingMaxPool_hls_0_regslice_both.v" Line 9. Module StreamingMaxPool_hls_0_regslice_both(DataWidth=24) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1.v" Line 10. Module StreamingMaxPool_hls_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v" Line 7. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v" Line 10. Module StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v" Line 9. Module StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_regslice_both.v" Line 9. Module StreamingMaxPool_hls_1_regslice_both(DataWidth=64) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] WARNING: [XSIM 43-4100] "/tmp/finn_dev_root/vivado_stitch_proj_759yqdl_/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/5679/hdl/verilog/StreamingMaxPool_hls_1_regslice_both.v" Line 9. Module StreamingMaxPool_hls_1_regslice_both(DataWidth=64) has a timescale but at least one module in design doesn't have timescale.
[2025-06-26 21:47:25,941] Completed simulation data flow analysis
[2025-06-26 21:47:25,941] Time Resolution for simulation is 1ps
[2025-06-26 21:47:25,941] Compiling package work.swg
[2025-06-26 21:47:25,941] Compiling module work.glbl
[2025-06-26 21:47:25,941] Compiling module work.swg_reg_buffer(WIDTH=32'b01000,D...
[2025-06-26 21:47:25,941] Compiling module work.swg_ram_buffer(WIDTH=32'b01000,D...
[2025-06-26 21:47:25,941] Compiling module work.ConvolutionInputGenerator_rtl_0_...
[2025-06-26 21:47:25,941] Compiling module work.swg_controller(LOOP_H_ITERATIONS...
[2025-06-26 21:47:25,941] Compiling module work.ConvolutionInputGenerator_rtl_0_...
[2025-06-26 21:47:25,941] Compiling module work.ConvolutionInputGenerator_rtl_0(...
[2025-06-26 21:47:25,941] Compiling module work.finn_design_ConvolutionInputGene...
[2025-06-26 21:47:25,941] Compiling module work.swg_reg_buffer(WIDTH=32'b011000,...
[2025-06-26 21:47:25,941] Compiling module work.swg_ram_buffer(WIDTH=32'b011000,...
[2025-06-26 21:47:25,941] Compiling module work.ConvolutionInputGenerator_rtl_1_...
[2025-06-26 21:47:25,941] Compiling module work.swg_controller(LOOP_H_ITERATIONS...
[2025-06-26 21:47:25,941] Compiling module work.ConvolutionInputGenerator_rtl_1_...
[2025-06-26 21:47:25,941] Compiling module work.ConvolutionInputGenerator_rtl_1(...
[2025-06-26 21:47:25,941] Compiling module work.finn_design_ConvolutionInputGene...
[2025-06-26 21:47:25,941] Compiling module work.swg_cyclic_buffer_addressable(WI...
[2025-06-26 21:47:25,941] Compiling module work.swg_controller(LOOP_H_ITERATIONS...
[2025-06-26 21:47:25,941] Compiling module work.ConvolutionInputGenerator_rtl_2_...
[2025-06-26 21:47:25,941] Compiling module work.ConvolutionInputGenerator_rtl_2(...
[2025-06-26 21:47:25,941] Compiling module work.finn_design_ConvolutionInputGene...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_0_mul_8s_4s_12_1_1(NUM_...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_0_mac_muladd_8s_4s_12s_...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_0_mac_muladd_8s_4s_12s_...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_0_mac_muladd_8s_4s_13s_...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_0_mac_muladd_8s_4s_13s_...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_0_flow_control_loop_pip...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_0_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_0_regslice_both(DataWid...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_0_regslice_both(DataWid...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_0_regslice_both(DataWid...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_0
[2025-06-26 21:47:25,941] Compiling module work.finn_design_MVAU_hls_0_0
[2025-06-26 21:47:25,941] Compiling module work.axi4lite_if(ADDR_WIDTH=32'b0111,...
[2025-06-26 21:47:25,941] Compiling module work.memstream(DEPTH=32'b01,WIDTH=32'...
[2025-06-26 21:47:25,941] Compiling module work.memstream_axi(DEPTH=32'b01,WIDTH...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_0_memstream_wrapper(AXI...
[2025-06-26 21:47:25,941] Compiling module work.finn_design_MVAU_hls_0_wstrm_0
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_0_imp_7OH4JA
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_mul_4ns_4s_8_1_1(NUM_...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_mul_4s_4ns_8_1_1(NUM_...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_mac_muladd_4ns_4s_8s_...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_mac_muladd_4ns_4s_8s_...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_mac_muladd_4s_4ns_8s_...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_mac_muladd_4s_4ns_8s_...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_mac_muladd_4ns_4s_9s_...
[2025-06-26 21:47:25,941] Compiling module work.MVAU_hls_1_mac_muladd_4ns_4s_9s_...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_1_mac_muladd_4s_4ns_9s_...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_1_mac_muladd_4s_4ns_9s_...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_1_flow_control_loop_pip...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_1_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_1_regslice_both(DataWid...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_1_regslice_both(DataWid...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_1_regslice_both(DataWid...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_1
[2025-06-26 21:47:25,942] Compiling module work.finn_design_MVAU_hls_1_0
[2025-06-26 21:47:25,942] Compiling module work.axi4lite_if(ADDR_WIDTH=32'b01011...
[2025-06-26 21:47:25,942] Compiling module work.memstream(DEPTH=32'b01000,WIDTH=...
[2025-06-26 21:47:25,942] Compiling module work.memstream_axi(DEPTH=32'b01000,WI...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_1_memstream_wrapper(AXI...
[2025-06-26 21:47:25,942] Compiling module work.finn_design_MVAU_hls_1_wstrm_0
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_1_imp_ZIW0NT
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_mux_83_200_1_1(ID=1,d...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_mul_4ns_4s_8_1_1(NUM_...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_mac_muladd_4ns_4s_8s_...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_mac_muladd_4ns_4s_8s_...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_mac_muladd_4ns_4s_9s_...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_mac_muladd_4ns_4s_9s_...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_flow_control_loop_pip...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_regslice_both(DataWid...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_regslice_both(DataWid...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2
[2025-06-26 21:47:25,942] Compiling module work.finn_design_MVAU_hls_2_0
[2025-06-26 21:47:25,942] Compiling module work.axi4lite_if(ADDR_WIDTH=32'b01111...
[2025-06-26 21:47:25,942] Compiling module work.memstream(DEPTH=32'b01111000000,...
[2025-06-26 21:47:25,942] Compiling module work.memstream_axi(DEPTH=32'b01111000...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_memstream_wrapper(AXI...
[2025-06-26 21:47:25,942] Compiling module work.finn_design_MVAU_hls_2_wstrm_0
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_2_imp_1WP2WTL
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_mux_124_40_1_1(ID=1,d...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_mul_4ns_4s_8_1_1(NUM_...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_mac_muladd_4ns_4s_8s_...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_mac_muladd_4ns_4s_8s_...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_mac_muladd_4ns_4s_9s_...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_mac_muladd_4ns_4s_9s_...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_mac_muladd_4ns_4s_14s...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_mac_muladd_4ns_4s_14s...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_flow_control_loop_pip...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_Matrix_Vector_Activat...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_regslice_both(DataWid...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_regslice_both(DataWid...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3
[2025-06-26 21:47:25,942] Compiling module work.finn_design_MVAU_hls_3_0
[2025-06-26 21:47:25,942] Compiling module work.axi4lite_if(ADDR_WIDTH=32'b01101...
[2025-06-26 21:47:25,942] Compiling module work.memstream(DEPTH=32'b01111110000,...
[2025-06-26 21:47:25,942] Compiling module work.memstream_axi(DEPTH=32'b01111110...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_memstream_wrapper(AXI...
[2025-06-26 21:47:25,942] Compiling module work.finn_design_MVAU_hls_3_wstrm_0
[2025-06-26 21:47:25,942] Compiling module work.MVAU_hls_3_imp_U0RWZQ
[2025-06-26 21:47:25,942] Compiling module work.replay_buffer(LEN=32'b01010100,R...
[2025-06-26 21:47:25,942] Compiling module unisims_ver.DSP48E2(ACASCREG=0,ALUMODEREG=0,...
[2025-06-26 21:47:25,942] Compiling module work.mvu_4sx4u(PE=32'b01,SIMD=32'b01,...
[2025-06-26 21:47:25,942] Compiling module work.mvu_vvu_axi(IS_MVU=1'b1,COMPUTE_...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_rtl_0(SEGMENTLEN=1,WEIGHT_S...
[2025-06-26 21:47:25,942] Compiling module work.axi4lite_if(ADDR_WIDTH=32'b01100...
[2025-06-26 21:47:25,942] Compiling module work.memstream(DEPTH=32'b01101001000,...
[2025-06-26 21:47:25,942] Compiling module work.memstream_axi(DEPTH=32'b01101001...
[2025-06-26 21:47:25,942] Compiling module work.MVAU_rtl_0_memstream_wrapper(AXI...
[2025-06-26 21:47:25,942] Compiling module work.finn_design_MVAU_rtl_0_wstrm_0
[2025-06-26 21:47:25,942] Compiling module work.MVAU_rtl_0_imp_1DNJB9Y
[2025-06-26 21:47:25,942] Compiling module work.dwc(IBITS=32'b01000,OBITS=32'b01...
[2025-06-26 21:47:25,942] Compiling module work.dwc_axi(IBITS=32'b01000,OBITS=32...
[2025-06-26 21:47:25,942] Compiling module work.StreamingDataWidthConverter_rtl_...
[2025-06-26 21:47:25,942] Compiling module work.dwc(IBITS=32'b01000000,OBITS=32'...
[2025-06-26 21:47:25,942] Compiling module work.dwc_axi(IBITS=32'b01000000,OBITS...
[2025-06-26 21:47:25,942] Compiling module work.StreamingDataWidthConverter_rtl_...
[2025-06-26 21:47:25,942] Compiling module work.dwc(IBITS=32'b0100,OBITS=32'b011...
[2025-06-26 21:47:25,942] Compiling module work.dwc_axi(IBITS=32'b0100,OBITS=32'...
[2025-06-26 21:47:25,942] Compiling module work.StreamingDataWidthConverter_rtl_...
[2025-06-26 21:47:25,942] Compiling module work.dwc(IBITS=32'b0100,OBITS=32'b010...
[2025-06-26 21:47:25,942] Compiling module work.dwc_axi(IBITS=32'b0100,OBITS=32'...
[2025-06-26 21:47:25,942] Compiling module work.StreamingDataWidthConverter_rtl_...
[2025-06-26 21:47:25,942] Compiling module work.Q_srl(depth=2,width=8)
[2025-06-26 21:47:25,942] Compiling module work.StreamingFIFO_rtl_0
[2025-06-26 21:47:25,942] Compiling module work.finn_design_StreamingFIFO_rtl_0_...
[2025-06-26 21:47:25,943] Compiling module work.Q_srl(depth=197,width=200)
[2025-06-26 21:47:25,943] Compiling module work.StreamingFIFO_rtl_1
[2025-06-26 21:47:25,943] Compiling module work.finn_design_StreamingFIFO_rtl_1_...
[2025-06-26 21:47:25,943] Compiling module work.Q_srl(depth=2,width=200)
[2025-06-26 21:47:25,943] Compiling module work.StreamingFIFO_rtl_10
[2025-06-26 21:47:25,943] Compiling module work.finn_design_StreamingFIFO_rtl_10...
[2025-06-26 21:47:25,943] Compiling module work.StreamingFIFO_rtl_11
[2025-06-26 21:47:25,943] Compiling module work.finn_design_StreamingFIFO_rtl_11...
[2025-06-26 21:47:25,943] Compiling module work.Q_srl(depth=2,width=40)
[2025-06-26 21:47:25,943] Compiling module work.StreamingFIFO_rtl_12
[2025-06-26 21:47:25,943] Compiling module work.finn_design_StreamingFIFO_rtl_12...
[2025-06-26 21:47:25,943] Compiling module work.StreamingFIFO_rtl_13
[2025-06-26 21:47:25,943] Compiling module work.finn_design_StreamingFIFO_rtl_13...
[2025-06-26 21:47:25,943] Compiling module work.Q_srl(depth=2)
[2025-06-26 21:47:25,943] Compiling module work.StreamingFIFO_rtl_14
[2025-06-26 21:47:25,943] Compiling module work.finn_design_StreamingFIFO_rtl_14...
[2025-06-26 21:47:25,943] Compiling module work.axis_infrastructure_v1_1_0_util_...
[2025-06-26 21:47:25,943] Compiling module work.axis_infrastructure_v1_1_0_util_...
[2025-06-26 21:47:25,943] Compiling module work.axis_infrastructure_v1_1_0_util_...
[2025-06-26 21:47:25,943] Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
[2025-06-26 21:47:25,943] Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
[2025-06-26 21:47:25,943] Compiling module xpm.xpm_fifo_reg_bit
[2025-06-26 21:47:25,943] Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
[2025-06-26 21:47:25,943] Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=1...
[2025-06-26 21:47:25,943] Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
[2025-06-26 21:47:25,943] Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
[2025-06-26 21:47:25,943] Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
[2025-06-26 21:47:25,943] Compiling module xpm.xpm_fifo_axis(FIFO_DEPTH=1024,TD...
[2025-06-26 21:47:25,943] Compiling module work.axis_data_fifo_v2_0_9_top(C_FAMI...
[2025-06-26 21:47:25,943] Compiling module work.finn_design_fifo_0
[2025-06-26 21:47:25,943] Compiling module work.StreamingFIFO_rtl_2_imp_1FWKJ6V
[2025-06-26 21:47:25,943] Compiling module work.Q_srl(depth=2,width=24)
[2025-06-26 21:47:25,943] Compiling module work.StreamingFIFO_rtl_3
[2025-06-26 21:47:25,943] Compiling module work.finn_design_StreamingFIFO_rtl_3_...
[2025-06-26 21:47:25,943] Compiling module work.Q_srl(depth=32,width=600)
[2025-06-26 21:47:25,943] Compiling module work.StreamingFIFO_rtl_4
[2025-06-26 21:47:25,943] Compiling module work.finn_design_StreamingFIFO_rtl_4_...
[2025-06-26 21:47:25,943] Compiling module work.StreamingFIFO_rtl_5
[2025-06-26 21:47:25,943] Compiling module work.finn_design_StreamingFIFO_rtl_5_...
[2025-06-26 21:47:25,943] Compiling module work.Q_srl(depth=2,width=64)
[2025-06-26 21:47:25,943] Compiling module work.StreamingFIFO_rtl_6
[2025-06-26 21:47:25,943] Compiling module work.finn_design_StreamingFIFO_rtl_6_...
[2025-06-26 21:47:25,943] Compiling module work.Q_srl(depth=32,width=64)
[2025-06-26 21:47:25,943] Compiling module work.StreamingFIFO_rtl_7
[2025-06-26 21:47:25,943] Compiling module work.finn_design_StreamingFIFO_rtl_7_...
[2025-06-26 21:47:25,943] Compiling module work.StreamingFIFO_rtl_8
[2025-06-26 21:47:25,943] Compiling module work.finn_design_StreamingFIFO_rtl_8_...
[2025-06-26 21:47:25,943] Compiling module work.StreamingFIFO_rtl_9
[2025-06-26 21:47:25,943] Compiling module work.finn_design_StreamingFIFO_rtl_9_...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_0_Streaming...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_0_flow_cont...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_0_Streaming...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_0_Streaming...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_0_Streaming...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_0_Streaming...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_0_regslice_...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_0
[2025-06-26 21:47:25,943] Compiling module work.finn_design_StreamingMaxPool_hls...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_1_Streaming...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_1_flow_cont...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_1_Streaming...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_1_Streaming...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_1_Streaming...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_1_Streaming...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_1_regslice_...
[2025-06-26 21:47:25,943] Compiling module work.StreamingMaxPool_hls_1
[2025-06-26 21:47:25,943] Compiling module work.finn_design_StreamingMaxPool_hls...
[2025-06-26 21:47:25,943] Compiling module work.finn_design
[2025-06-26 21:47:25,943] Compiling module work.finn_design_wrapper
[2025-06-26 21:47:25,943] Built XSI simulation shared library xsim.dir/finn_design_wrapper/xsimk.so
[2025-06-26 21:47:27,148] rtlsim_xsi.cpp: In function ‘int main(int, char**)’:
[2025-06-26 21:47:27,148] rtlsim_xsi.cpp:268:24: warning: ISO C++ forbids converting a string constant to ‘char*’ [-Wwrite-strings]
[2025-06-26 21:47:27,148]   268 |     info.wdbFileName = "";
[2025-06-26 21:47:27,148]       |                        ^~
[2025-06-26 21:47:27,533] Running step: step_out_of_context_synthesis [16/19]
[2025-06-26 21:57:20,800] ap_clk
[2025-06-26 21:57:20,800] xcu50-fsvh2104-2L-e
[2025-06-26 21:57:20,800] 10.000000
[2025-06-26 21:57:20,800] 0
[2025-06-26 21:57:20,800] 
[2025-06-26 21:57:20,800] ****** Vivado v2022.2 (64-bit)
[2025-06-26 21:57:20,800]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-06-26 21:57:20,800]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-06-26 21:57:20,800]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-26 21:57:20,800] 
[2025-06-26 21:57:20,800] INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
[2025-06-26 21:57:20,800] source finn_design_wrapper.tcl
[2025-06-26 21:57:20,800] # set fpga_part "xcu50-fsvh2104-2L-e"
[2025-06-26 21:57:20,800] # set origin_dir "."
[2025-06-26 21:57:20,800] # if { [info exists ::origin_dir_loc] } {
[2025-06-26 21:57:20,800] #   set origin_dir $::origin_dir_loc
[2025-06-26 21:57:20,800] # }
[2025-06-26 21:57:20,800] # variable script_file
[2025-06-26 21:57:20,800] # set script_file "vivadocompile.tcl"
[2025-06-26 21:57:20,800] # proc help {} {
[2025-06-26 21:57:20,800] #   variable script_file
[2025-06-26 21:57:20,800] #   puts "\nDescription:"
[2025-06-26 21:57:20,800] #   puts "Recreate a Vivado project from this script. The created project will be"
[2025-06-26 21:57:20,800] #   puts "functionally equivalent to the original project for which this script was"
[2025-06-26 21:57:20,800] #   puts "generated. The script contains commands for creating a project, filesets,"
[2025-06-26 21:57:20,800] #   puts "runs, adding/importing sources and setting properties on various objects.\n"
[2025-06-26 21:57:20,800] #   puts "Syntax:"
[2025-06-26 21:57:20,800] #   puts "$script_file"
[2025-06-26 21:57:20,800] #   puts "$script_file -tclargs \[--origin_dir <path>\]"
[2025-06-26 21:57:20,800] #   puts "$script_file -tclargs \[--help\]\n"
[2025-06-26 21:57:20,800] #   puts "Usage:"
[2025-06-26 21:57:20,800] #   puts "Name                   Description"
[2025-06-26 21:57:20,800] #   puts "-------------------------------------------------------------------------"
[2025-06-26 21:57:20,800] #   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
[2025-06-26 21:57:20,800] #   puts "                       origin_dir path value is \".\", otherwise, the value"
[2025-06-26 21:57:20,800] #   puts "                       that was set with the \"-paths_relative_to\" switch"
[2025-06-26 21:57:20,800] #   puts "                       when this script was generated.\n"
[2025-06-26 21:57:20,800] #   puts "\[--help\]               Print help information for this script"
[2025-06-26 21:57:20,800] #   puts "-------------------------------------------------------------------------\n"
[2025-06-26 21:57:20,800] #   exit 0
[2025-06-26 21:57:20,800] # }
[2025-06-26 21:57:20,800] # if { $::argc > 0 } {
[2025-06-26 21:57:20,800] #   for {set i 0} {$i < [llength $::argc]} {incr i} {
[2025-06-26 21:57:20,800] #     set option [string trim [lindex $::argv $i]]
[2025-06-26 21:57:20,800] #     switch -regexp -- $option {
[2025-06-26 21:57:20,800] #       "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
[2025-06-26 21:57:20,800] #       "--help"       { help }
[2025-06-26 21:57:20,800] #       default {
[2025-06-26 21:57:20,800] #         if { [regexp {^-} $option] } {
[2025-06-26 21:57:20,800] #           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
[2025-06-26 21:57:20,800] #           return 1
[2025-06-26 21:57:20,800] #         }
[2025-06-26 21:57:20,800] #       }
[2025-06-26 21:57:20,800] #     }
[2025-06-26 21:57:20,800] #   }
[2025-06-26 21:57:20,800] # }
[2025-06-26 21:57:20,800] # set orig_proj_dir "[file normalize "$origin_dir/vivadocompile"]"
[2025-06-26 21:57:20,800] # create_project -force vivadocompile ./vivadocompile -part $fpga_part
[2025-06-26 21:57:20,800] # set proj_dir [get_property directory [current_project]]
[2025-06-26 21:57:20,800] # set obj [get_projects vivadocompile]
[2025-06-26 21:57:20,800] # set_property "default_lib" "xil_defaultlib" $obj
[2025-06-26 21:57:20,800] # set_property "sim.ip.auto_export_scripts" "1" $obj
[2025-06-26 21:57:20,800] # set_property "simulator_language" "Mixed" $obj
[2025-06-26 21:57:20,800] # if {[string equal [get_filesets -quiet sources_1] ""]} {
[2025-06-26 21:57:20,800] #   create_fileset -srcset sources_1
[2025-06-26 21:57:20,800] # }
[2025-06-26 21:57:20,800] # set obj [get_filesets sources_1]
[2025-06-26 21:57:20,800] # source sources.tcl
[2025-06-26 21:57:20,800] ## set files [list \
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/axilite_if.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/axis_data_fifo_v2_0_vl_rfs.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/axis_infrastructure_v1_1_vl_rfs.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_0_wrapper.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_1_wrapper.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_2_wrapper.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_0_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_1_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_2_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_fifo_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_wstrm_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_1_wstrm_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_2_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_2_wstrm_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_3_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_3_wstrm_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_0_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_0_wstrm_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_0_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_1_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_2_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_3_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_0_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_10_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_1_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_11_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_12_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_13_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_14_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_3_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_4_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_5_0.v"]"\
[2025-06-26 21:57:20,800] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_6_0.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_7_0.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_8_0.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_9_0.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/finn_design_StreamingMaxPool_hls_0_0.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/finn_design_StreamingMaxPool_hls_1_0.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/finn_design.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/finn_design_wrapper.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx0_monitor.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_0_hls_deadlock_idx1_monitor.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_0_memstream_wrapper.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_0_mul_8s_4s_12_1_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_0_regslice_both.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_0.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx0_monitor.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_hls_deadlock_idx1_monitor.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_memstream_wrapper.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_mul_4ns_4s_8_1_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_mul_4s_4ns_8_1_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1_regslice_both.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx0_monitor.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_hls_deadlock_idx1_monitor.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_memstream_wrapper.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_mul_4ns_4s_8_1_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_mux_83_200_1_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2_regslice_both.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_2.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_hls_deadlock_idx0_monitor.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_hls_deadlock_idx1_monitor.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_mac_muladd_4ns_4s_8s_9_4_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_memstream_wrapper.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_mul_4ns_4s_8_1_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_mux_124_40_1_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3_regslice_both.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_hls_3.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_rtl_0_memstream_wrapper.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/MVAU_rtl_0_wrapper.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/Q_srl.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_0.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_1.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_2.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_3.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_0.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_10.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_11.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_12.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_13.v"]"\
[2025-06-26 21:57:20,801] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_14.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_1.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_3.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_4.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_5.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_6.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_7.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_8.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_9.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_hls_deadlock_idx0_monitor.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_hls_deadlock_idx1_monitor.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_regslice_both.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s_buf_V_RAM_AUTO_1R1W.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_28u_2u_6u_ap_uint_4_0_24_s.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_0.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_flow_control_loop_pipe_sequential_init.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_hls_deadlock_idx0_monitor.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_hls_deadlock_idx1_monitor.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_regslice_both.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s_buf_V_RAM_AUTO_1R1W.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_10u_2u_16u_ap_uint_4_0_64_s.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/StreamingMaxPool_hls_1.v"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_0_impl.sv"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_1_impl.sv"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_2_impl.sv"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/dummy_sv_file.sv"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/dwc_axi.sv"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/dwc.sv"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/memstream_axi.sv"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/memstream.sv"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/mvu_4sx4u.sv"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/mvu_8sx8u_dsp48.sv"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/mvu_vvu_8sx9_dsp58.sv"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/mvu_vvu_axi.sv"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/replay_buffer.sv"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/swg_common.sv"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/swg_pkg.sv"]"\
[2025-06-26 21:57:20,802] ## "[file normalize "$origin_dir/dummy_vhdl_file.vhd"]"\
[2025-06-26 21:57:20,802] ## ]
[2025-06-26 21:57:20,802] ## add_files -norecurse -fileset $obj $files
[2025-06-26 21:57:20,802] # add_files -norecurse -fileset $obj $files
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/dummy_nachiket_fooling_zsh_for_loops.h' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/axilite_if.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/axis_data_fifo_v2_0_vl_rfs.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/axis_infrastructure_v1_1_vl_rfs.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_0_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_1_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_2_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_fifo_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_MVAU_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_MVAU_hls_0_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_MVAU_hls_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_MVAU_hls_1_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_MVAU_hls_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_MVAU_hls_2_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_MVAU_hls_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_MVAU_hls_3_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_MVAU_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_MVAU_rtl_0_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingDataWidthConverter_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_10_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_11_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_12_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_13_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_14_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_4_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_5_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_6_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_7_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_8_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingFIFO_rtl_9_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingMaxPool_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_StreamingMaxPool_hls_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_0_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_4s_12s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_0_mac_muladd_8s_4s_13s_13_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_0_memstream_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_0_mul_8s_4s_12_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_0_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4ns_4s_8s_9_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4s_4ns_8s_9_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_10_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_11_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_12_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_13_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_14_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_7_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_8_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,802] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_9_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_10_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_11_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_12_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_13_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_14_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_7_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_8_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_9_ROM_AUTO_1R.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_memstream_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_mul_4ns_4s_8_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_mul_4s_4ns_8_1_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1_regslice_both.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx0_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_2_hls_deadlock_idx1_monitor.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/MVAU_hls_2_mac_muladd_4ns_4s_8s_9_4_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2025-06-26 21:57:20,803] INFO: [Common 17-14] Message 'filemgmt 56-12' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
[2025-06-26 21:57:20,803] # source headers.tcl
[2025-06-26 21:57:20,803] ## set file "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"
[2025-06-26 21:57:20,803] ## set file [file normalize $file]
[2025-06-26 21:57:20,803] ## set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
[2025-06-26 21:57:20,803] ## set_property "file_type" "Verilog Header" $file_obj
[2025-06-26 21:57:20,803] # set obj [get_filesets sources_1]
[2025-06-26 21:57:20,803] # set_property "top" "$argv" $obj
[2025-06-26 21:57:20,803] # if {[string equal [get_filesets -quiet constrs_1] ""]} {
[2025-06-26 21:57:20,803] #   create_fileset -constrset constrs_1
[2025-06-26 21:57:20,803] # }
[2025-06-26 21:57:20,803] # set obj [get_filesets constrs_1]
[2025-06-26 21:57:20,803] # set file "[file normalize "$origin_dir/$argv.xdc"]"
[2025-06-26 21:57:20,803] # set file_added [add_files -norecurse -fileset $obj $file]
[2025-06-26 21:57:20,803] # set file "$origin_dir/$argv.xdc"
[2025-06-26 21:57:20,803] # set file [file normalize $file]
[2025-06-26 21:57:20,803] # set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
[2025-06-26 21:57:20,803] # set_property "file_type" "XDC" $file_obj
[2025-06-26 21:57:20,803] # set obj [get_filesets constrs_1]
[2025-06-26 21:57:20,803] # if {[string equal [get_filesets -quiet sim_1] ""]} {
[2025-06-26 21:57:20,803] #   create_fileset -simset sim_1
[2025-06-26 21:57:20,803] # }
[2025-06-26 21:57:20,803] # set obj [get_filesets sim_1]
[2025-06-26 21:57:20,803] # set obj [get_filesets sim_1]
[2025-06-26 21:57:20,803] # set_property "top" "$argv" $obj
[2025-06-26 21:57:20,803] # set_property "xelab.nosort" "1" $obj
[2025-06-26 21:57:20,803] # set_property "xelab.unifast" "" $obj
[2025-06-26 21:57:20,803] # set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
[2025-06-26 21:57:20,803] # set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
[2025-06-26 21:57:20,803] # set_param synth.elaboration.rodinMoreOptions {rt::set_parameter ignoreVhdlAssertStmts false}
[2025-06-26 21:57:20,803] # set obj [get_runs synth_1]
[2025-06-26 21:57:20,803] # set_property -name {steps.synth_design.args.more options} -value {-mode out_of_context} -objects $obj
[2025-06-26 21:57:20,803] # set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
[2025-06-26 21:57:20,803] # current_run -synthesis [get_runs synth_1]
[2025-06-26 21:57:20,803] # set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
[2025-06-26 21:57:20,803] # current_run -implementation [get_runs impl_1]
[2025-06-26 21:57:20,803] # puts "INFO: Project created:vivadocompile"
[2025-06-26 21:57:20,803] INFO: Project created:vivadocompile
[2025-06-26 21:57:20,803] # launch_runs -jobs 8 impl_1 -to_step route_design
[2025-06-26 21:57:20,803] [Thu Jun 26 21:47:37 2025] Launched synth_1...
[2025-06-26 21:57:20,803] Run output will be captured here: /tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/synth_1/runme.log
[2025-06-26 21:57:20,803] [Thu Jun 26 21:47:37 2025] Launched impl_1...
[2025-06-26 21:57:20,803] Run output will be captured here: /tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/runme.log
[2025-06-26 21:57:20,803] # wait_on_run impl_1
[2025-06-26 21:57:20,803] [Thu Jun 26 21:47:37 2025] Waiting for impl_1 to finish...
[2025-06-26 21:57:20,803] 
[2025-06-26 21:57:20,803] *** Running vivado
[2025-06-26 21:57:20,803]     with args -log finn_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
[2025-06-26 21:57:20,803] 
[2025-06-26 21:57:20,803] 
[2025-06-26 21:57:20,803] ****** Vivado v2022.2 (64-bit)
[2025-06-26 21:57:20,803]   **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
[2025-06-26 21:57:20,803]   **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
[2025-06-26 21:57:20,803]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-26 21:57:20,803] 
[2025-06-26 21:57:20,803] INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
[2025-06-26 21:57:20,803] source finn_design_wrapper.tcl -notrace
[2025-06-26 21:57:20,803] Command: link_design -top finn_design_wrapper -part xcu50-fsvh2104-2L-e
[2025-06-26 21:57:20,803] Design is defaulting to srcset: sources_1
[2025-06-26 21:57:20,803] Design is defaulting to constrset: constrs_1
[2025-06-26 21:57:20,803] INFO: [Device 21-403] Loading part xcu50-fsvh2104-2L-e
[2025-06-26 21:57:20,803] Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3343.055 ; gain = 0.000 ; free physical = 12369 ; free virtual = 29421
[2025-06-26 21:57:20,803] INFO: [Netlist 29-17] Analyzing 3347 Unisim elements for replacement
[2025-06-26 21:57:20,803] INFO: [Netlist 29-28] Unisim Transformation completed in 45 CPU seconds
[2025-06-26 21:57:20,803] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-06-26 21:57:20,803] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-06-26 21:57:20,803] Parsing XDC File [/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-06-26 21:57:20,803] Finished Parsing XDC File [/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2025-06-26 21:57:20,803] INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
[2025-06-26 21:57:20,803] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-06-26 21:57:20,803] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3694.652 ; gain = 0.000 ; free physical = 12303 ; free virtual = 29354
[2025-06-26 21:57:20,803] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-06-26 21:57:20,803]   A total of 1826 instances were transformed.
[2025-06-26 21:57:20,803]   DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 511 instances
[2025-06-26 21:57:20,803]   DSP48E2 => DSP48E2 (inverted pins: OPMODE[5], OPMODE[2], OPMODE[0]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance
[2025-06-26 21:57:20,803]   RAM16X1S => RAM32X1S (RAMS32): 1281 instances
[2025-06-26 21:57:20,803]   RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 4 instances
[2025-06-26 21:57:20,803]   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 12 instances
[2025-06-26 21:57:20,803]   RAM512X1S => RAM512X1S (MUXF7(x4), MUXF8(x2), MUXF9, RAMS64E1(x8)): 4 instances
[2025-06-26 21:57:20,803]   RAM64M8 => RAM64M8 (RAMD64E(x8)): 9 instances
[2025-06-26 21:57:20,803]   RAM64X1S => RAM64X1S (RAMS64E): 4 instances
[2025-06-26 21:57:20,803] 
[2025-06-26 21:57:20,803] 8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-26 21:57:20,803] link_design completed successfully
[2025-06-26 21:57:20,803] link_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 3694.652 ; gain = 1689.473 ; free physical = 12300 ; free virtual = 29354
[2025-06-26 21:57:20,803] Command: opt_design
[2025-06-26 21:57:20,803] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-26 21:57:20,803] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-26 21:57:20,803] Running DRC as a precondition to command opt_design
[2025-06-26 21:57:20,803] 
[2025-06-26 21:57:20,803] Starting DRC Task
[2025-06-26 21:57:20,803] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-26 21:57:20,803] INFO: [Project 1-461] DRC finished with 0 Errors
[2025-06-26 21:57:20,803] INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
[2025-06-26 21:57:20,803] 
[2025-06-26 21:57:20,803] Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3800.277 ; gain = 105.625 ; free physical = 12280 ; free virtual = 29329
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] Starting Cache Timing Information Task
[2025-06-26 21:57:20,804] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-26 21:57:20,804] Ending Cache Timing Information Task | Checksum: 15cf5b345
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 4340.496 ; gain = 540.219 ; free physical = 11716 ; free virtual = 28771
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] Starting Logic Optimization Task
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] Phase 1 Retarget
[2025-06-26 21:57:20,804] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_13104[0]_i_1 into driver instance finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_2__2, which resulted in an inversion of 4 pins
[2025-06-26 21:57:20,804] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/flow_control_loop_pipe_sequential_init_U/i_fu_296[5]_i_1 into driver instance finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/flow_control_loop_pipe_sequential_init_U/i_fu_296[5]_i_3, which resulted in an inversion of 9 pins
[2025-06-26 21:57:20,804] INFO: [Opt 31-1287] Pulled Inverter finn_design_i/MVAU_hls_3/MVAU_hls_3/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_1635[0]_i_1 into driver instance finn_design_i/MVAU_hls_3/MVAU_hls_3/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3, which resulted in an inversion of 6 pins
[2025-06-26 21:57:20,804] INFO: [Opt 31-138] Pushed 2 inverter(s) to 1765 load pin(s).
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U257/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U258/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U259/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U260/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U261/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U262/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U263/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U264/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U265/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U266/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U267/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U268/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U269/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U270/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U271/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U272/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U273/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U274/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U275/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U276/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U277/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U278/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U279/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U280/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U281/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U282/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U283/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U284/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U285/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U286/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U287/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U288/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U289/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U290/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U291/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U292/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U293/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U294/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U295/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U296/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U297/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U298/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U299/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4s_4ns_9s_10_4_1_U300/MVAU_hls_1_mac_muladd_4s_4ns_9s_10_4_1_DSP48_3_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U40/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U41/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U42/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U43/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U44/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U45/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U46/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U47/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U48/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U49/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U50/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_2/MVAU_hls_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U51/MVAU_hls_2_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_3/MVAU_hls_3/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U11/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_3/MVAU_hls_3/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U8/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-925] Fixed cascade connection for DSP: finn_design_i/MVAU_hls_3/MVAU_hls_3/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_60/mac_muladd_4ns_4s_9s_10_4_1_U9/MVAU_hls_3_mac_muladd_4ns_4s_9s_10_4_1_DSP48_1_U/p_reg_reg
[2025-06-26 21:57:20,804] INFO: [Opt 31-49] Retargeted 0 cell(s).
[2025-06-26 21:57:20,804] Phase 1 Retarget | Checksum: 543c3076
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4612.387 ; gain = 0.000 ; free physical = 11593 ; free virtual = 28651
[2025-06-26 21:57:20,804] INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] Phase 2 Constant propagation
[2025-06-26 21:57:20,804] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2025-06-26 21:57:20,804] Phase 2 Constant propagation | Checksum: cd8565a7
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4612.387 ; gain = 0.000 ; free physical = 11590 ; free virtual = 28654
[2025-06-26 21:57:20,804] INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] Phase 3 Sweep
[2025-06-26 21:57:20,804] Phase 3 Sweep | Checksum: f2f60b18
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4612.387 ; gain = 0.000 ; free physical = 11549 ; free virtual = 28635
[2025-06-26 21:57:20,804] INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] Phase 4 BUFG optimization
[2025-06-26 21:57:20,804] INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
[2025-06-26 21:57:20,804] Phase 4 BUFG optimization | Checksum: f2f60b18
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4644.402 ; gain = 32.016 ; free physical = 11549 ; free virtual = 28647
[2025-06-26 21:57:20,804] INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] Phase 5 Shift Register Optimization
[2025-06-26 21:57:20,804] INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
[2025-06-26 21:57:20,804] Phase 5 Shift Register Optimization | Checksum: f2f60b18
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4644.402 ; gain = 32.016 ; free physical = 11549 ; free virtual = 28647
[2025-06-26 21:57:20,804] INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] Phase 6 Post Processing Netlist
[2025-06-26 21:57:20,804] Phase 6 Post Processing Netlist | Checksum: f2f60b18
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4644.402 ; gain = 32.016 ; free physical = 11589 ; free virtual = 28651
[2025-06-26 21:57:20,804] INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
[2025-06-26 21:57:20,804] Opt_design Change Summary
[2025-06-26 21:57:20,804] =========================
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] 
[2025-06-26 21:57:20,804] -------------------------------------------------------------------------------------------------------------------------
[2025-06-26 21:57:20,804] |  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
[2025-06-26 21:57:20,804] -------------------------------------------------------------------------------------------------------------------------
[2025-06-26 21:57:20,804] |  Retarget                     |               0  |               5  |                                              0  |
[2025-06-26 21:57:20,804] |  Constant propagation         |               0  |               0  |                                              0  |
[2025-06-26 21:57:20,804] |  Sweep                        |               0  |               0  |                                              0  |
[2025-06-26 21:57:20,804] |  BUFG optimization            |               0  |               0  |                                              0  |
[2025-06-26 21:57:20,804] |  Shift Register Optimization  |               0  |               0  |                                              0  |
[2025-06-26 21:57:20,804] |  Post Processing Netlist      |               0  |               0  |                                              0  |
[2025-06-26 21:57:20,804] -------------------------------------------------------------------------------------------------------------------------
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Starting Connectivity Check Task
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4644.402 ; gain = 0.000 ; free physical = 11568 ; free virtual = 28653
[2025-06-26 21:57:20,805] Ending Logic Optimization Task | Checksum: fec7fbda
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4644.402 ; gain = 32.016 ; free physical = 11568 ; free virtual = 28653
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Starting Power Optimization Task
[2025-06-26 21:57:20,805] INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
[2025-06-26 21:57:20,805] INFO: [Pwropt 34-9] Applying IDT optimizations ...
[2025-06-26 21:57:20,805] INFO: [Pwropt 34-10] Applying ODC optimizations ...
[2025-06-26 21:57:20,805] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-26 21:57:20,805] Running Vector-less Activity Propagation...
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Finished Running Vector-less Activity Propagation
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Starting PowerOpt Patch Enables Task
[2025-06-26 21:57:20,805] INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 39 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
[2025-06-26 21:57:20,805] INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
[2025-06-26 21:57:20,805] Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 78
[2025-06-26 21:57:20,805] Ending PowerOpt Patch Enables Task | Checksum: 7dc5606c
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 5603.887 ; gain = 0.000 ; free physical = 11093 ; free virtual = 28198
[2025-06-26 21:57:20,805] Ending Power Optimization Task | Checksum: 7dc5606c
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 5603.887 ; gain = 959.484 ; free physical = 11128 ; free virtual = 28240
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Starting Final Cleanup Task
[2025-06-26 21:57:20,805] Ending Final Cleanup Task | Checksum: 7dc5606c
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5603.887 ; gain = 0.000 ; free physical = 11128 ; free virtual = 28240
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Starting Netlist Obfuscation Task
[2025-06-26 21:57:20,805] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5603.887 ; gain = 0.000 ; free physical = 11128 ; free virtual = 28240
[2025-06-26 21:57:20,805] Ending Netlist Obfuscation Task | Checksum: 7af05774
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5603.887 ; gain = 0.000 ; free physical = 11128 ; free virtual = 28240
[2025-06-26 21:57:20,805] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-26 21:57:20,805] 93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-26 21:57:20,805] opt_design completed successfully
[2025-06-26 21:57:20,805] opt_design: Time (s): cpu = 00:01:10 ; elapsed = 00:00:25 . Memory (MB): peak = 5603.887 ; gain = 1909.234 ; free physical = 11128 ; free virtual = 28240
[2025-06-26 21:57:20,805] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-26 21:57:20,805] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-26 21:57:20,805] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
[2025-06-26 21:57:20,805] write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 5603.887 ; gain = 0.000 ; free physical = 10982 ; free virtual = 28060
[2025-06-26 21:57:20,805] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-06-26 21:57:20,805] Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2025-06-26 21:57:20,805] INFO: [IP_Flow 19-234] Refreshing IP repositories
[2025-06-26 21:57:20,805] INFO: [IP_Flow 19-1704] No user IP repositories specified
[2025-06-26 21:57:20,805] INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
[2025-06-26 21:57:20,805] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-26 21:57:20,805] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
[2025-06-26 21:57:20,805] report_drc completed successfully
[2025-06-26 21:57:20,805] Command: place_design
[2025-06-26 21:57:20,805] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-26 21:57:20,805] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-26 21:57:20,805] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-26 21:57:20,805] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-06-26 21:57:20,805] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-06-26 21:57:20,805] Running DRC as a precondition to command place_design
[2025-06-26 21:57:20,805] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-26 21:57:20,805] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-06-26 21:57:20,805] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Starting Placer Task
[2025-06-26 21:57:20,805] INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Phase 1 Placer Initialization
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Phase 1.1 Placer Initialization Netlist Sorting
[2025-06-26 21:57:20,805] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5611.891 ; gain = 0.000 ; free physical = 10861 ; free virtual = 27990
[2025-06-26 21:57:20,805] Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 43335034
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5611.891 ; gain = 0.000 ; free physical = 10861 ; free virtual = 27990
[2025-06-26 21:57:20,805] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5611.891 ; gain = 0.000 ; free physical = 10861 ; free virtual = 27990
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[2025-06-26 21:57:20,805] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b4627c7c
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 5840.430 ; gain = 228.539 ; free physical = 10040 ; free virtual = 27291
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Phase 1.3 Build Placer Netlist Model
[2025-06-26 21:57:20,805] Phase 1.3 Build Placer Netlist Model | Checksum: 1324c2ee8
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6136.891 ; gain = 525.000 ; free physical = 9992 ; free virtual = 27215
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Phase 1.4 Constrain Clocks/Macros
[2025-06-26 21:57:20,805] Phase 1.4 Constrain Clocks/Macros | Checksum: 1324c2ee8
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 6136.891 ; gain = 525.000 ; free physical = 10000 ; free virtual = 27223
[2025-06-26 21:57:20,805] Phase 1 Placer Initialization | Checksum: 1324c2ee8
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 6136.891 ; gain = 525.000 ; free physical = 9983 ; free virtual = 27216
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Phase 2 Global Placement
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Phase 2.1 Floorplanning
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Phase 2.1.1 Partition Driven Placement
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Phase 2.1.1.1 PBP: Partition Driven Placement
[2025-06-26 21:57:20,805] Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 189a78880
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 6224.934 ; gain = 613.043 ; free physical = 10029 ; free virtual = 27252
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Phase 2.1.1.2 PBP: Clock Region Placement
[2025-06-26 21:57:20,805] Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 189a78880
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 6224.934 ; gain = 613.043 ; free physical = 10020 ; free virtual = 27255
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Phase 2.1.1.3 PBP: Compute Congestion
[2025-06-26 21:57:20,805] Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 189a78880
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Time (s): cpu = 00:00:51 ; elapsed = 00:00:31 . Memory (MB): peak = 6508.715 ; gain = 896.824 ; free physical = 9744 ; free virtual = 27012
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Phase 2.1.1.4 PBP: UpdateTiming
[2025-06-26 21:57:20,805] Phase 2.1.1.4 PBP: UpdateTiming | Checksum: ed64a174
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 6538.730 ; gain = 926.840 ; free physical = 9687 ; free virtual = 26994
[2025-06-26 21:57:20,805] 
[2025-06-26 21:57:20,805] Phase 2.1.1.5 PBP: Add part constraints
[2025-06-26 21:57:20,805] Phase 2.1.1.5 PBP: Add part constraints | Checksum: ed64a174
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 6538.730 ; gain = 926.840 ; free physical = 9687 ; free virtual = 26994
[2025-06-26 21:57:20,806] Phase 2.1.1 Partition Driven Placement | Checksum: ed64a174
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 6538.730 ; gain = 926.840 ; free physical = 9687 ; free virtual = 26994
[2025-06-26 21:57:20,806] Phase 2.1 Floorplanning | Checksum: 18f6ddb21
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 6538.730 ; gain = 926.840 ; free physical = 9687 ; free virtual = 26995
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 2.2 Physical Synthesis After Floorplan
[2025-06-26 21:57:20,806] INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
[2025-06-26 21:57:20,806] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6538.730 ; gain = 0.000 ; free physical = 9684 ; free virtual = 27000
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Summary of Physical Synthesis Optimizations
[2025-06-26 21:57:20,806] ============================================
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] -----------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-26 21:57:20,806] |  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-06-26 21:57:20,806] -----------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-26 21:57:20,806] |  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-26 21:57:20,806] |  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-26 21:57:20,806] -----------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 2.2 Physical Synthesis After Floorplan | Checksum: 18f6ddb21
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 6538.730 ; gain = 926.840 ; free physical = 9679 ; free virtual = 27001
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 2.3 Update Timing before SLR Path Opt
[2025-06-26 21:57:20,806] Phase 2.3 Update Timing before SLR Path Opt | Checksum: 18f6ddb21
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 6538.730 ; gain = 926.840 ; free physical = 9678 ; free virtual = 27001
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 2.4 Post-Processing in Floorplanning
[2025-06-26 21:57:20,806] Phase 2.4 Post-Processing in Floorplanning | Checksum: 18f6ddb21
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Time (s): cpu = 00:00:53 ; elapsed = 00:00:32 . Memory (MB): peak = 6538.730 ; gain = 926.840 ; free physical = 9679 ; free virtual = 27002
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 2.5 Global Placement Core
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[2025-06-26 21:57:20,806] Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1ba4d3a73
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Time (s): cpu = 00:01:42 ; elapsed = 00:00:52 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9702 ; free virtual = 26978
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 2.5.2 Physical Synthesis In Placer
[2025-06-26 21:57:20,806] INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2278 LUT instances to create LUTNM shape
[2025-06-26 21:57:20,806] INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
[2025-06-26 21:57:20,806] INFO: [Physopt 32-1138] End 1 Pass. Optimized 1058 nets or LUTs. Breaked 0 LUT, combined 1058 existing LUTs and moved 0 existing LUT
[2025-06-26 21:57:20,806] INFO: [Physopt 32-1030] Pass 1. Identified 25 candidate driver sets for equivalent driver rewiring.
[2025-06-26 21:57:20,806] INFO: [Physopt 32-661] Optimized 11 nets.  Re-placed 86 instances.
[2025-06-26 21:57:20,806] INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 86 existing cells
[2025-06-26 21:57:20,806] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6949.457 ; gain = 0.000 ; free physical = 9701 ; free virtual = 26997
[2025-06-26 21:57:20,806] INFO: [Physopt 32-65] No nets found for high-fanout optimization.
[2025-06-26 21:57:20,806] INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
[2025-06-26 21:57:20,806] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-06-26 21:57:20,806] INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
[2025-06-26 21:57:20,806] INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
[2025-06-26 21:57:20,806] INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
[2025-06-26 21:57:20,806] INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
[2025-06-26 21:57:20,806] INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
[2025-06-26 21:57:20,806] INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
[2025-06-26 21:57:20,806] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2025-06-26 21:57:20,806] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 6949.457 ; gain = 0.000 ; free physical = 9701 ; free virtual = 27012
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Summary of Physical Synthesis Optimizations
[2025-06-26 21:57:20,806] ============================================
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-26 21:57:20,806] |  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2025-06-26 21:57:20,806] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-26 21:57:20,806] |  LUT Combining                                    |            0  |           1058  |                  1058  |           0  |           1  |  00:00:01  |
[2025-06-26 21:57:20,806] |  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-06-26 21:57:20,806] |  Equivalent Driver Rewiring                       |            0  |              0  |                    11  |           0  |           1  |  00:00:00  |
[2025-06-26 21:57:20,806] |  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-06-26 21:57:20,806] |  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-26 21:57:20,806] |  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-26 21:57:20,806] |  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-26 21:57:20,806] |  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-26 21:57:20,806] |  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2025-06-26 21:57:20,806] |  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2025-06-26 21:57:20,806] |  Total                                            |            0  |           1058  |                  1069  |           0  |           5  |  00:00:01  |
[2025-06-26 21:57:20,806] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 2.5.2 Physical Synthesis In Placer | Checksum: 25c183089
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Time (s): cpu = 00:01:47 ; elapsed = 00:00:56 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9731 ; free virtual = 27000
[2025-06-26 21:57:20,806] Phase 2.5 Global Placement Core | Checksum: 19ed30d24
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Time (s): cpu = 00:01:58 ; elapsed = 00:01:01 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9686 ; free virtual = 26957
[2025-06-26 21:57:20,806] Phase 2 Global Placement | Checksum: 19ed30d24
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Time (s): cpu = 00:01:58 ; elapsed = 00:01:01 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9676 ; free virtual = 26957
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 3 Detail Placement
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 3.1 Commit Multi Column Macros
[2025-06-26 21:57:20,806] Phase 3.1 Commit Multi Column Macros | Checksum: 17b18e1bd
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Time (s): cpu = 00:02:03 ; elapsed = 00:01:04 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9625 ; free virtual = 26923
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 3.2 Commit Most Macros & LUTRAMs
[2025-06-26 21:57:20,806] Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 238dba1f2
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Time (s): cpu = 00:02:06 ; elapsed = 00:01:05 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9684 ; free virtual = 26971
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 3.3 Small Shape DP
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 3.3.1 Small Shape Clustering
[2025-06-26 21:57:20,806] Phase 3.3.1 Small Shape Clustering | Checksum: 1feb67794
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Time (s): cpu = 00:02:08 ; elapsed = 00:01:06 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9585 ; free virtual = 26873
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 3.3.2 Flow Legalize Slice Clusters
[2025-06-26 21:57:20,806] Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 296ab7006
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Time (s): cpu = 00:02:08 ; elapsed = 00:01:07 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9568 ; free virtual = 26872
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 3.3.3 Slice Area Swap
[2025-06-26 21:57:20,806] 
[2025-06-26 21:57:20,806] Phase 3.3.3.1 Slice Area Swap Initial
[2025-06-26 21:57:20,806] Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 29390ab0d
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:02:09 ; elapsed = 00:01:08 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9559 ; free virtual = 26849
[2025-06-26 21:57:20,807] Phase 3.3.3 Slice Area Swap | Checksum: 28116203f
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:02:10 ; elapsed = 00:01:08 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9560 ; free virtual = 26834
[2025-06-26 21:57:20,807] Phase 3.3 Small Shape DP | Checksum: 1cd2901cc
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:02:14 ; elapsed = 00:01:09 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9578 ; free virtual = 26870
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Phase 3.4 Re-assign LUT pins
[2025-06-26 21:57:20,807] Phase 3.4 Re-assign LUT pins | Checksum: 25bd81ed1
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:02:15 ; elapsed = 00:01:10 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9596 ; free virtual = 26876
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Phase 3.5 Pipeline Register Optimization
[2025-06-26 21:57:20,807] Phase 3.5 Pipeline Register Optimization | Checksum: 205933e60
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:02:15 ; elapsed = 00:01:11 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9581 ; free virtual = 26876
[2025-06-26 21:57:20,807] Phase 3 Detail Placement | Checksum: 205933e60
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:02:15 ; elapsed = 00:01:11 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9565 ; free virtual = 26871
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Phase 4 Post Placement Optimization and Clean-Up
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Phase 4.1 Post Commit Optimization
[2025-06-26 21:57:20,807] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Phase 4.1.1 Post Placement Optimization
[2025-06-26 21:57:20,807] Post Placement Optimization Initialization | Checksum: 1d40646da
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Phase 4.1.1.1 BUFG Insertion
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Starting Physical Synthesis Task
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Phase 1 Physical Synthesis Initialization
[2025-06-26 21:57:20,807] INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
[2025-06-26 21:57:20,807] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.168 | TNS=0.000 |
[2025-06-26 21:57:20,807] Phase 1 Physical Synthesis Initialization | Checksum: 1c89d06dd
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.59 . Memory (MB): peak = 6949.457 ; gain = 0.000 ; free physical = 9532 ; free virtual = 26816
[2025-06-26 21:57:20,807] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_in1_V_U/E[0], inserted BUFG to drive 1197 loads.
[2025-06-26 21:57:20,807] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_in1_V_U/B_V_data_1_payload_A[1199]_i_1_n_3, inserted BUFG to drive 1189 loads.
[2025-06-26 21:57:20,807] INFO: [Place 46-35] Processed net finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_in1_V_U/B_V_data_1_load_B, inserted BUFG to drive 1189 loads.
[2025-06-26 21:57:20,807] INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 3, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
[2025-06-26 21:57:20,807] Ending Physical Synthesis Task | Checksum: 1a0d30c5c
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 6949.457 ; gain = 0.000 ; free physical = 9569 ; free virtual = 26845
[2025-06-26 21:57:20,807] Phase 4.1.1.1 BUFG Insertion | Checksum: 205d8c491
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:02:55 ; elapsed = 00:01:22 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9559 ; free virtual = 26848
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Phase 4.1.1.2 BUFG Replication
[2025-06-26 21:57:20,807] INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
[2025-06-26 21:57:20,807] Phase 4.1.1.2 BUFG Replication | Checksum: 205d8c491
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:02:55 ; elapsed = 00:01:23 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9531 ; free virtual = 26840
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Phase 4.1.1.3 Post Placement Timing Optimization
[2025-06-26 21:57:20,807] INFO: [Place 30-746] Post Placement Timing Summary WNS=3.168. For the most accurate timing information please run report_timing.
[2025-06-26 21:57:20,807] Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 20612746a
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:02:55 ; elapsed = 00:01:23 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9523 ; free virtual = 26844
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Phase 4.1.1.4 Replication
[2025-06-26 21:57:20,807] INFO: [Place 46-19] Post Replication Timing Summary WNS=3.168. For the most accurate timing information please run report_timing.
[2025-06-26 21:57:20,807] Phase 4.1.1.4 Replication | Checksum: 20612746a
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:02:56 ; elapsed = 00:01:23 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9495 ; free virtual = 26784
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:02:56 ; elapsed = 00:01:23 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9490 ; free virtual = 26782
[2025-06-26 21:57:20,807] Phase 4.1 Post Commit Optimization | Checksum: 20612746a
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:02:56 ; elapsed = 00:01:24 . Memory (MB): peak = 6949.457 ; gain = 1337.566 ; free physical = 9472 ; free virtual = 26776
[2025-06-26 21:57:20,807] Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9516 ; free virtual = 26793
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Phase 4.2 Post Placement Cleanup
[2025-06-26 21:57:20,807] Phase 4.2 Post Placement Cleanup | Checksum: 28376ff47
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:03:11 ; elapsed = 00:01:37 . Memory (MB): peak = 7164.473 ; gain = 1552.582 ; free physical = 9496 ; free virtual = 26789
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Phase 4.3 Placer Reporting
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Phase 4.3.1 Print Estimated Congestion
[2025-06-26 21:57:20,807] INFO: [Place 30-612] Post-Placement Estimated Congestion
[2025-06-26 21:57:20,807]  ________________________________________________________________________
[2025-06-26 21:57:20,807] |           | Global Congestion | Long Congestion   | Short Congestion  |
[2025-06-26 21:57:20,807] | Direction | Region Size       | Region Size       | Region Size       |
[2025-06-26 21:57:20,807] |___________|___________________|___________________|___________________|
[2025-06-26 21:57:20,807] |      North|                1x1|                1x1|                1x1|
[2025-06-26 21:57:20,807] |___________|___________________|___________________|___________________|
[2025-06-26 21:57:20,807] |      South|                1x1|                1x1|                1x1|
[2025-06-26 21:57:20,807] |___________|___________________|___________________|___________________|
[2025-06-26 21:57:20,807] |       East|                1x1|                1x1|                1x1|
[2025-06-26 21:57:20,807] |___________|___________________|___________________|___________________|
[2025-06-26 21:57:20,807] |       West|                1x1|                1x1|                1x1|
[2025-06-26 21:57:20,807] |___________|___________________|___________________|___________________|
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Phase 4.3.1 Print Estimated Congestion | Checksum: 28376ff47
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:03:11 ; elapsed = 00:01:37 . Memory (MB): peak = 7164.473 ; gain = 1552.582 ; free physical = 9487 ; free virtual = 26797
[2025-06-26 21:57:20,807] Phase 4.3 Placer Reporting | Checksum: 28376ff47
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:03:12 ; elapsed = 00:01:37 . Memory (MB): peak = 7164.473 ; gain = 1552.582 ; free physical = 9490 ; free virtual = 26811
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Phase 4.4 Final Placement Cleanup
[2025-06-26 21:57:20,807] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9497 ; free virtual = 26821
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:03:12 ; elapsed = 00:01:37 . Memory (MB): peak = 7164.473 ; gain = 1552.582 ; free physical = 9497 ; free virtual = 26821
[2025-06-26 21:57:20,807] Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2721b2934
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:03:12 ; elapsed = 00:01:37 . Memory (MB): peak = 7164.473 ; gain = 1552.582 ; free physical = 9528 ; free virtual = 26810
[2025-06-26 21:57:20,807] Ending Placer Task | Checksum: 1cc77b19d
[2025-06-26 21:57:20,807] 
[2025-06-26 21:57:20,807] Time (s): cpu = 00:03:12 ; elapsed = 00:01:38 . Memory (MB): peak = 7164.473 ; gain = 1552.582 ; free physical = 9549 ; free virtual = 26842
[2025-06-26 21:57:20,807] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-26 21:57:20,807] 139 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-26 21:57:20,807] place_design completed successfully
[2025-06-26 21:57:20,807] place_design: Time (s): cpu = 00:03:15 ; elapsed = 00:01:38 . Memory (MB): peak = 7164.473 ; gain = 1552.582 ; free physical = 9975 ; free virtual = 27274
[2025-06-26 21:57:20,807] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-26 21:57:20,807] Writing XDEF routing.
[2025-06-26 21:57:20,807] Writing XDEF routing logical nets.
[2025-06-26 21:57:20,807] Writing XDEF routing special nets.
[2025-06-26 21:57:20,807] Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9830 ; free virtual = 27256
[2025-06-26 21:57:20,807] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
[2025-06-26 21:57:20,807] write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9991 ; free virtual = 27344
[2025-06-26 21:57:20,807] INFO: [runtcl-4] Executing : report_io -file finn_design_wrapper_io_placed.rpt
[2025-06-26 21:57:20,808] report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.38 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9954 ; free virtual = 27272
[2025-06-26 21:57:20,808] INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
[2025-06-26 21:57:20,808] INFO: [runtcl-4] Executing : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
[2025-06-26 21:57:20,808] report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.19 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9949 ; free virtual = 27273
[2025-06-26 21:57:20,808] Command: phys_opt_design
[2025-06-26 21:57:20,808] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-26 21:57:20,808] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Starting Initial Update Timing Task
[2025-06-26 21:57:20,808] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-06-26 21:57:20,808] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9910 ; free virtual = 27253
[2025-06-26 21:57:20,808] INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
[2025-06-26 21:57:20,808] INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
[2025-06-26 21:57:20,808] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-26 21:57:20,808] 148 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-26 21:57:20,808] phys_opt_design completed successfully
[2025-06-26 21:57:20,808] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-26 21:57:20,808] Writing XDEF routing.
[2025-06-26 21:57:20,808] Writing XDEF routing logical nets.
[2025-06-26 21:57:20,808] Writing XDEF routing special nets.
[2025-06-26 21:57:20,808] Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9760 ; free virtual = 27225
[2025-06-26 21:57:20,808] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_physopt.dcp' has been generated.
[2025-06-26 21:57:20,808] write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9789 ; free virtual = 27163
[2025-06-26 21:57:20,808] Command: route_design
[2025-06-26 21:57:20,808] Attempting to get a license for feature 'Implementation' and/or device 'xcu50'
[2025-06-26 21:57:20,808] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu50'
[2025-06-26 21:57:20,808] Running DRC as a precondition to command route_design
[2025-06-26 21:57:20,808] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-26 21:57:20,808] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2025-06-26 21:57:20,808] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Starting Routing Task
[2025-06-26 21:57:20,808] INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Phase 1 Build RT Design
[2025-06-26 21:57:20,808] Checksum: PlaceDB: 6473fb66 ConstDB: 0 ShapeSum: ea9f2b5a RouteDB: 7d648add
[2025-06-26 21:57:20,808] Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9402 ; free virtual = 26748
[2025-06-26 21:57:20,808] WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
[2025-06-26 21:57:20,808] WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-26 21:57:20,808] WARNING: [Route 35-198] Port "m_axis_0_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axis_0_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-26 21:57:20,808] WARNING: [Route 35-198] Port "s_axis_0_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-26 21:57:20,808] WARNING: [Route 35-198] Port "s_axis_0_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-26 21:57:20,808] WARNING: [Route 35-198] Port "s_axis_0_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-26 21:57:20,808] WARNING: [Route 35-198] Port "s_axis_0_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-26 21:57:20,808] WARNING: [Route 35-198] Port "s_axis_0_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-26 21:57:20,808] WARNING: [Route 35-198] Port "s_axis_0_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-26 21:57:20,808] WARNING: [Route 35-198] Port "s_axis_0_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-26 21:57:20,808] WARNING: [Route 35-198] Port "s_axis_0_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-26 21:57:20,808] WARNING: [Route 35-198] Port "s_axis_0_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2025-06-26 21:57:20,808] Post Restoration Checksum: NetGraph: a3ae36d7 NumContArr: ec7edb81 Constraints: 6f19add5 Timing: 0
[2025-06-26 21:57:20,808] Phase 1 Build RT Design | Checksum: 1ff46c02d
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9342 ; free virtual = 26690
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Phase 2 Router Initialization
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Phase 2.1 Fix Topology Constraints
[2025-06-26 21:57:20,808] Phase 2.1 Fix Topology Constraints | Checksum: 1ff46c02d
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9239 ; free virtual = 26600
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Phase 2.2 Pre Route Cleanup
[2025-06-26 21:57:20,808] Phase 2.2 Pre Route Cleanup | Checksum: 1ff46c02d
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9236 ; free virtual = 26604
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Phase 2.3 Global Clock Net Routing
[2025-06-26 21:57:20,808]  Number of Nodes with overlaps = 0
[2025-06-26 21:57:20,808] Phase 2.3 Global Clock Net Routing | Checksum: 8c7fc584
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9015 ; free virtual = 26365
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Phase 2.4 Update Timing
[2025-06-26 21:57:20,808] Phase 2.4 Update Timing | Checksum: 20ee107f3
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9030 ; free virtual = 26436
[2025-06-26 21:57:20,808] INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.257  | TNS=0.000  | WHS=-0.018 | THS=-0.036 |
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Router Utilization Summary
[2025-06-26 21:57:20,808]   Global Vertical Routing Utilization    = 3.32176e-06 %
[2025-06-26 21:57:20,808]   Global Horizontal Routing Utilization  = 0 %
[2025-06-26 21:57:20,808]   Routable Net Status*
[2025-06-26 21:57:20,808]   *Does not include unroutable nets such as driverless and loadless.
[2025-06-26 21:57:20,808]   Run report_route_status for detailed report.
[2025-06-26 21:57:20,808]   Number of Failed Nets               = 35964
[2025-06-26 21:57:20,808]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-06-26 21:57:20,808]   Number of Unrouted Nets             = 33706
[2025-06-26 21:57:20,808]   Number of Partially Routed Nets     = 2258
[2025-06-26 21:57:20,808]   Number of Node Overlaps             = 2
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Phase 2 Router Initialization | Checksum: 1ec359966
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Time (s): cpu = 00:00:55 ; elapsed = 00:00:22 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9053 ; free virtual = 26430
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Phase 3 Initial Routing
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Phase 3.1 Global Routing
[2025-06-26 21:57:20,808] Phase 3.1 Global Routing | Checksum: 1ec359966
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Time (s): cpu = 00:00:56 ; elapsed = 00:00:22 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9051 ; free virtual = 26434
[2025-06-26 21:57:20,808] Phase 3 Initial Routing | Checksum: 2a147a941
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Time (s): cpu = 00:01:06 ; elapsed = 00:00:26 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 8975 ; free virtual = 26337
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Phase 4 Rip-up And Reroute
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Phase 4.1 Global Iteration 0
[2025-06-26 21:57:20,808]  Number of Nodes with overlaps = 2529
[2025-06-26 21:57:20,808]  Number of Nodes with overlaps = 162
[2025-06-26 21:57:20,808]  Number of Nodes with overlaps = 7
[2025-06-26 21:57:20,808]  Number of Nodes with overlaps = 3
[2025-06-26 21:57:20,808]  Number of Nodes with overlaps = 1
[2025-06-26 21:57:20,808]  Number of Nodes with overlaps = 0
[2025-06-26 21:57:20,808] INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.538  | TNS=0.000  | WHS=0.019  | THS=0.000  |
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Phase 4.1 Global Iteration 0 | Checksum: 1c73d6182
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Time (s): cpu = 00:01:38 ; elapsed = 00:00:39 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9330 ; free virtual = 26727
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,808] Phase 4.2 Additional Iteration for Hold
[2025-06-26 21:57:20,808] Phase 4.2 Additional Iteration for Hold | Checksum: 253147dac
[2025-06-26 21:57:20,808] 
[2025-06-26 21:57:20,809] Time (s): cpu = 00:01:38 ; elapsed = 00:00:39 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9361 ; free virtual = 26710
[2025-06-26 21:57:20,809] Phase 4 Rip-up And Reroute | Checksum: 253147dac
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Time (s): cpu = 00:01:38 ; elapsed = 00:00:39 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9352 ; free virtual = 26707
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Phase 5 Delay and Skew Optimization
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Phase 5.1 Delay CleanUp
[2025-06-26 21:57:20,809] Phase 5.1 Delay CleanUp | Checksum: 253147dac
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Time (s): cpu = 00:01:38 ; elapsed = 00:00:40 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9343 ; free virtual = 26704
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Phase 5.2 Clock Skew Optimization
[2025-06-26 21:57:20,809] Phase 5.2 Clock Skew Optimization | Checksum: 253147dac
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Time (s): cpu = 00:01:39 ; elapsed = 00:00:40 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9334 ; free virtual = 26701
[2025-06-26 21:57:20,809] Phase 5 Delay and Skew Optimization | Checksum: 253147dac
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Time (s): cpu = 00:01:39 ; elapsed = 00:00:40 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9325 ; free virtual = 26698
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Phase 6 Post Hold Fix
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Phase 6.1 Hold Fix Iter
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Phase 6.1.1 Update Timing
[2025-06-26 21:57:20,809] Phase 6.1.1 Update Timing | Checksum: 1d483c711
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Time (s): cpu = 00:01:46 ; elapsed = 00:00:42 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9336 ; free virtual = 26709
[2025-06-26 21:57:20,809] INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.538  | TNS=0.000  | WHS=0.019  | THS=0.000  |
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Phase 6.1 Hold Fix Iter | Checksum: 1d483c711
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Time (s): cpu = 00:01:46 ; elapsed = 00:00:42 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9316 ; free virtual = 26701
[2025-06-26 21:57:20,809] Phase 6 Post Hold Fix | Checksum: 1d483c711
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Time (s): cpu = 00:01:47 ; elapsed = 00:00:42 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9306 ; free virtual = 26698
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Phase 7 Leaf Clock Prog Delay Opt
[2025-06-26 21:57:20,809] Phase 7 Leaf Clock Prog Delay Opt | Checksum: 235a93990
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Time (s): cpu = 00:01:54 ; elapsed = 00:00:44 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9262 ; free virtual = 26659
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Phase 8 Route finalize
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Router Utilization Summary
[2025-06-26 21:57:20,809]   Global Vertical Routing Utilization    = 0.414273 %
[2025-06-26 21:57:20,809]   Global Horizontal Routing Utilization  = 0.542775 %
[2025-06-26 21:57:20,809]   Routable Net Status*
[2025-06-26 21:57:20,809]   *Does not include unroutable nets such as driverless and loadless.
[2025-06-26 21:57:20,809]   Run report_route_status for detailed report.
[2025-06-26 21:57:20,809]   Number of Failed Nets               = 0
[2025-06-26 21:57:20,809]     (Failed Nets is the sum of unrouted and partially routed nets)
[2025-06-26 21:57:20,809]   Number of Unrouted Nets             = 0
[2025-06-26 21:57:20,809]   Number of Partially Routed Nets     = 0
[2025-06-26 21:57:20,809]   Number of Node Overlaps             = 0
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Phase 8 Route finalize | Checksum: 275744850
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Time (s): cpu = 00:01:55 ; elapsed = 00:00:45 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9315 ; free virtual = 26676
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Phase 9 Verifying routed nets
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809]  Verification completed successfully
[2025-06-26 21:57:20,809] Phase 9 Verifying routed nets | Checksum: 275744850
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Time (s): cpu = 00:01:56 ; elapsed = 00:00:45 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9306 ; free virtual = 26679
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Phase 10 Depositing Routes
[2025-06-26 21:57:20,809] Phase 10 Depositing Routes | Checksum: 275744850
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Time (s): cpu = 00:01:57 ; elapsed = 00:00:46 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9323 ; free virtual = 26696
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Phase 11 Resolve XTalk
[2025-06-26 21:57:20,809] Phase 11 Resolve XTalk | Checksum: 275744850
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Time (s): cpu = 00:01:57 ; elapsed = 00:00:46 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9309 ; free virtual = 26695
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Phase 12 Post Router Timing
[2025-06-26 21:57:20,809] INFO: [Route 35-57] Estimated Timing Summary | WNS=2.538  | TNS=0.000  | WHS=0.019  | THS=0.000  |
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
[2025-06-26 21:57:20,809] Phase 12 Post Router Timing | Checksum: 275744850
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Time (s): cpu = 00:02:01 ; elapsed = 00:00:47 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9303 ; free virtual = 26678
[2025-06-26 21:57:20,809] INFO: [Route 35-16] Router Completed Successfully
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Time (s): cpu = 00:02:01 ; elapsed = 00:00:47 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9487 ; free virtual = 26872
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Routing Is Done.
[2025-06-26 21:57:20,809] INFO: [Common 17-83] Releasing license: Implementation
[2025-06-26 21:57:20,809] 162 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-26 21:57:20,809] route_design completed successfully
[2025-06-26 21:57:20,809] route_design: Time (s): cpu = 00:02:06 ; elapsed = 00:00:48 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9480 ; free virtual = 26871
[2025-06-26 21:57:20,809] INFO: [Timing 38-480] Writing timing data to binary archive.
[2025-06-26 21:57:20,809] Writing XDEF routing.
[2025-06-26 21:57:20,809] Writing XDEF routing logical nets.
[2025-06-26 21:57:20,809] Writing XDEF routing special nets.
[2025-06-26 21:57:20,809] Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9289 ; free virtual = 26774
[2025-06-26 21:57:20,809] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
[2025-06-26 21:57:20,809] write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 7164.473 ; gain = 0.000 ; free physical = 9283 ; free virtual = 26720
[2025-06-26 21:57:20,809] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-06-26 21:57:20,809] Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2025-06-26 21:57:20,809] INFO: [IP_Flow 19-1839] IP Catalog is up to date.
[2025-06-26 21:57:20,809] INFO: [DRC 23-27] Running DRC with 8 threads
[2025-06-26 21:57:20,809] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
[2025-06-26 21:57:20,809] report_drc completed successfully
[2025-06-26 21:57:20,809] INFO: [runtcl-4] Executing : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-06-26 21:57:20,809] Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2025-06-26 21:57:20,809] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-26 21:57:20,809] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-06-26 21:57:20,809] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-06-26 21:57:20,809] INFO: [DRC 23-133] Running Methodology with 8 threads
[2025-06-26 21:57:20,809] INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /tmp/finn_dev_root/synth_out_of_context_26nd9zqc/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
[2025-06-26 21:57:20,809] report_methodology completed successfully
[2025-06-26 21:57:20,809] report_methodology: Time (s): cpu = 00:00:34 ; elapsed = 00:00:07 . Memory (MB): peak = 7172.473 ; gain = 0.000 ; free physical = 9332 ; free virtual = 26755
[2025-06-26 21:57:20,809] INFO: [runtcl-4] Executing : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-06-26 21:57:20,809] Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2025-06-26 21:57:20,809] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2025-06-26 21:57:20,809] Running Vector-less Activity Propagation...
[2025-06-26 21:57:20,809] 
[2025-06-26 21:57:20,809] Finished Running Vector-less Activity Propagation
[2025-06-26 21:57:20,809] 174 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-26 21:57:20,809] report_power completed successfully
[2025-06-26 21:57:20,809] report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 7196.484 ; gain = 24.012 ; free physical = 9178 ; free virtual = 26611
[2025-06-26 21:57:20,809] INFO: [runtcl-4] Executing : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
[2025-06-26 21:57:20,809] INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
[2025-06-26 21:57:20,809] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
[2025-06-26 21:57:20,810] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-06-26 21:57:20,810] INFO: [runtcl-4] Executing : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
[2025-06-26 21:57:20,810] INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
[2025-06-26 21:57:20,810] INFO: [runtcl-4] Executing : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
[2025-06-26 21:57:20,810] report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7196.484 ; gain = 0.000 ; free physical = 9155 ; free virtual = 26587
[2025-06-26 21:57:20,810] INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
[2025-06-26 21:57:20,810] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
[2025-06-26 21:57:20,810] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-06-26 21:57:20,810] INFO: [Common 17-206] Exiting Vivado at Thu Jun 26 21:55:39 2025...
[2025-06-26 21:57:20,810] [Thu Jun 26 21:55:44 2025] impl_1 finished
[2025-06-26 21:57:20,810] wait_on_runs: Time (s): cpu = 00:02:36 ; elapsed = 00:08:08 . Memory (MB): peak = 2030.965 ; gain = 0.000 ; free physical = 14400 ; free virtual = 31843
[2025-06-26 21:57:20,810] # open_run impl_1
[2025-06-26 21:57:20,810] INFO: [Device 21-403] Loading part xcu50-fsvh2104-2L-e
[2025-06-26 21:57:20,810] Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3350.035 ; gain = 0.000 ; free physical = 13156 ; free virtual = 30592
[2025-06-26 21:57:20,810] INFO: [Netlist 29-17] Analyzing 3347 Unisim elements for replacement
[2025-06-26 21:57:20,810] INFO: [Netlist 29-28] Unisim Transformation completed in 45 CPU seconds
[2025-06-26 21:57:20,810] INFO: [Project 1-479] Netlist was created with Vivado 2022.2
[2025-06-26 21:57:20,810] INFO: [Project 1-570] Preparing netlist for logic optimization
[2025-06-26 21:57:20,810] INFO: [Timing 38-478] Restoring timing data from binary archive.
[2025-06-26 21:57:20,810] INFO: [Timing 38-479] Binary timing data restore complete.
[2025-06-26 21:57:20,810] INFO: [Project 1-856] Restoring constraints from binary archive.
[2025-06-26 21:57:20,810] INFO: [Project 1-853] Binary constraint restore complete.
[2025-06-26 21:57:20,810] Reading XDEF placement.
[2025-06-26 21:57:20,810] Reading placer database...
[2025-06-26 21:57:20,810] Reading XDEF routing.
[2025-06-26 21:57:20,810] Read XDEF Files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4391.785 ; gain = 81.367 ; free physical = 12269 ; free virtual = 29714
[2025-06-26 21:57:20,810] Restored from archive | CPU: 5.070000 secs | Memory: 89.525604 MB |
[2025-06-26 21:57:20,810] Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4391.785 ; gain = 81.367 ; free physical = 12274 ; free virtual = 29723
[2025-06-26 21:57:20,810] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4649.645 ; gain = 0.000 ; free physical = 12044 ; free virtual = 29464
[2025-06-26 21:57:20,810] INFO: [Project 1-111] Unisim Transformation Summary:
[2025-06-26 21:57:20,810]   A total of 1826 instances were transformed.
[2025-06-26 21:57:20,810]   DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 510 instances
[2025-06-26 21:57:20,810]   DSP48E2 => DSP48E2 (inverted pins: OPMODE[5], OPMODE[2], OPMODE[0], RSTD, RSTM, RSTP) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance
[2025-06-26 21:57:20,810]   DSP48E2 => DSP48E2 (inverted pins: OPMODE[5], OPMODE[4]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance
[2025-06-26 21:57:20,810]   RAM16X1S => RAM32X1S (RAMS32): 1281 instances
[2025-06-26 21:57:20,810]   RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 4 instances
[2025-06-26 21:57:20,810]   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 12 instances
[2025-06-26 21:57:20,810]   RAM512X1S => RAM512X1S (MUXF7(x4), MUXF8(x2), MUXF9, RAMS64E1(x8)): 4 instances
[2025-06-26 21:57:20,810]   RAM64M8 => RAM64M8 (RAMD64E(x8)): 9 instances
[2025-06-26 21:57:20,810]   RAM64X1S => RAM64X1S (RAMS64E): 4 instances
[2025-06-26 21:57:20,810] 
[2025-06-26 21:57:20,810] open_run: Time (s): cpu = 00:01:11 ; elapsed = 00:01:10 . Memory (MB): peak = 4649.645 ; gain = 2618.680 ; free physical = 12044 ; free virtual = 29464
[2025-06-26 21:57:20,810] # report_utilization
[2025-06-26 21:57:20,810] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-26 21:57:20,810] ------------------------------------------------------------------------------------
[2025-06-26 21:57:20,810] | Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-06-26 21:57:20,810] | Date         : Thu Jun 26 21:56:55 2025
[2025-06-26 21:57:20,810] | Host         : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-06-26 21:57:20,810] | Command      : report_utilization
[2025-06-26 21:57:20,810] | Design       : finn_design_wrapper
[2025-06-26 21:57:20,810] | Device       : xcu50-fsvh2104-2L-e
[2025-06-26 21:57:20,810] | Speed File   : -2L
[2025-06-26 21:57:20,810] | Design State : Routed
[2025-06-26 21:57:20,810] ------------------------------------------------------------------------------------
[2025-06-26 21:57:20,810] 
[2025-06-26 21:57:20,810] Utilization Design Information
[2025-06-26 21:57:20,810] 
[2025-06-26 21:57:20,810] Table of Contents
[2025-06-26 21:57:20,810] -----------------
[2025-06-26 21:57:20,810] 1. CLB Logic
[2025-06-26 21:57:20,810] 1.1 Summary of Registers by Type
[2025-06-26 21:57:20,810] 2. CLB Logic Distribution
[2025-06-26 21:57:20,810] 3. BLOCKRAM
[2025-06-26 21:57:20,810] 4. ARITHMETIC
[2025-06-26 21:57:20,810] 5. I/O
[2025-06-26 21:57:20,810] 6. CLOCK
[2025-06-26 21:57:20,810] 7. ADVANCED
[2025-06-26 21:57:20,810] 8. CONFIGURATION
[2025-06-26 21:57:20,810] 9. Primitives
[2025-06-26 21:57:20,810] 10. Black Boxes
[2025-06-26 21:57:20,810] 11. Instantiated Netlists
[2025-06-26 21:57:20,810] 12. SLR Connectivity
[2025-06-26 21:57:20,810] 13. SLR Connectivity Matrix
[2025-06-26 21:57:20,810] 14. SLR CLB Logic and Dedicated Block Utilization
[2025-06-26 21:57:20,810] 15. SLR IO Utilization
[2025-06-26 21:57:20,810] 
[2025-06-26 21:57:20,810] 1. CLB Logic
[2025-06-26 21:57:20,810] ------------
[2025-06-26 21:57:20,810] 
[2025-06-26 21:57:20,810] +----------------------------+-------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,810] |          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
[2025-06-26 21:57:20,810] +----------------------------+-------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,810] | CLB LUTs                   | 12493 |     0 |          0 |    871680 |  1.43 |
[2025-06-26 21:57:20,810] |   LUT as Logic             |  9560 |     0 |          0 |    871680 |  1.10 |
[2025-06-26 21:57:20,810] |   LUT as Memory            |  2933 |     0 |          0 |    403200 |  0.73 |
[2025-06-26 21:57:20,810] |     LUT as Distributed RAM |   861 |     0 |            |           |       |
[2025-06-26 21:57:20,810] |     LUT as Shift Register  |  2072 |     0 |            |           |       |
[2025-06-26 21:57:20,810] | CLB Registers              | 15517 |     0 |          0 |   1743360 |  0.89 |
[2025-06-26 21:57:20,810] |   Register as Flip Flop    | 15517 |     0 |          0 |   1743360 |  0.89 |
[2025-06-26 21:57:20,810] |   Register as Latch        |     0 |     0 |          0 |   1743360 |  0.00 |
[2025-06-26 21:57:20,810] | CARRY8                     |   516 |     0 |          0 |    108960 |  0.47 |
[2025-06-26 21:57:20,810] | F7 Muxes                   |   829 |     0 |          0 |    435840 |  0.19 |
[2025-06-26 21:57:20,810] | F8 Muxes                   |   212 |     0 |          0 |    217920 |  0.10 |
[2025-06-26 21:57:20,810] | F9 Muxes                   |     4 |     0 |          0 |    108960 | <0.01 |
[2025-06-26 21:57:20,810] +----------------------------+-------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,810] * Warning! LUT value is adjusted to account for LUT combining.
[2025-06-26 21:57:20,810] 
[2025-06-26 21:57:20,810] 
[2025-06-26 21:57:20,810] 1.1 Summary of Registers by Type
[2025-06-26 21:57:20,810] --------------------------------
[2025-06-26 21:57:20,810] 
[2025-06-26 21:57:20,810] +-------+--------------+-------------+--------------+
[2025-06-26 21:57:20,810] | Total | Clock Enable | Synchronous | Asynchronous |
[2025-06-26 21:57:20,810] +-------+--------------+-------------+--------------+
[2025-06-26 21:57:20,810] | 0     |            _ |           - |            - |
[2025-06-26 21:57:20,810] | 0     |            _ |           - |          Set |
[2025-06-26 21:57:20,810] | 0     |            _ |           - |        Reset |
[2025-06-26 21:57:20,810] | 0     |            _ |         Set |            - |
[2025-06-26 21:57:20,810] | 0     |            _ |       Reset |            - |
[2025-06-26 21:57:20,810] | 0     |          Yes |           - |            - |
[2025-06-26 21:57:20,810] | 0     |          Yes |           - |          Set |
[2025-06-26 21:57:20,810] | 0     |          Yes |           - |        Reset |
[2025-06-26 21:57:20,810] | 182   |          Yes |         Set |            - |
[2025-06-26 21:57:20,810] | 15335 |          Yes |       Reset |            - |
[2025-06-26 21:57:20,810] +-------+--------------+-------------+--------------+
[2025-06-26 21:57:20,810] 
[2025-06-26 21:57:20,810] 
[2025-06-26 21:57:20,810] 2. CLB Logic Distribution
[2025-06-26 21:57:20,810] -------------------------
[2025-06-26 21:57:20,810] 
[2025-06-26 21:57:20,810] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,810] |                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
[2025-06-26 21:57:20,810] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,810] | CLB                                        |  3426 |     0 |          0 |    108960 |  3.14 |
[2025-06-26 21:57:20,810] |   CLBL                                     |  1530 |     0 |            |           |       |
[2025-06-26 21:57:20,811] |   CLBM                                     |  1896 |     0 |            |           |       |
[2025-06-26 21:57:20,811] | LUT as Logic                               |  9560 |     0 |          0 |    871680 |  1.10 |
[2025-06-26 21:57:20,811] |   using O5 output only                     |   164 |       |            |           |       |
[2025-06-26 21:57:20,811] |   using O6 output only                     |  7415 |       |            |           |       |
[2025-06-26 21:57:20,811] |   using O5 and O6                          |  1981 |       |            |           |       |
[2025-06-26 21:57:20,811] | LUT as Memory                              |  2933 |     0 |          0 |    403200 |  0.73 |
[2025-06-26 21:57:20,811] |   LUT as Distributed RAM                   |   861 |     0 |            |           |       |
[2025-06-26 21:57:20,811] |     using O5 output only                   |     0 |       |            |           |       |
[2025-06-26 21:57:20,811] |     using O6 output only                   |   125 |       |            |           |       |
[2025-06-26 21:57:20,811] |     using O5 and O6                        |   736 |       |            |           |       |
[2025-06-26 21:57:20,811] |   LUT as Shift Register                    |  2072 |     0 |            |           |       |
[2025-06-26 21:57:20,811] |     using O5 output only                   |     0 |       |            |           |       |
[2025-06-26 21:57:20,811] |     using O6 output only                   |  2064 |       |            |           |       |
[2025-06-26 21:57:20,811] |     using O5 and O6                        |     8 |       |            |           |       |
[2025-06-26 21:57:20,811] | CLB Registers                              | 15517 |     0 |          0 |   1743360 |  0.89 |
[2025-06-26 21:57:20,811] |   Register driven from within the CLB      |  4468 |       |            |           |       |
[2025-06-26 21:57:20,811] |   Register driven from outside the CLB     | 11049 |       |            |           |       |
[2025-06-26 21:57:20,811] |     LUT in front of the register is unused |  8522 |       |            |           |       |
[2025-06-26 21:57:20,811] |     LUT in front of the register is used   |  2527 |       |            |           |       |
[2025-06-26 21:57:20,811] | Unique Control Sets                        |   208 |       |          0 |    217920 |  0.10 |
[2025-06-26 21:57:20,811] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] * * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] 3. BLOCKRAM
[2025-06-26 21:57:20,811] -----------
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] +-------------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] |     Site Type     | Used | Fixed | Prohibited | Available | Util% |
[2025-06-26 21:57:20,811] +-------------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] | Block RAM Tile    | 23.5 |     0 |          0 |      1344 |  1.75 |
[2025-06-26 21:57:20,811] |   RAMB36/FIFO*    |    8 |     0 |          0 |      1344 |  0.60 |
[2025-06-26 21:57:20,811] |     RAMB36E2 only |    8 |       |            |           |       |
[2025-06-26 21:57:20,811] |   RAMB18          |   31 |     0 |          0 |      2688 |  1.15 |
[2025-06-26 21:57:20,811] |     RAMB18E2 only |   31 |       |            |           |       |
[2025-06-26 21:57:20,811] | URAM              |    0 |     0 |          0 |       640 |  0.00 |
[2025-06-26 21:57:20,811] +-------------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] 4. ARITHMETIC
[2025-06-26 21:57:20,811] -------------
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] +----------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] |    Site Type   | Used | Fixed | Prohibited | Available | Util% |
[2025-06-26 21:57:20,811] +----------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] | DSPs           |  512 |     0 |          0 |      5952 |  8.60 |
[2025-06-26 21:57:20,811] |   DSP48E2 only |  512 |       |            |           |       |
[2025-06-26 21:57:20,811] +----------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] 5. I/O
[2025-06-26 21:57:20,811] ------
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] +------------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] |     Site Type    | Used | Fixed | Prohibited | Available | Util% |
[2025-06-26 21:57:20,811] +------------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] | Bonded IOB       |    0 |     0 |          0 |       416 |  0.00 |
[2025-06-26 21:57:20,811] | HPIOB_M          |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-26 21:57:20,811] | HPIOB_S          |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-26 21:57:20,811] | HPIOB_SNGL       |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-26 21:57:20,811] | HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-26 21:57:20,811] | HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
[2025-06-26 21:57:20,811] | BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
[2025-06-26 21:57:20,811] | BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
[2025-06-26 21:57:20,811] | BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
[2025-06-26 21:57:20,811] | RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-26 21:57:20,811] +------------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] 6. CLOCK
[2025-06-26 21:57:20,811] --------
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] +----------------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] |       Site Type      | Used | Fixed | Prohibited | Available | Util% |
[2025-06-26 21:57:20,811] +----------------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] | GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       672 |  0.45 |
[2025-06-26 21:57:20,811] |   BUFGCE             |    3 |     0 |          0 |       192 |  1.56 |
[2025-06-26 21:57:20,811] |   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-26 21:57:20,811] |   BUFG_GT            |    0 |     0 |          0 |       384 |  0.00 |
[2025-06-26 21:57:20,811] |   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
[2025-06-26 21:57:20,811] | PLL                  |    0 |     0 |          0 |        16 |  0.00 |
[2025-06-26 21:57:20,811] | MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
[2025-06-26 21:57:20,811] +----------------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] * Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] 7. ADVANCED
[2025-06-26 21:57:20,811] -----------
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] +----------------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] |       Site Type      | Used | Fixed | Prohibited | Available | Util% |
[2025-06-26 21:57:20,811] +----------------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] | CMACE4               |    0 |     0 |          0 |         5 |  0.00 |
[2025-06-26 21:57:20,811] | GTYE4_CHANNEL        |    0 |     0 |          0 |        20 |  0.00 |
[2025-06-26 21:57:20,811] | GTYE4_COMMON         |    0 |     0 |          0 |         5 |  0.00 |
[2025-06-26 21:57:20,811] | HBM_REF_CLK          |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-26 21:57:20,811] | HBM_SNGLBLI_INTF_APB |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-26 21:57:20,811] | HBM_SNGLBLI_INTF_AXI |    0 |     0 |          0 |        32 |  0.00 |
[2025-06-26 21:57:20,811] | ILKNE4               |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-26 21:57:20,811] | OBUFDS_GTE4          |    0 |     0 |          0 |        10 |  0.00 |
[2025-06-26 21:57:20,811] | OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        10 |  0.00 |
[2025-06-26 21:57:20,811] | PCIE40E4             |    0 |     0 |          0 |         1 |  0.00 |
[2025-06-26 21:57:20,811] | PCIE4CE4             |    0 |     0 |          0 |         4 |  0.00 |
[2025-06-26 21:57:20,811] | SYSMONE4             |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-26 21:57:20,811] +----------------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] 8. CONFIGURATION
[2025-06-26 21:57:20,811] ----------------
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,811] +-------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] |  Site Type  | Used | Fixed | Prohibited | Available | Util% |
[2025-06-26 21:57:20,811] +-------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] | BSCANE2     |    0 |     0 |          0 |         8 |  0.00 |
[2025-06-26 21:57:20,811] | DNA_PORTE2  |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-26 21:57:20,811] | EFUSE_USR   |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-26 21:57:20,811] | FRAME_ECCE4 |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-26 21:57:20,811] | ICAPE3      |    0 |     0 |          0 |         4 |  0.00 |
[2025-06-26 21:57:20,811] | MASTER_JTAG |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-26 21:57:20,811] | STARTUPE3   |    0 |     0 |          0 |         2 |  0.00 |
[2025-06-26 21:57:20,811] +-------------+------+-------+------------+-----------+-------+
[2025-06-26 21:57:20,811] 
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] 9. Primitives
[2025-06-26 21:57:20,812] -------------
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] +----------+-------+---------------------+
[2025-06-26 21:57:20,812] | Ref Name |  Used | Functional Category |
[2025-06-26 21:57:20,812] +----------+-------+---------------------+
[2025-06-26 21:57:20,812] | FDRE     | 15335 |            Register |
[2025-06-26 21:57:20,812] | LUT3     |  3678 |                 CLB |
[2025-06-26 21:57:20,812] | LUT2     |  2795 |                 CLB |
[2025-06-26 21:57:20,812] | SRLC32E  |  2064 |                 CLB |
[2025-06-26 21:57:20,812] | LUT4     |  1749 |                 CLB |
[2025-06-26 21:57:20,812] | LUT6     |  1631 |                 CLB |
[2025-06-26 21:57:20,812] | LUT5     |  1470 |                 CLB |
[2025-06-26 21:57:20,812] | RAMS32   |  1305 |                 CLB |
[2025-06-26 21:57:20,812] | MUXF7    |   829 |                 CLB |
[2025-06-26 21:57:20,812] | CARRY8   |   516 |                 CLB |
[2025-06-26 21:57:20,812] | DSP48E2  |   512 |          Arithmetic |
[2025-06-26 21:57:20,812] | LUT1     |   218 |                 CLB |
[2025-06-26 21:57:20,812] | MUXF8    |   212 |                 CLB |
[2025-06-26 21:57:20,812] | FDSE     |   182 |            Register |
[2025-06-26 21:57:20,812] | RAMD32   |   168 |                 CLB |
[2025-06-26 21:57:20,812] | RAMD64E  |    72 |                 CLB |
[2025-06-26 21:57:20,812] | RAMS64E1 |    32 |                 CLB |
[2025-06-26 21:57:20,812] | RAMB18E2 |    31 |            BLOCKRAM |
[2025-06-26 21:57:20,812] | RAMS64E  |    20 |                 CLB |
[2025-06-26 21:57:20,812] | SRL16E   |    16 |                 CLB |
[2025-06-26 21:57:20,812] | RAMB36E2 |     8 |            BLOCKRAM |
[2025-06-26 21:57:20,812] | MUXF9    |     4 |                 CLB |
[2025-06-26 21:57:20,812] | BUFGCE   |     3 |               Clock |
[2025-06-26 21:57:20,812] +----------+-------+---------------------+
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] 10. Black Boxes
[2025-06-26 21:57:20,812] ---------------
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] +----------+------+
[2025-06-26 21:57:20,812] | Ref Name | Used |
[2025-06-26 21:57:20,812] +----------+------+
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] 11. Instantiated Netlists
[2025-06-26 21:57:20,812] -------------------------
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] +----------+------+
[2025-06-26 21:57:20,812] | Ref Name | Used |
[2025-06-26 21:57:20,812] +----------+------+
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] 12. SLR Connectivity
[2025-06-26 21:57:20,812] --------------------
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] +----------------------------------+------+-------+-----------+-------+
[2025-06-26 21:57:20,812] |                                  | Used | Fixed | Available | Util% |
[2025-06-26 21:57:20,812] +----------------------------------+------+-------+-----------+-------+
[2025-06-26 21:57:20,812] | SLR1 <-> SLR0                    |    0 |       |     23040 |  0.00 |
[2025-06-26 21:57:20,812] |   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
[2025-06-26 21:57:20,812] |     Using TX_REG only            |    0 |     0 |           |       |
[2025-06-26 21:57:20,812] |     Using RX_REG only            |    0 |     0 |           |       |
[2025-06-26 21:57:20,812] |     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
[2025-06-26 21:57:20,812] |   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
[2025-06-26 21:57:20,812] |     Using TX_REG only            |    0 |     0 |           |       |
[2025-06-26 21:57:20,812] |     Using RX_REG only            |    0 |     0 |           |       |
[2025-06-26 21:57:20,812] |     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
[2025-06-26 21:57:20,812] +----------------------------------+------+-------+-----------+-------+
[2025-06-26 21:57:20,812] | Total SLLs Used                  |    0 |       |           |       |
[2025-06-26 21:57:20,812] +----------------------------------+------+-------+-----------+-------+
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] 13. SLR Connectivity Matrix
[2025-06-26 21:57:20,812] ---------------------------
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] +-----------+------+------+
[2025-06-26 21:57:20,812] | FROM \ TO | SLR1 | SLR0 |
[2025-06-26 21:57:20,812] +-----------+------+------+
[2025-06-26 21:57:20,812] | SLR1      |    0 |    0 |
[2025-06-26 21:57:20,812] | SLR0      |    0 |    0 |
[2025-06-26 21:57:20,812] +-----------+------+------+
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] 14. SLR CLB Logic and Dedicated Block Utilization
[2025-06-26 21:57:20,812] -------------------------------------------------
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] +----------------------------+------+-------+--------+--------+
[2025-06-26 21:57:20,812] |          Site Type         | SLR0 |  SLR1 | SLR0 % | SLR1 % |
[2025-06-26 21:57:20,812] +----------------------------+------+-------+--------+--------+
[2025-06-26 21:57:20,812] | CLB                        |    0 |  3426 |   0.00 |   6.34 |
[2025-06-26 21:57:20,812] |   CLBL                     |    0 |  1530 |   0.00 |   5.23 |
[2025-06-26 21:57:20,812] |   CLBM                     |    0 |  1896 |   0.00 |   7.67 |
[2025-06-26 21:57:20,812] | CLB LUTs                   |    0 | 12493 |   0.00 |   2.89 |
[2025-06-26 21:57:20,812] |   LUT as Logic             |    0 |  9560 |   0.00 |   2.21 |
[2025-06-26 21:57:20,812] |   LUT as Memory            |    0 |  2933 |   0.00 |   1.48 |
[2025-06-26 21:57:20,812] |     LUT as Distributed RAM |    0 |   861 |   0.00 |   0.44 |
[2025-06-26 21:57:20,812] |     LUT as Shift Register  |    0 |  2072 |   0.00 |   1.05 |
[2025-06-26 21:57:20,812] | CLB Registers              |    0 | 15517 |   0.00 |   1.80 |
[2025-06-26 21:57:20,812] | CARRY8                     |    0 |   516 |   0.00 |   0.96 |
[2025-06-26 21:57:20,812] | F7 Muxes                   |    0 |   829 |   0.00 |   0.38 |
[2025-06-26 21:57:20,812] | F8 Muxes                   |    0 |   212 |   0.00 |   0.20 |
[2025-06-26 21:57:20,812] | F9 Muxes                   |    0 |     4 |   0.00 |  <0.01 |
[2025-06-26 21:57:20,812] | Block RAM Tile             |    0 |  23.5 |   0.00 |   3.50 |
[2025-06-26 21:57:20,812] |   RAMB36/FIFO              |    0 |     8 |   0.00 |   1.19 |
[2025-06-26 21:57:20,812] |   RAMB18                   |    0 |    31 |   0.00 |   2.31 |
[2025-06-26 21:57:20,812] | URAM                       |    0 |     0 |   0.00 |   0.00 |
[2025-06-26 21:57:20,812] | DSPs                       |    0 |   512 |   0.00 |  16.67 |
[2025-06-26 21:57:20,812] | Unique Control Sets        |    0 |   208 |   0.00 |   0.19 |
[2025-06-26 21:57:20,812] +----------------------------+------+-------+--------+--------+
[2025-06-26 21:57:20,812] * Note: Available Control Sets based on CLB Registers / 8
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] 15. SLR IO Utilization
[2025-06-26 21:57:20,812] ----------------------
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-26 21:57:20,812] | SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
[2025-06-26 21:57:20,812] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-26 21:57:20,812] | SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
[2025-06-26 21:57:20,812] | SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
[2025-06-26 21:57:20,812] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-26 21:57:20,812] | Total     |         0 |         |          0 |          |          0 |          |   0 |
[2025-06-26 21:57:20,812] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,812] 
[2025-06-26 21:57:20,813] # report_timing
[2025-06-26 21:57:20,813] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
[2025-06-26 21:57:20,813] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2025-06-26 21:57:20,813] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2025-06-26 21:57:20,813] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2025-06-26 21:57:20,813] INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
[2025-06-26 21:57:20,813] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-26 21:57:20,813] -----------------------------------------------------------------------------------------
[2025-06-26 21:57:20,813] | Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-06-26 21:57:20,813] | Date              : Thu Jun 26 21:56:59 2025
[2025-06-26 21:57:20,813] | Host              : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-06-26 21:57:20,813] | Command           : report_timing
[2025-06-26 21:57:20,813] | Design            : finn_design_wrapper
[2025-06-26 21:57:20,813] | Device            : xcu50-fsvh2104
[2025-06-26 21:57:20,813] | Speed File        : -2L  PRODUCTION 1.30 05-01-2022
[2025-06-26 21:57:20,813] | Temperature Grade : E
[2025-06-26 21:57:20,813] -----------------------------------------------------------------------------------------
[2025-06-26 21:57:20,813] 
[2025-06-26 21:57:20,813] Timing Report
[2025-06-26 21:57:20,813] 
[2025-06-26 21:57:20,813] Slack (MET) :             2.549ns  (required time - arrival time)
[2025-06-26 21:57:20,813]   Source:                 finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U274/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg/DSP_OUTPUT_INST/CLK
[2025-06-26 21:57:20,813]                             (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-06-26 21:57:20,813]   Destination:            finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_out0_V_U/B_V_data_1_payload_B_reg[2]/D
[2025-06-26 21:57:20,813]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2025-06-26 21:57:20,813]   Path Group:             ap_clk
[2025-06-26 21:57:20,813]   Path Type:              Setup (Max at Slow Process Corner)
[2025-06-26 21:57:20,813]   Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
[2025-06-26 21:57:20,813]   Data Path Delay:        7.401ns  (logic 2.340ns (31.616%)  route 5.061ns (68.384%))
[2025-06-26 21:57:20,813]   Logic Levels:           18  (CARRY8=7 LUT2=4 LUT3=2 LUT5=1 LUT6=4)
[2025-06-26 21:57:20,813]   Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
[2025-06-26 21:57:20,813]     Destination Clock Delay (DCD):    0.021ns = ( 10.021 - 10.000 )
[2025-06-26 21:57:20,813]     Source Clock Delay      (SCD):    0.060ns
[2025-06-26 21:57:20,813]     Clock Pessimism Removal (CPR):    0.000ns
[2025-06-26 21:57:20,813]   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
[2025-06-26 21:57:20,813]     Total System Jitter     (TSJ):    0.071ns
[2025-06-26 21:57:20,813]     Total Input Jitter      (TIJ):    0.000ns
[2025-06-26 21:57:20,813]     Discrete Jitter          (DJ):    0.000ns
[2025-06-26 21:57:20,813]     Phase Error              (PE):    0.000ns
[2025-06-26 21:57:20,813] 
[2025-06-26 21:57:20,813]     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
[2025-06-26 21:57:20,813]   -------------------------------------------------------------------    -------------------
[2025-06-26 21:57:20,813]                          (clock ap_clk rise edge)     0.000     0.000 r
[2025-06-26 21:57:20,813]                                                       0.000     0.000 r  ap_clk (IN)
[2025-06-26 21:57:20,813]                          net (fo=22299, unset)        0.060     0.060    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U274/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg/CLK
[2025-06-26 21:57:20,813]     DSP48E2_X16Y113      DSP_OUTPUT                                   r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U274/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg/DSP_OUTPUT_INST/CLK
[2025-06-26 21:57:20,813]   -------------------------------------------------------------------    -------------------
[2025-06-26 21:57:20,813]     DSP48E2_X16Y113      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
[2025-06-26 21:57:20,813]                                                       0.213     0.273 r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/mac_muladd_4ns_4s_9s_10_4_1_U274/MVAU_hls_1_mac_muladd_4ns_4s_9s_10_4_1_DSP48_2_U/p_reg_reg/DSP_OUTPUT_INST/P[0]
[2025-06-26 21:57:20,813]                          net (fo=2, routed)           0.295     0.568    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/ap_clk_8[0]
[2025-06-26 21:57:20,813]     SLICE_X121Y299       LUT2 (Prop_A6LUT_SLICEM_I0_O)
[2025-06-26 21:57:20,813]                                                       0.090     0.658 r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A[0]_i_720/O
[2025-06-26 21:57:20,813]                          net (fo=1, routed)           0.013     0.671    finn_design_i_n_1795
[2025-06-26 21:57:20,813]     SLICE_X121Y299       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
[2025-06-26 21:57:20,813]                                                       0.134     0.805 r  MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A_reg[0]_i_580/O[2]
[2025-06-26 21:57:20,813]                          net (fo=2, routed)           0.644     1.449    sext_ln840_24_fu_9473_p1[2]
[2025-06-26 21:57:20,813]     SLICE_X115Y300       LUT2 (Prop_C6LUT_SLICEM_I0_O)
[2025-06-26 21:57:20,813]                                                       0.098     1.547 r  MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A[0]_i_586/O
[2025-06-26 21:57:20,813]                          net (fo=1, routed)           0.021     1.568    MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A[0]_i_586_n_3
[2025-06-26 21:57:20,813]     SLICE_X115Y300       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
[2025-06-26 21:57:20,813]                                                       0.200     1.768 r  MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A_reg[0]_i_441/O[5]
[2025-06-26 21:57:20,813]                          net (fo=1, routed)           0.201     1.969    sext_ln840_25_fu_9483_p1[5]
[2025-06-26 21:57:20,813]     SLICE_X113Y300       LUT2 (Prop_F6LUT_SLICEL_I1_O)
[2025-06-26 21:57:20,813]                                                       0.123     2.092 r  MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A[0]_i_306/O
[2025-06-26 21:57:20,813]                          net (fo=1, routed)           0.011     2.103    MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A[0]_i_306_n_3
[2025-06-26 21:57:20,813]     SLICE_X113Y300       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
[2025-06-26 21:57:20,813]                                                       0.127     2.230 r  MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A_reg[0]_i_200/O[6]
[2025-06-26 21:57:20,813]                          net (fo=3, routed)           1.347     3.577    sext_ln840_35_fu_9535_p1[6]
[2025-06-26 21:57:20,813]     SLICE_X89Y334        LUT6 (Prop_H6LUT_SLICEL_I2_O)
[2025-06-26 21:57:20,813]                                                       0.124     3.701 r  MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A[0]_i_163/O
[2025-06-26 21:57:20,813]                          net (fo=1, routed)           0.010     3.711    MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A[0]_i_163_n_3
[2025-06-26 21:57:20,813]     SLICE_X89Y334        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
[2025-06-26 21:57:20,813]                                                       0.115     3.826 r  MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A_reg[0]_i_82/CO[7]
[2025-06-26 21:57:20,813]                          net (fo=1, routed)           0.026     3.852    MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A_reg[0]_i_82_n_3
[2025-06-26 21:57:20,813]     SLICE_X89Y335        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
[2025-06-26 21:57:20,813]                                                       0.076     3.928 r  MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A_reg[0]_i_76/O[1]
[2025-06-26 21:57:20,813]                          net (fo=3, routed)           0.276     4.204    MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A_reg[0]_i_76_n_17
[2025-06-26 21:57:20,813]     SLICE_X91Y333        LUT3 (Prop_F6LUT_SLICEM_I1_O)
[2025-06-26 21:57:20,813]                                                       0.123     4.327 r  B_V_data_1_payload_A[0]_i_78/O
[2025-06-26 21:57:20,813]                          net (fo=2, routed)           0.046     4.373    B_V_data_1_payload_A[0]_i_78_n_3
[2025-06-26 21:57:20,813]     SLICE_X91Y333        LUT5 (Prop_E5LUT_SLICEM_I1_O)
[2025-06-26 21:57:20,813]                                                       0.102     4.475 r  B_V_data_1_payload_A[0]_i_47/O
[2025-06-26 21:57:20,813]                          net (fo=2, routed)           0.270     4.746    B_V_data_1_payload_A[0]_i_47_n_3
[2025-06-26 21:57:20,813]     SLICE_X92Y335        LUT6 (Prop_C6LUT_SLICEL_I0_O)
[2025-06-26 21:57:20,813]                                                       0.096     4.842 r  MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A[0]_i_53/O
[2025-06-26 21:57:20,813]                          net (fo=1, routed)           0.010     4.852    MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A[0]_i_53_n_3
[2025-06-26 21:57:20,813]     SLICE_X92Y335        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
[2025-06-26 21:57:20,813]                                                       0.196     5.048 f  MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/B_V_data_1_payload_A_reg[0]_i_7/O[5]
[2025-06-26 21:57:20,813]                          net (fo=30, routed)          0.585     5.632    MVAU_hls_1/MVAU_hls_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/accu_V_fu_10048_p2[13]
[2025-06-26 21:57:20,813]     SLICE_X103Y337       LUT2 (Prop_G6LUT_SLICEL_I1_O)
[2025-06-26 21:57:20,813]                                                       0.149     5.781 r  B_V_data_1_payload_A[3]_i_155__1/O
[2025-06-26 21:57:20,813]                          net (fo=1, routed)           0.008     5.789    B_V_data_1_payload_A[3]_i_155__1_n_3
[2025-06-26 21:57:20,813]     SLICE_X103Y337       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[6])
[2025-06-26 21:57:20,813]                                                       0.058     5.847 f  B_V_data_1_payload_A_reg[3]_i_23__1/CO[6]
[2025-06-26 21:57:20,813]                          net (fo=5, routed)           0.458     6.305    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_out0_V_U/B_V_data_1_payload_B_reg[3]_1[0]
[2025-06-26 21:57:20,813]     SLICE_X101Y336       LUT3 (Prop_B5LUT_SLICEL_I1_O)
[2025-06-26 21:57:20,813]                                                       0.165     6.470 r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_out0_V_U/B_V_data_1_payload_A[3]_i_13__0/O
[2025-06-26 21:57:20,813]                          net (fo=1, routed)           0.165     6.635    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_out0_V_U/B_V_data_1_payload_A[3]_i_13__0_n_3
[2025-06-26 21:57:20,813]     SLICE_X101Y336       LUT6 (Prop_G6LUT_SLICEL_I0_O)
[2025-06-26 21:57:20,813]                                                       0.050     6.685 r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_out0_V_U/B_V_data_1_payload_A[3]_i_4__2/O
[2025-06-26 21:57:20,813]                          net (fo=2, routed)           0.200     6.885    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_out0_V_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_90/zext_ln840_4_fu_11066_p1[2]
[2025-06-26 21:57:20,813]     SLICE_X102Y337       LUT6 (Prop_H6LUT_SLICEM_I2_O)
[2025-06-26 21:57:20,813]                                                       0.101     6.986 r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_out0_V_U/B_V_data_1_payload_A[2]_i_1__2/O
[2025-06-26 21:57:20,813]                          net (fo=2, routed)           0.475     7.461    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_out0_V_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_90_out0_V_TDATA[2]
[2025-06-26 21:57:20,813]     SLICE_X104Y339       FDRE                                         r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_out0_V_U/B_V_data_1_payload_B_reg[2]/D
[2025-06-26 21:57:20,813]   -------------------------------------------------------------------    -------------------
[2025-06-26 21:57:20,813] 
[2025-06-26 21:57:20,813]                          (clock ap_clk rise edge)    10.000    10.000 r
[2025-06-26 21:57:20,813]                                                       0.000    10.000 r  ap_clk (IN)
[2025-06-26 21:57:20,813]                          net (fo=22299, unset)        0.021    10.021    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_out0_V_U/ap_clk
[2025-06-26 21:57:20,813]     SLICE_X104Y339       FDRE                                         r  finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_out0_V_U/B_V_data_1_payload_B_reg[2]/C
[2025-06-26 21:57:20,813]                          clock pessimism              0.000    10.021
[2025-06-26 21:57:20,813]                          clock uncertainty           -0.035     9.986
[2025-06-26 21:57:20,813]     SLICE_X104Y339       FDRE (Setup_GFF_SLICEM_C_D)
[2025-06-26 21:57:20,813]                                                       0.025    10.011    finn_design_i/MVAU_hls_1/MVAU_hls_1/inst/regslice_both_out0_V_U/B_V_data_1_payload_B_reg[2]
[2025-06-26 21:57:20,813]   -------------------------------------------------------------------
[2025-06-26 21:57:20,813]                          required time                         10.011
[2025-06-26 21:57:20,813]                          arrival time                          -7.461
[2025-06-26 21:57:20,813]   -------------------------------------------------------------------
[2025-06-26 21:57:20,813]                          slack                                  2.549
[2025-06-26 21:57:20,813] 
[2025-06-26 21:57:20,813] 
[2025-06-26 21:57:20,813] 
[2025-06-26 21:57:20,814] 
[2025-06-26 21:57:20,814] # report_power
[2025-06-26 21:57:20,814] Command: report_power
[2025-06-26 21:57:20,814] Running Vector-less Activity Propagation...
[2025-06-26 21:57:20,814] 
[2025-06-26 21:57:20,814] Finished Running Vector-less Activity Propagation
[2025-06-26 21:57:20,814] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2025-06-26 21:57:20,814] ----------------------------------------------------------------------------------------
[2025-06-26 21:57:20,814] | Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
[2025-06-26 21:57:20,814] | Date             : Thu Jun 26 21:57:13 2025
[2025-06-26 21:57:20,814] | Host             : finn_dev_root running 64-bit Ubuntu 22.04.1 LTS
[2025-06-26 21:57:20,814] | Command          : report_power
[2025-06-26 21:57:20,814] | Design           : finn_design_wrapper
[2025-06-26 21:57:20,814] | Device           : xcu50-fsvh2104-2L-e
[2025-06-26 21:57:20,814] | Design State     : routed
[2025-06-26 21:57:20,814] | Grade            : extended
[2025-06-26 21:57:20,814] | Process          : typical
[2025-06-26 21:57:20,814] | Characterization : Production
[2025-06-26 21:57:20,814] ----------------------------------------------------------------------------------------
[2025-06-26 21:57:20,814] 
[2025-06-26 21:57:20,814] Power Report
[2025-06-26 21:57:20,814] 
[2025-06-26 21:57:20,814] Table of Contents
[2025-06-26 21:57:20,814] -----------------
[2025-06-26 21:57:20,814] 1. Summary
[2025-06-26 21:57:20,814] 1.1 On-Chip Components
[2025-06-26 21:57:20,814] 1.2 Power Supply Summary
[2025-06-26 21:57:20,814] 1.3 Confidence Level
[2025-06-26 21:57:20,814] 2. Settings
[2025-06-26 21:57:20,814] 2.1 Environment
[2025-06-26 21:57:20,814] 2.2 Clock Constraints
[2025-06-26 21:57:20,814] 3. Detailed Reports
[2025-06-26 21:57:20,814] 3.1 By Hierarchy
[2025-06-26 21:57:20,814] 
[2025-06-26 21:57:20,814] 1. Summary
[2025-06-26 21:57:20,814] ----------
[2025-06-26 21:57:20,814] 
[2025-06-26 21:57:20,814] +--------------------------+--------------+
[2025-06-26 21:57:20,814] | Total On-Chip Power (W)  | 2.487        |
[2025-06-26 21:57:20,814] |   FPGA Power (W)         | 2.247        |
[2025-06-26 21:57:20,814] |   HBM Power (W)          | 0.240        |
[2025-06-26 21:57:20,814] | Design Power Budget (W)  | Unspecified* |
[2025-06-26 21:57:20,814] | Power Budget Margin (W)  | NA           |
[2025-06-26 21:57:20,814] | Dynamic (W)              | 0.270        |
[2025-06-26 21:57:20,814] | Device Static (W)        | 2.217        |
[2025-06-26 21:57:20,814] | Effective TJA (C/W)      | 0.5          |
[2025-06-26 21:57:20,814] | Max Ambient (C)          | 98.7         |
[2025-06-26 21:57:20,814] | Junction Temperature (C) | 26.3         |
[2025-06-26 21:57:20,814] | Confidence Level         | Medium       |
[2025-06-26 21:57:20,814] | Setting File             | ---          |
[2025-06-26 21:57:20,814] | Simulation Activity File | ---          |
[2025-06-26 21:57:20,814] | Design Nets Matched      | NA           |
[2025-06-26 21:57:20,814] +--------------------------+--------------+
[2025-06-26 21:57:20,814] * Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
[2025-06-26 21:57:20,814] 
[2025-06-26 21:57:20,814] 
[2025-06-26 21:57:20,814] 1.1 On-Chip Components
[2025-06-26 21:57:20,814] ----------------------
[2025-06-26 21:57:20,814] 
[2025-06-26 21:57:20,814] +--------------------------+-----------+----------+-----------+-----------------+
[2025-06-26 21:57:20,814] | On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
[2025-06-26 21:57:20,814] +--------------------------+-----------+----------+-----------+-----------------+
[2025-06-26 21:57:20,814] | Clocks                   |     0.073 |        3 |       --- |             --- |
[2025-06-26 21:57:20,814] | CLB Logic                |     0.058 |    33627 |       --- |             --- |
[2025-06-26 21:57:20,814] |   LUT as Logic           |     0.031 |     9560 |    871680 |            1.10 |
[2025-06-26 21:57:20,814] |   LUT as Distributed RAM |     0.017 |      861 |    403200 |            0.21 |
[2025-06-26 21:57:20,814] |   LUT as Shift Register  |     0.008 |     2072 |    403200 |            0.51 |
[2025-06-26 21:57:20,814] |   CARRY8                 |     0.002 |      516 |    108960 |            0.47 |
[2025-06-26 21:57:20,814] |   Register               |     0.001 |    15517 |   1743360 |            0.89 |
[2025-06-26 21:57:20,814] |   BUFG                   |    <0.001 |        3 |        64 |            4.69 |
[2025-06-26 21:57:20,814] |   Others                 |     0.000 |     1328 |       --- |             --- |
[2025-06-26 21:57:20,814] |   F7/F8 Muxes            |     0.000 |     1041 |    871680 |            0.12 |
[2025-06-26 21:57:20,814] | Signals                  |     0.043 |    35965 |       --- |             --- |
[2025-06-26 21:57:20,814] | Block RAM                |     0.019 |     23.5 |      1344 |            1.75 |
[2025-06-26 21:57:20,814] | DSPs                     |     0.077 |      512 |      5952 |            8.60 |
[2025-06-26 21:57:20,814] | Static Power             |     2.217 |          |           |                 |
[2025-06-26 21:57:20,814] | Total                    |     2.487 |          |           |                 |
[2025-06-26 21:57:20,814] +--------------------------+-----------+----------+-----------+-----------------+
[2025-06-26 21:57:20,814] 
[2025-06-26 21:57:20,814] 
[2025-06-26 21:57:20,814] 1.2 Power Supply Summary
[2025-06-26 21:57:20,814] ------------------------
[2025-06-26 21:57:20,814] 
[2025-06-26 21:57:20,814] +------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-06-26 21:57:20,814] | Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
[2025-06-26 21:57:20,814] +------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-06-26 21:57:20,814] | Vccint     |       0.850 |     1.169 |       0.316 |      0.853 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | Vccint_io  |       0.850 |     0.201 |       0.000 |      0.201 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | Vccbram    |       0.850 |     0.022 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | Vccaux     |       1.800 |     0.550 |       0.000 |      0.550 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | Vccaux_io  |       1.800 |     0.024 |       0.000 |      0.024 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | Vccadc     |       1.800 |     0.016 |       0.000 |      0.016 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | VCC_IO_HBM |       1.200 |     0.082 |       0.000 |      0.082 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | VCC_HBM    |       1.200 |     0.076 |       0.000 |      0.076 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | VCCAUX_HBM |       2.500 |     0.022 |       0.000 |      0.022 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] | MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2025-06-26 21:57:20,814] +------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2025-06-26 21:57:20,814] 
[2025-06-26 21:57:20,814] 
[2025-06-26 21:57:20,814] 1.3 Confidence Level
[2025-06-26 21:57:20,814] --------------------
[2025-06-26 21:57:20,814] 
[2025-06-26 21:57:20,814] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-06-26 21:57:20,814] | User Input Data             | Confidence | Details                                        | Action                                                                                                     |
[2025-06-26 21:57:20,814] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-06-26 21:57:20,814] | Design implementation state | High       | Design is routed                               |                                                                                                            |
[2025-06-26 21:57:20,814] | Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
[2025-06-26 21:57:20,814] | I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
[2025-06-26 21:57:20,814] | Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
[2025-06-26 21:57:20,814] | Device models               | High       | Device models are Production                   |                                                                                                            |
[2025-06-26 21:57:20,814] |                             |            |                                                |                                                                                                            |
[2025-06-26 21:57:20,814] | Overall confidence level    | Medium     |                                                |                                                                                                            |
[2025-06-26 21:57:20,814] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2025-06-26 21:57:20,815] 
[2025-06-26 21:57:20,815] 
[2025-06-26 21:57:20,815] 2. Settings
[2025-06-26 21:57:20,815] -----------
[2025-06-26 21:57:20,815] 
[2025-06-26 21:57:20,815] 2.1 Environment
[2025-06-26 21:57:20,815] ---------------
[2025-06-26 21:57:20,815] 
[2025-06-26 21:57:20,815] +-----------------------+--------------------------+
[2025-06-26 21:57:20,815] | Ambient Temp (C)      | 25.0                     |
[2025-06-26 21:57:20,815] | ThetaJA (C/W)         | 0.5                      |
[2025-06-26 21:57:20,815] | Airflow (LFM)         | 250                      |
[2025-06-26 21:57:20,815] | Heat Sink             | medium (Medium Profile)  |
[2025-06-26 21:57:20,815] | ThetaSA (C/W)         | 0.7                      |
[2025-06-26 21:57:20,815] | Board Selection       | medium (10"x10")         |
[2025-06-26 21:57:20,815] | # of Board Layers     | 12to15 (12 to 15 Layers) |
[2025-06-26 21:57:20,815] | Board Temperature (C) | 25.0                     |
[2025-06-26 21:57:20,815] +-----------------------+--------------------------+
[2025-06-26 21:57:20,815] 
[2025-06-26 21:57:20,815] 
[2025-06-26 21:57:20,815] 2.2 Clock Constraints
[2025-06-26 21:57:20,815] ---------------------
[2025-06-26 21:57:20,815] 
[2025-06-26 21:57:20,815] +--------+--------+-----------------+
[2025-06-26 21:57:20,815] | Clock  | Domain | Constraint (ns) |
[2025-06-26 21:57:20,815] +--------+--------+-----------------+
[2025-06-26 21:57:20,815] | ap_clk | ap_clk |            10.0 |
[2025-06-26 21:57:20,815] +--------+--------+-----------------+
[2025-06-26 21:57:20,815] 
[2025-06-26 21:57:20,815] 
[2025-06-26 21:57:20,815] 3. Detailed Reports
[2025-06-26 21:57:20,815] -------------------
[2025-06-26 21:57:20,815] 
[2025-06-26 21:57:20,815] 3.1 By Hierarchy
[2025-06-26 21:57:20,815] ----------------
[2025-06-26 21:57:20,815] 
[2025-06-26 21:57:20,815] +-------------------------------------+-----------+
[2025-06-26 21:57:20,815] | Name                                | Power (W) |
[2025-06-26 21:57:20,815] +-------------------------------------+-----------+
[2025-06-26 21:57:20,815] | finn_design_wrapper                 |     0.270 |
[2025-06-26 21:57:20,815] |   finn_design_i                     |     0.267 |
[2025-06-26 21:57:20,815] |     ConvolutionInputGenerator_rtl_0 |     0.003 |
[2025-06-26 21:57:20,815] |       inst                          |     0.003 |
[2025-06-26 21:57:20,815] |     ConvolutionInputGenerator_rtl_1 |     0.006 |
[2025-06-26 21:57:20,815] |       inst                          |     0.006 |
[2025-06-26 21:57:20,815] |     MVAU_hls_0                      |     0.055 |
[2025-06-26 21:57:20,815] |       MVAU_hls_0                    |     0.055 |
[2025-06-26 21:57:20,815] |     MVAU_hls_1                      |     0.090 |
[2025-06-26 21:57:20,815] |       MVAU_hls_1                    |     0.063 |
[2025-06-26 21:57:20,815] |       MVAU_hls_1_wstrm              |     0.027 |
[2025-06-26 21:57:20,815] |     MVAU_hls_2                      |     0.049 |
[2025-06-26 21:57:20,815] |       MVAU_hls_2                    |     0.042 |
[2025-06-26 21:57:20,815] |       MVAU_hls_2_wstrm              |     0.006 |
[2025-06-26 21:57:20,815] |     MVAU_hls_3                      |     0.025 |
[2025-06-26 21:57:20,815] |       MVAU_hls_3                    |     0.016 |
[2025-06-26 21:57:20,815] |       MVAU_hls_3_wstrm              |     0.002 |
[2025-06-26 21:57:20,815] |     MVAU_rtl_0                      |     0.004 |
[2025-06-26 21:57:20,815] |       MVAU_rtl_0                    |     0.002 |
[2025-06-26 21:57:20,815] |       MVAU_rtl_0_wstrm              |     0.002 |
[2025-06-26 21:57:20,815] |     StreamingFIFO_rtl_1             |     0.017 |
[2025-06-26 21:57:20,815] |       inst                          |     0.017 |
[2025-06-26 21:57:20,815] |     StreamingFIFO_rtl_10            |     0.002 |
[2025-06-26 21:57:20,815] |       inst                          |     0.002 |
[2025-06-26 21:57:20,815] |     StreamingFIFO_rtl_2             |     0.001 |
[2025-06-26 21:57:20,815] |       fifo                          |     0.001 |
[2025-06-26 21:57:20,815] |     StreamingFIFO_rtl_4             |     0.006 |
[2025-06-26 21:57:20,815] |       inst                          |     0.006 |
[2025-06-26 21:57:20,815] |     StreamingMaxPool_hls_0          |     0.002 |
[2025-06-26 21:57:20,815] |       inst                          |     0.002 |
[2025-06-26 21:57:20,815] |     StreamingMaxPool_hls_1          |     0.004 |
[2025-06-26 21:57:20,815] |       inst                          |     0.004 |
[2025-06-26 21:57:20,815] +-------------------------------------+-----------+
[2025-06-26 21:57:20,815] 
[2025-06-26 21:57:20,815] 
[2025-06-26 21:57:20,815] 0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2025-06-26 21:57:20,815] report_power completed successfully
[2025-06-26 21:57:20,815] report_power: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 5269.012 ; gain = 473.449 ; free physical = 11806 ; free virtual = 29261
[2025-06-26 21:57:20,815] # set util [report_utilization -return_string]
[2025-06-26 21:57:20,815] # set util_lut [exec echo $util | grep LUT | head -n 1 | cut -d| -f3 | tr -d " "]
[2025-06-26 21:57:20,815] # set util_lutram [exec echo $util | grep LUT | head -n 3 | tail -1 | cut -d| -f3 | tr -d " "]
[2025-06-26 21:57:20,815] # set util_ff [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *.F*E*}]]
[2025-06-26 21:57:20,815] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_GROUP == DSP}'.
[2025-06-26 21:57:20,815] # set util_dsp [llength [get_cells -hier -filter {PRIMITIVE_GROUP == DSP}]]
[2025-06-26 21:57:20,815] # set time_wns [get_property SLACK [get_timing_paths]]
[2025-06-26 21:57:20,815] # set util_bram18 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}]]
[2025-06-26 21:57:20,815] # set util_bram36 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB36*}]]
[2025-06-26 21:57:20,815] # set util_carry [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *CARRY*}]]
[2025-06-26 21:57:20,815] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}'.
[2025-06-26 21:57:20,815] # set util_uram [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}]]
[2025-06-26 21:57:20,815] # set vivado_version [version -short]
[2025-06-26 21:57:20,815] # set vivado_build_no [exec echo $util | grep Build | head -n 1 | cut -d\  -f9]
[2025-06-26 21:57:20,815] # set util_bram [expr $util_bram18/2 + $util_bram36]
[2025-06-26 21:57:20,815] # puts "LUT: $util_lut FF: $util_ff DSP: $util_dsp BRAM: $util_bram"
[2025-06-26 21:57:20,815] LUT: 12493 FF: 15517 DSP: 0 BRAM: 23
[2025-06-26 21:57:20,815] # set fp [open res.txt w]
[2025-06-26 21:57:20,815] # puts $fp "LUT=$util_lut"
[2025-06-26 21:57:20,815] # puts $fp "LUTRAM=$util_lutram"
[2025-06-26 21:57:20,815] # puts $fp "FF=$util_ff"
[2025-06-26 21:57:20,815] # puts $fp "DSP=$util_dsp"
[2025-06-26 21:57:20,815] # puts $fp "BRAM=$util_bram"
[2025-06-26 21:57:20,815] # puts $fp "BRAM_18K=$util_bram18"
[2025-06-26 21:57:20,815] # puts $fp "BRAM_36K=$util_bram36"
[2025-06-26 21:57:20,815] # puts $fp "URAM=$util_uram"
[2025-06-26 21:57:20,815] # puts $fp "Carry=$util_carry"
[2025-06-26 21:57:20,815] # puts $fp "WNS=$time_wns"
[2025-06-26 21:57:20,815] # puts $fp "Delay=$time_wns"
[2025-06-26 21:57:20,815] # puts $fp "vivado_version=$vivado_version"
[2025-06-26 21:57:20,815] # puts $fp "vivado_build_no=$vivado_build_no"
[2025-06-26 21:57:20,815] # close $fp
[2025-06-26 21:57:20,815] # exit
[2025-06-26 21:57:20,815] INFO: [Common 17-206] Exiting Vivado at Thu Jun 26 21:57:17 2025...
[2025-06-26 21:57:20,815] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:30: no matches found: ../*.vhd
[2025-06-26 21:57:20,815] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:32: no matches found: ../*.h
[2025-06-26 21:57:20,815] /home/changhong/prj/finn/deps/oh-my-xilinx/vivadoprojgen.sh:33: no matches found: ../*.xdc
[2025-06-26 21:57:20,815] cat: finn_design_wrapper.xdc: input file is output file
[2025-06-26 21:57:20,816] ['LUT', '12493']
[2025-06-26 21:57:20,816] ['LUTRAM', '2933']
[2025-06-26 21:57:20,816] ['FF', '15517']
[2025-06-26 21:57:20,816] ['DSP', '0']
[2025-06-26 21:57:20,816] ['BRAM', '23']
[2025-06-26 21:57:20,816] ['BRAM_18K', '31']
[2025-06-26 21:57:20,816] ['BRAM_36K', '8']
[2025-06-26 21:57:20,816] ['URAM', '0']
[2025-06-26 21:57:20,816] ['Carry', '516']
[2025-06-26 21:57:20,816] ['WNS', '2.549']
[2025-06-26 21:57:20,816] ['Delay', '2.549']
[2025-06-26 21:57:20,816] ['vivado_version', '2022.2']
[2025-06-26 21:57:20,816] ['vivado_build_no', '3671981']
[2025-06-26 21:57:20,816] ['']
[2025-06-26 21:57:20,821] Running step: step_synthesize_bitfile [17/19]
[2025-06-26 21:57:20,823] Running step: step_make_pynq_driver [18/19]
[2025-06-26 21:57:20,824] Running step: step_deployment_package [19/19]
