<?xml version="1.0" encoding="UTF-8" ?>
<manifest>
            <remote fetch="https://github.com/openhwgroup" name="openhwgroup" />
            <remote fetch="https://github.com/pulp-platform" name="pulp" />
            <remote fetch="https://github.com/lowRISC" name="lowRISC" />
            <remote fetch="https://github.com/riscv" name="riscv" />
            <remote fetch="https://github.com/riscv-software-src" name="riscv-software" />
            <remote fetch="https://github.com/oliverbm67" name="private" />
            <default revision="master"
                        remote="openhwgroup"
                        sync-j="8"
                        sync-c="true" />

    <project name="cva6"  path="cva6_design/cva6"  revision="decabeb3f7e1f7d9596c2266607b7baf08403a00" remote="openhwgroup"/>
    <project name="axi_mem_if" path="cva6_design/axi_mem_if" revision="master" remote="pulp"/>
    <project name="common_cells" path="cva6_design/common_cells" revision="master" remote="pulp"/>
    <project name="register_interface" path="cva6_design/register_interface" revision="master" remote="pulp"/>
    <project name="apb_uart" path="cva6_design/apb_uart" revision="master" remote="pulp"/>
    <project name="apb_node" path="cva6_design/apb_node" revision="master" remote="pulp"/>
    <project name="axi2apb" path="cva6_design/axi2apb" revision="master" remote="pulp"/>
    <project name="axi_slice" path="cva6_design/axi_slice" revision="master" remote="pulp"/>
    <project name="ariane-ethernet" path="cva6_design/ariane-ethernet" revision="master" remote="lowRISC"/>
    <project name="axi_riscv_atomics" path="cva6_design/axi_riscv_atomics" revision="master" remote="pulp"/>
    <project name="riscv-dbg" path="cva6_design/riscv-dbg" revision="master" remote="pulp"/>
    <project name="rv_plic" path="cva6_design/rv_plic" revision="master" remote="pulp"/>
    <project name="apb_timer" path="cva6_design/apb_timer" revision="master" remote="pulp"/>
    <project name="common_verification" path="cva6_verif/common_verification" revision="master" remote="pulp"/>
    <project name="core-v-verif"  path="cva6_verif/core-v-verif"  revision="cva6/dev" remote="openhwgroup"/>
    <project name="riscv-isa-sim" path="cva6_verif/riscv-dv" revision="master" remote="riscv"/>
    <project name="riscv-gnu-toolchain" path="cva6_verif/riscv-gnu-toolchain" revision="master" remote="riscv"/>
    <project name="riscv-tests" path="cva6_verif/riscv-tests" revision="master" remote="riscv-software"/>
    <project name="riscv-pk" path="cva6_verif/riscv-pk" revision="master" remote="riscv-software"/>
    <project name="cva6_repo" path="cva6_repo" revision="master" remote="private"/>
</manifest>
