{
  "$schema": "https://raw.githubusercontent.com/jsonresume/resume-schema/refs/heads/master/job-schema.json",
  "basics": {
    "name": "Keerthana Pamidimukkala",
    "label": "Signal & Power Integrity Engineer II",
    "email": "pamidimukkala.keerthana@gmail.com",
    "phone": "5732021630",
    "url": "https://resume.keerthana.io",
    "summary": "Signal & Power Integrity engineer (simulation-led) with senior-scope ownership of SI/PI analysis, high-speed interface validation, and design-review readiness. I focus on outcome-driven execution: translating simulation + lab evidence into clear design decisions, improving measurement throughput, and building reusable processes (templates, test benches, documentation) that help teams move faster with fewer re-spins.",
    "location": {
      "address": "13378 188th Ave SE",
      "postalCode": "98272",
      "city": "Monroe",
      "region": "WA",
      "countryCode": "US"
    },
    "profiles": [
      {
        "network": "LinkedIn",
        "username": "keerthanapamidimukkala",
        "url": "https://www.linkedin.com/in/keerthanapamidimukkala"
      }
    ]
  },
  "work": [
    {
      "name": "Microsoft",
      "position": "Signal Integrity Engineer II",
      "location": "Redmond, WA",
      "startDate": "2024-12",
      "endDate": "Present",
      "summary": "Led simulation-driven SI/PI sign-off and closed the loop with targeted lab correlation to drive layout/BOM decisions.",
      "highlights": [
        "Owned end-to-end SI/PI analysis for Surface Pro, Surface Laptop Go, and Xbox; translated AC/DC simulation results into GO/readiness decisions that unblocked DV/EV builds.",
        "Drove cost reduction by validating MIPI CMC removal across Surface Pro and Surface Laptop camera interfaces through simulation-measurement correlation.",
        "Conducted cross-product research across Intel and Qualcomm platforms (Surface Pro, Surface Laptop Go) and federated learnings to standardize PDN methodology and simulation practices across product teams.",
        "Built lab automation (MATCH tool, VNA workflow scripts) and tightened calibration/fixture validation to increase measurement throughput.",
        "Led vendor engagements with Intel, Qualcomm, Samsung, and Hynix to resolve UFS return-loss and LPDDR5x timing-budget ambiguities affecting Surface Laptop Go sign-off."
      ]
    },
    {
      "name": "Microsoft",
      "position": "Signal Integrity Engineer",
      "location": "Redmond, WA",
      "startDate": "2021-11",
      "endDate": "2024-12",
      "summary": "Increased program confidence by owning PI/PDN analysis and translating results into clear design guidance for GO/readiness decisions.",
      "highlights": [
        "Shaped Intel's simulation roadmap (iCAT â†’ iPDS transition) to align vendor tooling with internal Surface Laptop and Surface Pro workflows.",
        "Led SI Design Lab ISO 9001 audits; established VNA/TDR calibration protocols and process documentation for measurement traceability.",
        "Clarified cross-impedance vs. self-impedance interpretation for Surface Pro RF modem PDN reviews, unblocking Qualcomm sign-off.",
        "Standardized SI execution via simulation matrices and report templates for Surface Laptop programs; kept risk and assumptions transparent for design reviews.",
        "Drove Intel layout review feedback (LPDDR5x memory, HSIO) for Surface Laptop toward GO milestones."
      ]
    },
    {
      "name": "Microsoft",
      "position": "Signal Integrity Test Engineer",
      "location": "Redmond, WA",
      "startDate": "2019-06",
      "endDate": "2021-11",
      "summary": "Built correlation between measurement and models by generating/validating S-parameter inputs and applying de-embedding.",
      "highlights": [
        "Executed TX/RX compliance measurements for PCIe, USB3, MIPI, and eMMC on Surface Book, Surface Pro, and Surface Duo programs.",
        "Resolved USB3 Gen2 RX jitter tolerance discrepancies by coordinating BERT/CTLE analysis with Intel, Keysight, and GRL.",
        "Performed PDN simulations (AC/DC impedance, DCR) for Surface Duo and Surface Pro X; correlated results to Qualcomm targets."
      ]
    },
    {
      "name": "Microsoft (via Cascade Engineering Services)",
      "position": "Signal Integrity Test Engineer (Contractor)",
      "location": "Redmond, WA",
      "startDate": "2018-04",
      "endDate": "2018-12",
      "summary": "Executed high-speed SI validation in a production lab setting, focusing on repeatable measurements and clear reporting.",
      "highlights": [
        "Supported compliance and interoperability testing for Surface devices; troubleshot test setups and software issues.",
        "Performed hands-on lab execution (rework, soldering) for rapid bring-up and failure analysis iteration."
      ]
    },
    {
      "name": "Apple Inc.",
      "position": "Intern, Electromagnetic Compatibility (EMC) Design Engineering",
      "location": "Cupertino, CA",
      "startDate": "2017-02",
      "endDate": "2017-08",
      "summary": "Supported EMC compliance design/validation across products, including radiated/conducted emissions testing.",
      "highlights": [
        "Standardized HDMI 2.1 cable test methods by evaluating measurement approaches to quantify cable quality, improving test repeatability.",
        "Supported EMC compliance testing (radiated/conducted emissions, ESD susceptibility) across multiple product lines.",
        "Built a MATLAB tool to aggregate EMC test results, speeding analysis and reporting workflows."
      ]
    },
    {
      "name": "Missouri University of Science and Technology",
      "position": "Graduate Research Assistant, EMC Laboratory",
      "location": "Rolla, MO",
      "startDate": "2016-04",
      "endDate": "2017-01",
      "summary": "Validated and characterized analog CMOS circuits implemented in a test IC.",
      "highlights": [
        "Characterized analog CMOS test IC response to ESD events; correlated simulation with measurement to diagnose faults."
      ]
    }
  ],
  "education": [
    {
      "institution": "Missouri University of Science and Technology",
      "area": "Electrical Engineering",
      "studyType": "M.S.",
      "startDate": "2016-01",
      "endDate": "2017-12"
    },
    {
      "institution": "Jawaharlal Nehru Technological University",
      "area": "Electronics & Communication Engineering",
      "studyType": "B.Tech.",
      "startDate": "2011-08",
      "endDate": "2015-05"
    }
  ],
  "skills": [
    {
      "name": "Signal Integrity (SI)",
      "keywords": [
        "High-speed serial channel analysis",
        "Compliance channel simulation",
        "Channel margin analysis",
        "Simulation-measurement correlation"
      ]
    },
    {
      "name": "Power Integrity (PI/PDN)",
      "keywords": [
        "AC/DC PDN analysis",
        "Impedance sign-off",
        "IR-drop/DCR checks",
        "PI risk assessment",
        "Capacitor placement and optimization"
      ]
    },
    {
      "name": "High-speed Interfaces",
      "keywords": [
        "PCIe Gen 5",
        "Thunderbolt 5",
        "USB 4",
        "LPDDR5x",
        "DP 2.0",
        "HDMI 2.0",
        "MIPI",
        "UFS",
        "DDR/eMMC",
        "SPI",
        "UART",
        "I2C (validation + compliance context)"
      ]
    },
    {
      "name": "Measurement & Lab",
      "keywords": [
        "VNA",
        "TDR",
        "BERT",
        "Oscilloscope",
        "Spectrum analyzer",
        "Calibration/fixture verification",
        "De-embedding"
      ]
    },
    {
      "name": "Simulation & Modeling",
      "keywords": [
        "ANSYS EDT",
        "ANSYS SIwave",
        "Hyperlynx",
        "Simbeor",
        "PowerSI",
        "HFSS",
        "ADS",
        "Custom simulation SW (Intel, Qualcomm)",
        "Instrument-control workflows",
        "Report/matrix execution discipline"
      ]
    },
    {
      "name": "Research & Development",
      "keywords": [
        "Cross-product analyses",
        "Pre-layout insertion loss budget analyses",
        "Via optimization",
        "PCB layout editing",
        "Component placement optimization",
        "IBIS/IBIS-AMI model evaluation",
        "Tool comparison",
        "2.5D vs 3D simulation analysis"
      ]
    },
    {
      "name": "Process & Leadership",
      "keywords": [
        "Design reviews",
        "Risk mitigation",
        "Templates/matrices",
        "Documentation",
        "Cross-team alignment",
        "$ savings through minimizing/optimizing component usage"
      ]
    }
  ],
  "publications": [
    {
      "name": "A Novel Area Efficient Approximate Stochastic Computing Approach for Edge Devices",
      "publisher": "IEEE, 21st International SoC Design Conference (ISOCC)",
      "releaseDate": "2024"
    },
    {
      "name": "Modeling truncation-based approximation error in stochastic computing circuits",
      "publisher": "IEEE, 20th International SoC Design Conference (ISOCC)",
      "releaseDate": "2023"
    },
    {
      "name": "Time-efficient approximate stochastic computing for medical imaging applications",
      "publisher": "IEEE, 19th International SoC Design Conference (ISOCC)",
      "releaseDate": "2022"
    },
    {
      "name": "Generalized adaptive variable bit truncation method for approximate stochastic computing",
      "publisher": "IEEE, International SoC Design Conference (ISOCC)",
      "releaseDate": "2018"
    },
    {
      "name": "An on-chip detector of transient stress events",
      "publisher": "IEEE Transactions on Electromagnetic Compatibility, Vol. 60, No. 4",
      "releaseDate": "2018"
    },
    {
      "name": "On-chip sensors to measure level of transient events",
      "publisher": "IEEE, 39th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)",
      "releaseDate": "2017"
    }
  ],
  "key_differentiators": {
    "summary": "Core pillars of my senior-scope engineering approach:",
    "points": [
      {
        "header": "Senior-Scope Ownership",
        "detail": "End-to-end ownership of SI/PI analysis, high-speed interface validation, and design-review readiness, operating beyond simple execution to drive program-level decisions."
      },
      {
        "header": "Outcome-Driven Execution",
        "detail": "Focus on translating simulation and lab evidence into concrete design decisions (BOM optimization, layout changes) rather than just generating data."
      },
      {
        "header": "Process Scalability",
        "detail": "Proven ability to build reusable processes, templates, and documentation (e.g., ISO 9001 audits, vendor tooling roadmaps) that enable teams to move faster with fewer re-spins."
      }
    ]
  }
}
