MEM.v,verilog,xil_defaultlib,../../../../AKD_T1.gen/sources_1/ip/MEM_1/sim/MEM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
