#-----------------------------------------------------------
# Webtalk v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 26 21:40:12 2021
# Process ID: 12676
# Current directory: C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.sim/sim_1/behav/xsim/xsim.dir/FPGA_T_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.sim/sim_1/behav/xsim/webtalk.log
# Journal file: C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.sim/sim_1/behav/xsim/xsim.dir/FPGA_T_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.sim/sim_1/behav/xsim/xsim.dir/FPGA_T_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Oct 26 21:40:15 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Oct 26 21:40:15 2021...
