

================================================================
== Vivado HLS Report for 'update_outdata'
================================================================
* Date:           Sun Aug 22 22:27:38 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        iaf-zcu102-721-16bing-pingpang
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      43|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      45|    -|
|Register         |        -|      -|    2084|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|    2084|      88|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |sum_fu_158_p2                |     +    |      0|  0|  33|          26|          26|
    |ap_condition_575             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001    |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001    |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  43|          31|          32|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sig_ioackin_m_axi_input01_V_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_input01_V_WREADY   |   9|          2|    1|          2|
    |input01_V_blk_n_AW                      |   9|          2|    1|          2|
    |input01_V_blk_n_B                       |   9|          2|    1|          2|
    |input01_V_blk_n_W                       |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  45|         10|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_input01_V_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_input01_V_WREADY   |   1|   0|    1|          0|
    |sum_reg_511                             |  26|   0|   26|          0|
    |tmp_10_reg_546                          |  32|   0|   32|          0|
    |tmp_10_reg_546_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_11_reg_551                          |  32|   0|   32|          0|
    |tmp_11_reg_551_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_12_reg_556                          |  32|   0|   32|          0|
    |tmp_12_reg_556_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_13_reg_561                          |  32|   0|   32|          0|
    |tmp_13_reg_561_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_14_reg_566                          |  32|   0|   32|          0|
    |tmp_14_reg_566_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_15_reg_571                          |  32|   0|   32|          0|
    |tmp_15_reg_571_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_16_reg_576                          |  32|   0|   32|          0|
    |tmp_16_reg_576_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_17_reg_581                          |  32|   0|   32|          0|
    |tmp_17_reg_581_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_18_reg_586                          |  32|   0|   32|          0|
    |tmp_18_reg_586_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_19_reg_591                          |  32|   0|   32|          0|
    |tmp_19_reg_591_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_1_reg_496                           |  32|   0|   32|          0|
    |tmp_1_reg_496_pp0_iter1_reg             |  32|   0|   32|          0|
    |tmp_20_reg_596                          |  32|   0|   32|          0|
    |tmp_20_reg_596_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_21_reg_601                          |  32|   0|   32|          0|
    |tmp_21_reg_601_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_22_reg_606                          |  32|   0|   32|          0|
    |tmp_22_reg_606_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_23_reg_611                          |  32|   0|   32|          0|
    |tmp_23_reg_611_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_24_reg_616                          |  32|   0|   32|          0|
    |tmp_24_reg_616_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_25_reg_621                          |  32|   0|   32|          0|
    |tmp_25_reg_621_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_26_reg_626                          |  32|   0|   32|          0|
    |tmp_26_reg_626_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_27_reg_631                          |  32|   0|   32|          0|
    |tmp_27_reg_631_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_28_reg_636                          |  32|   0|   32|          0|
    |tmp_28_reg_636_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_29_reg_641                          |  32|   0|   32|          0|
    |tmp_29_reg_641_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_2_reg_501                           |  32|   0|   32|          0|
    |tmp_2_reg_501_pp0_iter1_reg             |  32|   0|   32|          0|
    |tmp_30_reg_646                          |  32|   0|   32|          0|
    |tmp_30_reg_646_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_31_reg_651                          |  32|   0|   32|          0|
    |tmp_31_reg_651_pp0_iter1_reg            |  32|   0|   32|          0|
    |tmp_3_reg_506                           |  32|   0|   32|          0|
    |tmp_3_reg_506_pp0_iter1_reg             |  32|   0|   32|          0|
    |tmp_5_reg_541                           |  32|   0|   32|          0|
    |tmp_5_reg_541_pp0_iter1_reg             |  32|   0|   32|          0|
    |tmp_6_reg_516                           |  32|   0|   32|          0|
    |tmp_6_reg_516_pp0_iter1_reg             |  32|   0|   32|          0|
    |tmp_7_reg_521                           |  32|   0|   32|          0|
    |tmp_7_reg_521_pp0_iter1_reg             |  32|   0|   32|          0|
    |tmp_8_reg_526                           |  32|   0|   32|          0|
    |tmp_8_reg_526_pp0_iter1_reg             |  32|   0|   32|          0|
    |tmp_9_reg_531                           |  32|   0|   32|          0|
    |tmp_9_reg_531_pp0_iter1_reg             |  32|   0|   32|          0|
    |tmp_reg_491                             |  32|   0|   32|          0|
    |tmp_reg_491_pp0_iter1_reg               |  32|   0|   32|          0|
    |tmp_s_reg_536                           |  32|   0|   32|          0|
    |tmp_s_reg_536_pp0_iter1_reg             |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |2084|   0| 2084|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+------+------------+------------------+--------------+
|         RTL Ports        | Dir | Bits |  Protocol  |   Source Object  |    C Type    |
+--------------------------+-----+------+------------+------------------+--------------+
|ap_clk                    |  in |     1| ap_ctrl_hs |  update_outdata  | return value |
|ap_rst                    |  in |     1| ap_ctrl_hs |  update_outdata  | return value |
|ap_start                  |  in |     1| ap_ctrl_hs |  update_outdata  | return value |
|ap_done                   | out |     1| ap_ctrl_hs |  update_outdata  | return value |
|ap_idle                   | out |     1| ap_ctrl_hs |  update_outdata  | return value |
|ap_ready                  | out |     1| ap_ctrl_hs |  update_outdata  | return value |
|ap_ce                     |  in |     1| ap_ctrl_hs |  update_outdata  | return value |
|input01_V_blk_n_AW        | out |     1| ap_ctrl_hs |  update_outdata  | return value |
|input01_V_blk_n_W         | out |     1| ap_ctrl_hs |  update_outdata  | return value |
|input01_V_blk_n_B         | out |     1| ap_ctrl_hs |  update_outdata  | return value |
|m_axi_input01_V_AWVALID   | out |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_AWREADY   |  in |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_AWADDR    | out |    32|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_AWID      | out |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_AWLEN     | out |    32|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_AWSIZE    | out |     3|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_AWBURST   | out |     2|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_AWLOCK    | out |     2|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_AWCACHE   | out |     4|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_AWPROT    | out |     3|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_AWQOS     | out |     4|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_AWREGION  | out |     4|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_AWUSER    | out |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_WVALID    | out |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_WREADY    |  in |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_WDATA     | out |  1024|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_WSTRB     | out |   128|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_WLAST     | out |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_WID       | out |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_WUSER     | out |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_ARVALID   | out |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_ARREADY   |  in |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_ARADDR    | out |    32|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_ARID      | out |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_ARLEN     | out |    32|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_ARSIZE    | out |     3|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_ARBURST   | out |     2|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_ARLOCK    | out |     2|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_ARCACHE   | out |     4|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_ARPROT    | out |     3|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_ARQOS     | out |     4|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_ARREGION  | out |     4|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_ARUSER    | out |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_RVALID    |  in |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_RREADY    | out |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_RDATA     |  in |  1024|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_RLAST     |  in |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_RID       |  in |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_RUSER     |  in |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_RRESP     |  in |     2|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_BVALID    |  in |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_BREADY    | out |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_BRESP     |  in |     2|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_BID       |  in |     1|    m_axi   |     input01_V    |    pointer   |
|m_axi_input01_V_BUSER     |  in |     1|    m_axi   |     input01_V    |    pointer   |
|num                       |  in |    30|   ap_none  |        num       |    scalar    |
|V_m_r_read                |  in |   256|   ap_none  |    V_m_r_read    |    scalar    |
|i_syn_ex_rr_read          |  in |   256|   ap_none  | i_syn_ex_rr_read |    scalar    |
|i_syn_in_rr_read          |  in |   256|   ap_none  | i_syn_in_rr_read |    scalar    |
|r_ref_r_read              |  in |   256|   ap_none  |   r_ref_r_read   |    scalar    |
|input01_V_offset          |  in |    25|   ap_none  | input01_V_offset |    scalar    |
+--------------------------+-----+------+------------+------------------+--------------+

