python2 ./pr_flow.py bnn 



===========================================================================
prflow: version.2019.7 from IC group@Upenn
The scripts for benchmark  bnn will be generated.
We will reuse the previous overlay!
Subfunction implementation information:
Place and Route mode: noquick
	fp_conv              -> page_X2Y3
	bin_conv             -> page_X2Y4
	bin_dense            -> page_X3Y3
	wt_36_0_start        -> page_X0Y3
	wt_36_1              -> page_X0Y4
	wt_36_2              -> page_X0Y5
	wt_36_3              -> page_X0Y6
	wt_32_4_start        -> page_X2Y5
	wt_32_5              -> page_X2Y6
	wt_36_6              -> page_X3Y6
	wt_36_7              -> page_X3Y5
	wt_10_8              -> page_X3Y4
	wt_20_9_start        -> page_X2Y2
	wt_20_10             -> page_X2Y1
	wt_20_11             -> page_X2Y0
	wt_36_12             -> page_X3Y0
	wt_36_13             -> page_X3Y1
	wt_12_14             -> page_X3Y2
===========================================================================



maximum used wires for all the pages
X0Y0 [0, 0, 0, 0]
X0Y1 [0, 0, 0, 0]
X0Y2 [0, 0, 0, 0]
X0Y3 [0, 67, 0, 0]
X0Y4 [0, 66, 67, 33]
X0Y5 [0, 33, 66, 33]
X0Y6 [0, 0, 33, 33]
X1Y0 [0, 0, 0, 0]
X1Y1 [0, 0, 0, 0]
X1Y2 [0, 130, 0, 0]
X1Y3 [0, 0, 130, 130]
X1Y4 [33, 33, 0, 34]
X1Y5 [33, 33, 33, 33]
X1Y6 [33, 0, 33, 0]
X2Y0 [0, 33, 0, 33]
X2Y1 [0, 33, 33, 0]
X2Y2 [0, 33, 33, 0]
X2Y3 [130, 67, 33, 129]
X2Y4 [34, 33, 67, 33]
X2Y5 [33, 33, 33, 0]
X2Y6 [0, 0, 33, 33]
X3Y0 [33, 33, 0, 0]
X3Y1 [0, 33, 33, 0]
X3Y2 [0, 33, 33, 0]
X3Y3 [129, 66, 33, 0]
X3Y4 [33, 33, 66, 0]
X3Y5 [0, 33, 33, 0]
X3Y6 [33, 0, 33, 0]
cd workspace/F002_hls_bnn && ./main.sh

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj'.
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_4_start_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_5_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj'.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/wt_36_12.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/wt_32_4_start_prj/wt_32_4_start/wt_32_4_start.aps file found.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj'.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/wt_32_5_prj/wt_32_5/wt_32_5.aps file found.
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/wt_20_10.aps file found.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj'.
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/wt_36_2.aps file found.
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/vivado_hls'
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/bin_dense.aps file found.
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/wt_36_0_start.aps file found.
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_7_prj'.
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/wt_20_9_start.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/wt_36_7_prj/wt_36_7/wt_36_7.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/wt_36_3.aps file found.
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj'.
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj'.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/wt_36_6.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/wt_36_1.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/wt_12_14_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/wt_36_13.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/wt_12_14_prj/wt_12_14/wt_12_14.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/bin_conv_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj'.
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/bin_conv_prj/bin_conv/bin_conv.aps file found.
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/fp_conv.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/wt_10_8.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] For user 'ylxiao' on host 'icgrid49.seas.upenn.edu' (Linux_x86_64 version 5.3.18-lp152.50-default) on Sun May 09 17:47:56 EDT 2021
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_5_prj/wt_32_5'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_4_start_prj/wt_32_4_start'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] On os "openSUSE Leap 15.2"
INFO: [HLS 200-10] In directory '/tmp/direct_wires/workspace/F002_hls_bnn'
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Opening project '/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
WARNING: [HLS 200-40] No /tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/wt_20_11.aps file found.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_7_prj/wt_36_7'.
INFO: [HLS 200-10] Adding test bench file '../../input_files/hls_src/bnn/host/Test_host.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_0.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_conv_para.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_8.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/fp_conv_wt.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_3.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/bin_dense_para_1.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/input_data.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/accel.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_48.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/Typedefs.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_16.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_7.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_4.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/wt_12_14_prj/wt_12_14'.
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_2.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Adding design file '../../input_files/hls_src/bnn/sdsoc/wt_24.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/bin_conv_prj/bin_conv'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11'.
INFO: [HLS 200-10] Creating and opening solution '/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8'.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '../../input_files/hls_src/bnn/sdsoc/bnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106248 ; free virtual = 140584
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106247 ; free virtual = 140584
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 105667 ; free virtual = 140053
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 105665 ; free virtual = 140051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 105410 ; free virtual = 139806
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 105408 ; free virtual = 139805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 105144 ; free virtual = 139544
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 105936 ; free virtual = 140355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 105935 ; free virtual = 140353
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 105820 ; free virtual = 140253
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 105875 ; free virtual = 140312
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 105871 ; free virtual = 140308
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106094 ; free virtual = 140544
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106093 ; free virtual = 140543
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 105953 ; free virtual = 140409
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 105919 ; free virtual = 140378
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wt_12_14' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wt_12_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.54 seconds; current allocated memory: 143.587 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 143.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wt_12_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_12_14/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_12_14/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wt_12_14' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'wt_12_14_bin_dense_par_1_5_0' to 'wt_12_14_bin_densbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wt_12_14'.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 476.895 ; gain = 128.207 ; free physical = 105859 ; free virtual = 140320
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 144.164 MB.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 476.895 ; gain = 128.207 ; free physical = 106431 ; free virtual = 140898
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 106472 ; free virtual = 140942
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 106471 ; free virtual = 140941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [RTMG 210-279] Implementing memory 'wt_12_14_bin_densbkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 106310 ; free virtual = 140786
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 106309 ; free virtual = 140784
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 542.160 ; gain = 193.473 ; free physical = 106218 ; free virtual = 140702
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 106204 ; free virtual = 140691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 106202 ; free virtual = 140690
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 542.160 ; gain = 193.473 ; free physical = 106886 ; free virtual = 141388
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wt_36_12' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wt_36_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 106871 ; free virtual = 141373
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.52 seconds; current allocated memory: 146.801 MB.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 106822 ; free virtual = 141327
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 476.895 ; gain = 128.207 ; free physical = 106808 ; free virtual = 141316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 146.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wt_36_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_12/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_12/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wt_36_12' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'wt_36_12_bin_dense_par_1_3_0' to 'wt_36_12_bin_densbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wt_36_12_bin_dense_par_1_3_1' to 'wt_36_12_bin_denscud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wt_36_12'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 147.487 MB.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 106850 ; free virtual = 141383
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 476.895 ; gain = 128.207 ; free physical = 106875 ; free virtual = 141409
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 542.137 ; gain = 193.453 ; free physical = 106863 ; free virtual = 141400
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 476.887 ; gain = 128.207 ; free physical = 106767 ; free virtual = 141308
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 106760 ; free virtual = 141300
INFO: [SYSC 207-301] Generating SystemC RTL for wt_12_14.
INFO: [VHDL 208-304] Generating VHDL RTL for wt_12_14.
INFO: [VLOG 209-307] Generating Verilog RTL for wt_12_14.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 106749 ; free virtual = 141290
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wt_20_11' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wt_20_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.22 seconds; current allocated memory: 144.456 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 542.137 ; gain = 193.453 ; free physical = 106686 ; free virtual = 141232
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wt_32_4_start' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wt_32_4_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 144.640 MB.
INFO: [HLS 200-111]  Elapsed time: 52.55 seconds; current allocated memory: 146.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 146.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wt_20_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_20_11/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_20_11/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wt_20_11' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'wt_20_11_bin_dense_par_1_2_0' to 'wt_20_11_bin_densbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wt_20_11_bin_dense_par_1_2_1' to 'wt_20_11_bin_denscud' due to the length limit 20
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wt_32_4_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_32_4_start/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_32_4_start/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_32_4_start/Output_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wt_32_4_start' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'wt_32_4_start_bin_dense_par_0_0_0' to 'wt_32_4_start_binbkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wt_32_4_start'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'wt_20_11'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 146.611 MB.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 145.193 MB.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 476.887 ; gain = 128.207 ; free physical = 106623 ; free virtual = 141182
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 106488 ; free virtual = 141051
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 476.887 ; gain = 128.207 ; free physical = 106639 ; free virtual = 141214
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [RTMG 210-279] Implementing memory 'wt_36_12_bin_densbkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 106787 ; free virtual = 141372
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wt_20_9_start' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wt_20_9_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.99 seconds; current allocated memory: 144.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 144.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wt_20_9_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_20_9_start/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_20_9_start/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wt_20_9_start' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'wt_20_9_start_bin_dense_par_1_0_0' to 'wt_20_9_start_binbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wt_20_9_start_bin_dense_par_1_0_1' to 'wt_20_9_start_bincud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wt_20_9_start'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 542.152 ; gain = 193.473 ; free physical = 106664 ; free virtual = 141254
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 144.958 MB.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 476.887 ; gain = 128.207 ; free physical = 106586 ; free virtual = 141180
INFO: [RTMG 210-279] Implementing memory 'wt_20_11_bin_densbkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106624 ; free virtual = 141222
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106621 ; free virtual = 141219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 542.152 ; gain = 193.473 ; free physical = 106587 ; free virtual = 141191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wt_36_13' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wt_36_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106626 ; free virtual = 141231
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106625 ; free virtual = 141231
INFO: [HLS 200-10] Starting code transformations ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.3 seconds; current allocated memory: 146.770 MB.
INFO: [RTMG 210-279] Implementing memory 'wt_32_4_start_binbkb_rom' using auto ROMs.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 146.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wt_36_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_13/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_13/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wt_36_13' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'wt_36_13_bin_dense_par_1_4_0' to 'wt_36_13_bin_densbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wt_36_13_bin_dense_par_1_4_1' to 'wt_36_13_bin_denscud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wt_36_13'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 147.508 MB.
INFO: [RTMG 210-279] Implementing memory 'wt_20_9_start_binbkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106295 ; free virtual = 140916
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106293 ; free virtual = 140914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 542.145 ; gain = 193.465 ; free physical = 106269 ; free virtual = 140893
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106469 ; free virtual = 141106
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106468 ; free virtual = 141105
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 542.145 ; gain = 193.465 ; free physical = 106432 ; free virtual = 141087
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wt_36_3' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wt_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [RTMG 210-279] Implementing memory 'wt_20_11_bin_denscud_rom' using auto ROMs.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.25 seconds; current allocated memory: 146.728 MB.
INFO: [RTMG 210-279] Implementing memory 'wt_36_13_bin_densbkb_rom' using auto ROMs.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 146.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wt_36_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_3/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_3/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wt_36_3' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'wt_36_3_bin_conv_par_0_3_0' to 'wt_36_3_bin_conv_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wt_36_3_bin_conv_par_0_3_1' to 'wt_36_3_bin_conv_cud' due to the length limit 20
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 106673 ; free virtual = 141339
INFO: [RTGEN 206-100] Finished creating RTL model for 'wt_36_3'.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 147.449 MB.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 106579 ; free virtual = 141250
INFO: [RTMG 210-279] Implementing memory 'wt_20_9_start_bincud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 106461 ; free virtual = 141137
INFO: [SYSC 207-301] Generating SystemC RTL for wt_20_11.
INFO: [VHDL 208-304] Generating VHDL RTL for wt_20_11.
INFO: [VLOG 209-307] Generating Verilog RTL for wt_20_11.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 478.383 ; gain = 129.699 ; free physical = 106446 ; free virtual = 141124
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106476 ; free virtual = 141158
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106474 ; free virtual = 141156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 106386 ; free virtual = 141071
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 542.168 ; gain = 193.484 ; free physical = 106383 ; free virtual = 141071
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 106278 ; free virtual = 140974
INFO: [SYSC 207-301] Generating SystemC RTL for wt_20_9_start.
INFO: [VHDL 208-304] Generating VHDL RTL for wt_20_9_start.
INFO: [VLOG 209-307] Generating Verilog RTL for wt_20_9_start.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1194: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 106252 ; free virtual = 140952
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 106248 ; free virtual = 140950
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 478.383 ; gain = 129.699 ; free physical = 106235 ; free virtual = 140938
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106259 ; free virtual = 140964
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 106254 ; free virtual = 140959
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 542.168 ; gain = 193.484 ; free physical = 106241 ; free virtual = 140948
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wt_36_0_start' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wt_36_0_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.73 seconds; current allocated memory: 146.667 MB.
INFO: [RTMG 210-279] Implementing memory 'wt_36_3_bin_conv_bkb_rom' using auto ROMs.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 146.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wt_36_0_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_0_start/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_0_start/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_0_start/Output_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wt_36_0_start' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'wt_36_0_start_bin_conv_par_0_0_0' to 'wt_36_0_start_binbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wt_36_0_start_bin_conv_par_0_0_1' to 'wt_36_0_start_bincud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wt_36_0_start'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 147.318 MB.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 106290 ; free virtual = 141012
INFO: [XFORM 203-102] Automatically partitioning small array 'n_outputs_table' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'n_inputs_table' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'n_outputs_table' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'n_inputs_table' in dimension 1 completely.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106285 ; free virtual = 141018
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 106283 ; free virtual = 141016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 106267 ; free virtual = 141002
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 542.137 ; gain = 193.453 ; free physical = 106247 ; free virtual = 140981
INFO: [SYSC 207-301] Generating SystemC RTL for wt_32_4_start.
INFO: [VHDL 208-304] Generating VHDL RTL for wt_32_4_start.
INFO: [VLOG 209-307] Generating Verilog RTL for wt_32_4_start.
INFO: [RTMG 210-279] Implementing memory 'wt_36_12_bin_denscud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 106171 ; free virtual = 140909
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wt_10_8' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wt_10_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1075:1) in function 'read_kh'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1180:41) to (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1195:9) in function 'bin_dense'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1196:41) to (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1212:15) in function 'bin_dense'... converting 4 basic blocks.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [XFORM 203-602] Inlining function 'read_kh' into 'bin_dense' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1180) automatically.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_dense' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1079)...3 expression(s) balanced.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.25 seconds; current allocated memory: 143.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 143.184 MB.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 542.121 ; gain = 193.438 ; free physical = 106087 ; free virtual = 140827
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wt_10_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_10_8/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_10_8/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wt_10_8' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'wt_10_8_bin_dense_par_0_4_0' to 'wt_10_8_bin_densebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wt_10_8_bin_dense_par_0_4_1' to 'wt_10_8_bin_densecud' due to the length limit 20
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 542.137 ; gain = 193.453 ; free physical = 106070 ; free virtual = 140813
INFO: [RTGEN 206-100] Finished creating RTL model for 'wt_10_8'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 143.736 MB.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1148:32) in function 'bin_dense' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_DENSE_O' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1146:76) in function 'bin_dense' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 542.137 ; gain = 193.453 ; free physical = 106030 ; free virtual = 140778
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 476.895 ; gain = 128.207 ; free physical = 106029 ; free virtual = 140779
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-10] Synthesizing 'wt_32_5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wt_32_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.58 seconds; current allocated memory: 146.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 146.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wt_32_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_32_5/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_32_5/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wt_32_5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'wt_32_5_bin_dense_par_0_1_0' to 'wt_32_5_bin_densebkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wt_32_5'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 146.738 MB.
INFO: [RTMG 210-279] Implementing memory 'wt_36_0_start_binbkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 476.895 ; gain = 128.207 ; free physical = 105937 ; free virtual = 140695
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 542.121 ; gain = 193.438 ; free physical = 105928 ; free virtual = 140687
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 542.160 ; gain = 193.473 ; free physical = 105928 ; free virtual = 140686
INFO: [HLS 200-10] Synthesizing 'bin_dense' ...
INFO: [SYSC 207-301] Generating SystemC RTL for wt_36_12.
INFO: [VHDL 208-304] Generating VHDL RTL for wt_36_12.
INFO: [VLOG 209-307] Generating Verilog RTL for wt_36_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [RTMG 210-279] Implementing memory 'wt_10_8_bin_densebkb_rom' using auto ROMs.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1124) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1123).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_DENSE_I'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.1 seconds; current allocated memory: 151.345 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 2 loops out of a total 5 loops have been pipelined in this design.
INFO: [RTMG 210-279] Implementing memory 'wt_36_13_bin_denscud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 105748 ; free virtual = 140518
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 152.887 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 478.852 ; gain = 130.164 ; free physical = 105862 ; free virtual = 140642
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 105842 ; free virtual = 140622
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wt_20_10' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wt_20_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [RTMG 210-279] Implementing memory 'wt_10_8_bin_densecud_rom' using auto ROMs.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.34 seconds; current allocated memory: 144.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 144.624 MB.
INFO: [RTMG 210-279] Implementing memory 'wt_32_5_bin_densebkb_rom' using auto ROMs.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wt_20_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_20_10/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_20_10/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wt_20_10' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'wt_20_10_bin_dense_par_1_1_0' to 'wt_20_10_bin_densbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wt_20_10_bin_dense_par_1_1_1' to 'wt_20_10_bin_denscud' due to the length limit 20
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 105877 ; free virtual = 140664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 349.113 ; gain = 0.426 ; free physical = 105877 ; free virtual = 140664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [RTGEN 206-100] Finished creating RTL model for 'wt_20_10'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 145.175 MB.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 478.852 ; gain = 130.164 ; free physical = 105817 ; free virtual = 140613
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 540.891 ; gain = 192.207 ; free physical = 105775 ; free virtual = 140573
INFO: [SYSC 207-301] Generating SystemC RTL for wt_10_8.
INFO: [VHDL 208-304] Generating VHDL RTL for wt_10_8.
INFO: [VLOG 209-307] Generating Verilog RTL for wt_10_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bin_dense/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bin_dense/Input_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bin_dense/Input_3_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bin_dense/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bin_dense' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'layer' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'bin_dense_dmem_tmp_V' to 'bin_dense_dmem_tmbkb' due to the length limit 20
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 542.152 ; gain = 193.473 ; free physical = 105769 ; free virtual = 140566
INFO: [SYSC 207-301] Generating SystemC RTL for wt_36_13.
INFO: [VHDL 208-304] Generating VHDL RTL for wt_36_13.
INFO: [VLOG 209-307] Generating Verilog RTL for wt_36_13.
INFO: [SYN 201-210] Renamed object name 'bin_dense_mux_32_22_1_1' to 'bin_dense_mux_32_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_dense_mac_muladd_16s_20s_28s_34_1_1' to 'bin_dense_mac_muldEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'bin_dense_mac_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bin_dense_mux_32_cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_dense'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 155.814 MB.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [RTMG 210-279] Implementing memory 'wt_36_3_bin_conv_cud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 105893 ; free virtual = 140704
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 105830 ; free virtual = 140647
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wt_36_1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wt_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.55 seconds; current allocated memory: 158.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 105863 ; free virtual = 140682
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 349.105 ; gain = 0.426 ; free physical = 105863 ; free virtual = 140682
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 158.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wt_36_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_1/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_1/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wt_36_1' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'wt_36_1_bin_conv_par_0_1_0' to 'wt_36_1_bin_conv_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wt_36_1_bin_conv_par_0_1_1' to 'wt_36_1_bin_conv_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wt_36_1'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 159.524 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 542.145 ; gain = 193.465 ; free physical = 105802 ; free virtual = 140627
INFO: [SYSC 207-301] Generating SystemC RTL for wt_36_3.
INFO: [VHDL 208-304] Generating VHDL RTL for wt_36_3.
INFO: [VLOG 209-307] Generating Verilog RTL for wt_36_3.
INFO: [RTMG 210-279] Implementing memory 'wt_20_10_bin_densbkb_rom' using auto ROMs.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [RTMG 210-279] Implementing memory 'wt_36_0_start_bincud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 476.895 ; gain = 128.207 ; free physical = 105744 ; free virtual = 140575
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:391).
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:389).
INFO: [XFORM 203-603] Inlining function 'encode_bit' into 'bin_conv' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:386).
INFO: [XFORM 203-603] Inlining function 'conv3x3b' into 'conv_word' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:133).
INFO: [XFORM 203-603] Inlining function 'process_word' into 'bin_conv' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:397).
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 105763 ; free virtual = 140599
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 349.109 ; gain = 0.426 ; free physical = 105761 ; free virtual = 140597
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 478.551 ; gain = 129.871 ; free physical = 105752 ; free virtual = 140591
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [RTMG 210-278] Implementing memory 'bin_dense_dmem_tmbkb_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-279] Implementing memory 'bin_dense_kh_mem_2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'bin_dense_kh_mem_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'bin_dense_kh_mem_1_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'bin_dense_dmem_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 476.895 ; gain = 128.207 ; free physical = 105683 ; free virtual = 140527
INFO: [RTMG 210-279] Implementing memory 'wt_36_1_bin_conv_bkb_rom' using auto ROMs.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/bnn/sdsoc/bnn.cpp:356: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 542.121 ; gain = 193.438 ; free physical = 105609 ; free virtual = 140463
INFO: [SYSC 207-301] Generating SystemC RTL for bin_dense.
INFO: [VHDL 208-304] Generating VHDL RTL for bin_dense.
INFO: [VLOG 209-307] Generating Verilog RTL for bin_dense.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 478.551 ; gain = 129.871 ; free physical = 105591 ; free virtual = 140446
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 542.168 ; gain = 193.484 ; free physical = 105575 ; free virtual = 140429
INFO: [SYSC 207-301] Generating SystemC RTL for wt_36_0_start.
INFO: [VHDL 208-304] Generating VHDL RTL for wt_36_0_start.
INFO: [VLOG 209-307] Generating Verilog RTL for wt_36_0_start.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_WORDS_IN_PHASE' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:327) in function 'bin_conv' for pipelining.
INFO: [RTMG 210-279] Implementing memory 'wt_20_10_bin_denscud_rom' using auto ROMs.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'conv_word' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:126).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:301) in function 'bin_conv' completely.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 476.887 ; gain = 128.207 ; free physical = 105565 ; free virtual = 140425
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:311) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_LOAD_WTS' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:354) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.1.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:355) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.2' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:384) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.2.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:385) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.3' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:162) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.3.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:166) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.3.2' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:173) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.4' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:186) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.4.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:192) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.4.2' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:199) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.4.3' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:208) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.5' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:439) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.5.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:440) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.6' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:448) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.4.2' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:486) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.4.3' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:493) in function 'bin_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:131) in function 'conv_word' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:132) in function 'conv_word' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:111) in function 'conv_word' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:112) in function 'conv_word' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 542.141 ; gain = 193.453 ; free physical = 105448 ; free virtual = 140314
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 476.887 ; gain = 128.207 ; free physical = 105411 ; free virtual = 140282
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 542.137 ; gain = 193.453 ; free physical = 105355 ; free virtual = 140229
INFO: [SYSC 207-301] Generating SystemC RTL for wt_32_5.
INFO: [VHDL 208-304] Generating VHDL RTL for wt_32_5.
INFO: [VLOG 209-307] Generating Verilog RTL for wt_32_5.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 542.141 ; gain = 193.453 ; free physical = 105292 ; free virtual = 140167
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wt_36_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wt_36_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 105248 ; free virtual = 140124
INFO: [SYSC 207-301] Generating SystemC RTL for wt_20_10.
INFO: [VHDL 208-304] Generating VHDL RTL for wt_20_10.
INFO: [VLOG 209-307] Generating Verilog RTL for wt_20_10.
INFO: [HLS 200-111]  Elapsed time: 60.69 seconds; current allocated memory: 146.436 MB.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 146.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wt_36_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_7/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_7/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wt_36_7' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'wt_36_7_bin_dense_par_0_3_0' to 'wt_36_7_bin_densebkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wt_36_7'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 147.161 MB.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 542.152 ; gain = 193.473 ; free physical = 105325 ; free virtual = 140206
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 105284 ; free virtual = 140171
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 542.152 ; gain = 193.473 ; free physical = 105274 ; free virtual = 140160
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wt_36_6' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wt_36_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.1 seconds; current allocated memory: 146.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 146.972 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wt_36_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_6/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_6/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wt_36_6' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'wt_36_6_bin_dense_par_0_2_0' to 'wt_36_6_bin_densebkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wt_36_6_bin_dense_par_0_2_1' to 'wt_36_6_bin_densecud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wt_36_6'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 147.524 MB.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 476.891 ; gain = 128.207 ; free physical = 105215 ; free virtual = 140104
INFO: [RTMG 210-279] Implementing memory 'wt_36_7_bin_densebkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'wt_36_1_bin_conv_cud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 542.152 ; gain = 193.469 ; free physical = 104988 ; free virtual = 139886
INFO: [RTMG 210-279] Implementing memory 'wt_36_6_bin_densebkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 542.152 ; gain = 193.469 ; free physical = 104858 ; free virtual = 139757
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'wt_36_2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'wt_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.6 seconds; current allocated memory: 146.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 146.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'wt_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_2/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'wt_36_2/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'wt_36_2' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'wt_36_2_bin_conv_par_0_2_0' to 'wt_36_2_bin_conv_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'wt_36_2_bin_conv_par_0_2_1' to 'wt_36_2_bin_conv_cud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'wt_36_2'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 147.505 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 540.895 ; gain = 192.207 ; free physical = 104778 ; free virtual = 139682
INFO: [SYSC 207-301] Generating SystemC RTL for wt_36_1.
INFO: [VHDL 208-304] Generating VHDL RTL for wt_36_1.
INFO: [VLOG 209-307] Generating Verilog RTL for wt_36_1.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [RTMG 210-279] Implementing memory 'wt_36_2_bin_conv_bkb_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 542.141 ; gain = 193.453 ; free physical = 104464 ; free virtual = 139376
INFO: [SYSC 207-301] Generating SystemC RTL for wt_36_7.
INFO: [VHDL 208-304] Generating VHDL RTL for wt_36_7.
INFO: [VLOG 209-307] Generating Verilog RTL for wt_36_7.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [XFORM 203-131] Reshaping array 'fixed_buffer.V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:244) in dimension 2 with a cyclic factor of 32.
INFO: [RTMG 210-279] Implementing memory 'wt_36_6_bin_densecud_rom' using auto ROMs.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.3.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:474) in function 'bin_conv' partially with a factor of 32.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [XFORM 203-101] Partitioning array 'line_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params.V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:242) in dimension 1 completely.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 542.152 ; gain = 193.473 ; free physical = 104109 ; free virtual = 139028
INFO: [SYSC 207-301] Generating SystemC RTL for wt_36_6.
INFO: [VHDL 208-304] Generating VHDL RTL for wt_36_6.
INFO: [VLOG 209-307] Generating Verilog RTL for wt_36_6.
INFO: [XFORM 203-101] Partitioning array 'word_buffer.V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:246) in dimension 1 completely.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [XFORM 203-101] Partitioning array 'old_word_buffer.V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:248) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_out_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lb' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:254) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'rb' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:256) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_params.V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:242) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'word_buffer.V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:246) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'old_word_buffer.V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:248) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer'  in dimension 3 completely.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [RTMG 210-279] Implementing memory 'wt_36_2_bin_conv_cud_rom' using auto ROMs.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 542.152 ; gain = 193.469 ; free physical = 103085 ; free virtual = 138010
INFO: [SYSC 207-301] Generating SystemC RTL for wt_36_2.
INFO: [VHDL 208-304] Generating VHDL RTL for wt_36_2.
INFO: [VLOG 209-307] Generating Verilog RTL for wt_36_2.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:05 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:05 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:06 2021...
INFO: [HLS 200-112] Total elapsed time: 70.04 seconds; peak allocated memory: 144.958 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:06 2021...
INFO: [HLS 200-112] Total elapsed time: 70.01 seconds; peak allocated memory: 144.164 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:06 2021...
INFO: [HLS 200-112] Total elapsed time: 70.17 seconds; peak allocated memory: 146.611 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:06 2021...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
cd workspace/F003_syn_bnn && ./main.sh
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:06 2021...
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
/tmp/direct_wires/workspace/F003_syn_bnn
INFO: [HLS 200-112] Total elapsed time: 70.22 seconds; peak allocated memory: 145.193 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:06 2021...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:07 2021...
INFO: [HLS 200-112] Total elapsed time: 71.64 seconds; peak allocated memory: 147.487 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:07 2021...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 478.387 ; gain = 129.703 ; free physical = 103570 ; free virtual = 138500
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1331) automatically.
WARNING: [SYNCHK 200-23] ../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1326: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 478.387 ; gain = 129.703 ; free physical = 103507 ; free virtual = 138440
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:10 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:10 2021...
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_CONV_COLS' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1336) in function 'fp_conv' for pipelining.
INFO: [HLS 200-112] Total elapsed time: 74.46 seconds; peak allocated memory: 143.736 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:10 2021...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_LOAD_WTS' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1324) in function 'fp_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2.1.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1345) in function 'fp_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2.1.1.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1354) in function 'fp_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2.1.1.1.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1355) in function 'fp_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2.1.1.2' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1360) in function 'fp_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2.1.2' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1381) in function 'fp_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2.1.2.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1382) in function 'fp_conv' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2.1.2.1.1' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1383) in function 'fp_conv' completely.
INFO: [HLS 200-112] Total elapsed time: 74.45 seconds; peak allocated memory: 147.508 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:10 2021...
INFO: [XFORM 203-102] Partitioning array 'pix.V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1344) automatically.
INFO: [XFORM 203-101] Partitioning array 'wt_mem'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1288) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outwords.V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1292) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'wtbuf.V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1294) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1288) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'win.V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1288) in dimension 3 completely.
INFO: [XFORM 203-602] Inlining function 'load_kh<ap_fixed<16, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >' into 'fp_conv' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1331) automatically.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1336:58) to (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1370:15) in function 'fp_conv'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1351:43) to (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1370:15) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1351:43) to (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1370:15) in function 'fp_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1318:36) to (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1335:39) in function 'fp_conv'... converting 8 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'fp_conv' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1271)...26 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 542.102 ; gain = 193.418 ; free physical = 104097 ; free virtual = 139035

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_CONV_ROWS' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1335:56) in function 'fp_conv'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_FP_CONV_O' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1318:36) in function 'fp_conv' : 

more than one sub loop.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 542.102 ; gain = 193.418 ; free physical = 103916 ; free virtual = 138854
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fp_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:12 2021...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_CONV_ROWS_LOOP_CONV_COLS'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lbuf_V_load_5', ../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1372) on array 'lbuf.V', ../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1290 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lbuf_V'.
INFO: [HLS 200-112] Total elapsed time: 76.78 seconds; peak allocated memory: 147.449 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:13 2021...
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 6, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_OUTPUT'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'Output_1_V_V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1406) and wire write on port 'Output_1_V_V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:1405).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 77.19 seconds; current allocated memory: 153.531 MB.
WARNING: [HLS 200-433] Loop  + LOOP_CONV_ROWS_LOOP_CONV_COLS has an initiation interval that is equal to the pipeline depth (6) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [BIND 205-101] Binding ...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:13 2021...
INFO: [HLS 200-112] Total elapsed time: 77.79 seconds; peak allocated memory: 147.318 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:13 2021...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 155.241 MB.
WARNING: [HLS 200-433] Loop  + LOOP_CONV_ROWS_LOOP_CONV_COLS has an initiation interval that is equal to the pipeline depth (6) - this results in an unpipelined loop.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:14 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:14 2021...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fp_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fp_conv/Input_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fp_conv/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fp_conv/Output_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fp_conv' to 'ap_ctrl_hs'.
INFO: [HLS 200-112] Total elapsed time: 78.6 seconds; peak allocated memory: 155.814 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:14 2021...
INFO: [HLS 200-112] Total elapsed time: 78.62 seconds; peak allocated memory: 146.738 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:14 2021...
INFO: [SYN 201-210] Renamed object name 'fp_conv_mux_164_64_1_1' to 'fp_conv_mux_164_6bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fp_conv_mux_164_6bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fp_conv'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 158.164 MB.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:15 2021...
INFO: [HLS 200-112] Total elapsed time: 79.05 seconds; peak allocated memory: 145.175 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:15 2021...
WARNING: [HLS 200-433] Loop  + LOOP_CONV_ROWS_LOOP_CONV_COLS has an initiation interval that is equal to the pipeline depth (6) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop  + LOOP_CONV_ROWS_LOOP_CONV_COLS has an initiation interval that is equal to the pipeline depth (6) - this results in an unpipelined loop.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [HLS 200-433] Loop  + LOOP_CONV_ROWS_LOOP_CONV_COLS has an initiation interval that is equal to the pipeline depth (6) - this results in an unpipelined loop.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [RTMG 210-279] Implementing memory 'fp_conv_wt_mem_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fp_conv_kh_mem_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_lbuf_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'fp_conv_dmem_V_ram (RAM)' using block RAMs.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 542.102 ; gain = 193.418 ; free physical = 102791 ; free virtual = 137739
INFO: [SYSC 207-301] Generating SystemC RTL for fp_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for fp_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for fp_conv.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:18 2021...
INFO: [HLS 200-112] Total elapsed time: 82.39 seconds; peak allocated memory: 159.524 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:18 2021...
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:19 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:19 2021...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v
INFO: [HLS 200-112] Total elapsed time: 83.41 seconds; peak allocated memory: 147.161 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:19 2021...
INFO: [HLS 200-112] Total elapsed time: 83.3 seconds; peak allocated memory: 147.524 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:19 2021...

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_fp_conv.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_wt_20_9_start.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./syn_page.tcl
# add_files -norecurse ../../F001_static_32_leaves/src/stream_shell.v
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31731 
Command: synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
INFO: Helper process launched with PID 31775 
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1100.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_wt_36_12.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1100 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1100 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31819 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/switchbox_prj/switchbox/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_switchbox.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0011.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_wt_36_3.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Command: synth_design -top pe_empty0011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31865 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/wt_36_7_prj/wt_36_7/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set dir "../../F002_hls_bnn/switchbox_prj/switchbox/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1111.v
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_wt_36_7.log "a"]
# set logFileId [open ./runLog_switchbox.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# set start_time [clock seconds]
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# set_param general.maxThreads  8 
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: Launching helper process for spawning children vivado processes
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Helper process launched with PID 31909 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/wt_12_14_prj/wt_12_14/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_wt_12_14.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31954 
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31957 
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32042 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/bin_conv_prj/bin_conv/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_bin_conv.log "a"]
# set_param general.maxThreads  8
# set start_time [clock seconds]
# add_files  -norecurse ./pe_empty1110.v
# set_param general.maxThreads  8 
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_bin_dense.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Helper process launched with PID 32087 
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32090 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_wt_10_8.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32176 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# set dir "../../F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog"
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0111.v
# set_param general.maxThreads  8
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# add_files  -norecurse ./pe_empty1010.v
# set logFileId [open ./runLog_wt_36_1.log "a"]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# set logFileId [open ./runLog_wt_36_6.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1010 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1010 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
Command: synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# set dir "../../F002_hls_bnn/switchbox_prj/switchbox/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1121.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_switchbox.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1121 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Command: synth_design -top pe_empty1121 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog"
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set dir "../../F002_hls_bnn/wt_32_5_prj/wt_32_5/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0101.v
# add_files  -norecurse ./pe_empty1011.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_wt_32_5.log "a"]
# set logFileId [open ./runLog_wt_20_11.log "a"]
# set start_time [clock seconds]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# set_param general.maxThreads  8 
# synth_design -top pe_empty0101 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# synth_design -top pe_empty1011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32223 
INFO: Launching helper process for spawning children vivado processes
Command: synth_design -top pe_empty0101 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Helper process launched with PID 32227 
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_wt_20_10.log "a"]
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set start_time [clock seconds]
# set dir "../../F002_hls_bnn/switchbox_prj/switchbox/syn/verilog"
# set_param general.maxThreads  8 
# set contents [glob -nocomplain -directory $dir *]
# synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1011.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_switchbox.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32273 
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Command: synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1011 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32296 
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32314 
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/wt_32_4_start_prj/wt_32_4_start/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_wt_32_4_start.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32368 
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32378 
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: synth_design -top pe_empty1111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32466 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0111.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_wt_36_2.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty0101.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_wt_36_0_start.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty0101 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty0111 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
Command: synth_design -top pe_empty0101 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32572 
INFO: Helper process launched with PID 32573 
# add_files -norecurse ../../F001_static_32_leaves/src/RelayStation.v
# set dir "../../F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog"
# set contents [glob -nocomplain -directory $dir *]
# foreach item $contents {
#   if { [regexp {.*\.tcl} $item] } {
#     source $item
#   } else {
#     add_files -norecurse $item
#   }
# }
# set_param general.maxThreads  8
# add_files  -norecurse ./pe_empty1110.v
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# set logFileId [open ./runLog_wt_36_13.log "a"]
# set start_time [clock seconds]
# set_param general.maxThreads  8 
# synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Command: synth_design -top pe_empty1110 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32670 
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:23 2021...
INFO: [HLS 200-112] Total elapsed time: 87.91 seconds; peak allocated memory: 147.505 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:23 2021...
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 100452 ; free virtual = 135403
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 100408 ; free virtual = 135359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1292.070 ; gain = 89.000 ; free physical = 100351 ; free virtual = 135302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 100273 ; free virtual = 135223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 100268 ; free virtual = 135218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.070 ; gain = 89.000 ; free physical = 100193 ; free virtual = 135143
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 100191 ; free virtual = 135141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1292.070 ; gain = 89.000 ; free physical = 100129 ; free virtual = 135080
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.070 ; gain = 89.000 ; free physical = 100121 ; free virtual = 135071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 100082 ; free virtual = 135033
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_bnn/X1Y5/pe_empty1111.v:1]
	Parameter EAST_WIDTH bound to: 68 - type: integer 
	Parameter WEST_WIDTH bound to: 260 - type: integer 
	Parameter NORTH_WIDTH bound to: 260 - type: integer 
	Parameter SOUTH_WIDTH bound to: 166 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1111' (2#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X1Y5/pe_empty1111.v:1]
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 100037 ; free virtual = 134987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1292.070 ; gain = 89.000 ; free physical = 100035 ; free virtual = 134986
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[259] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[258] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[257] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[256] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[255] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[254] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[253] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[252] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[251] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[250] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[249] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[248] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[247] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[246] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[245] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[244] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[243] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[242] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[241] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[240] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[239] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[238] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[237] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[236] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[235] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[234] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[233] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[232] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[231] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[230] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[229] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[228] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[227] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[226] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[225] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[224] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[223] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[222] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[221] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[220] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[219] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[218] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[217] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[216] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[215] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[214] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[213] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[212] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[211] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[210] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[209] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[208] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[207] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[206] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[205] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[204] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[203] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[202] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[201] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[200] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[199] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[198] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[197] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[196] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[195] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port ap_start
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[67]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[66]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[65]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[64]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[63]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[62]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[61]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[60]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[59]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[58]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[57]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[56]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[55]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[54]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[53]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[52]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[51]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[50]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[49]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[48]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[47]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[46]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[45]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[44]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[43]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[42]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[41]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[40]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[39]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[38]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[37]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[36]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[35]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[34]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[33]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[32]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[31]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[30]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[29]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[28]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[27]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[26]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[25]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[24]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[23]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[22]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[21]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[20]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[19]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[18]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[17]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[16]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[15]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[14]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[13]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[12]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[11]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[10]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[9]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[8]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[7]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[6]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[5]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[4]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[3]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[2]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[1]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[259]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[258]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[257]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[256]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[255]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[254]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[253]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[252]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[251]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[250]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[249]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[248]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[247]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[246]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[245]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[244]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[243]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[242]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[241]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[240]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[239]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[238]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[237]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[236]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[235]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[234]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[233]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[232]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[231]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[230]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[229]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[228]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.062 ; gain = 89.000 ; free physical = 100028 ; free virtual = 134979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 100022 ; free virtual = 134973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.070 ; gain = 89.000 ; free physical = 99982 ; free virtual = 134933
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y2/pe_empty1110.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 162 - type: integer 
	Parameter NORTH_WIDTH bound to: 424 - type: integer 
	Parameter SOUTH_WIDTH bound to: 324 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'wt_12_14' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_12_14_prj/wt_12_14/syn/verilog/wt_12_14.v:12]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00010 
	Parameter ap_ST_fsm_state4 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_12_14_prj/wt_12_14/syn/verilog/wt_12_14.v:53]
INFO: [Synth 8-6157] synthesizing module 'wt_12_14_bin_densbkb' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_12_14_prj/wt_12_14/syn/verilog/wt_12_14_bin_densbkb.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 12448 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_12_14_bin_densbkb_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_12_14_prj/wt_12_14/syn/verilog/wt_12_14_bin_densbkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 12448 - type: integer 
INFO: [Synth 8-3876] $readmem data file './wt_12_14_bin_densbkb_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_12_14_prj/wt_12_14/syn/verilog/wt_12_14_bin_densbkb.v:24]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 99894 ; free virtual = 134846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 99894 ; free virtual = 134846
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'wt_12_14_bin_densbkb_rom' (8#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_12_14_prj/wt_12_14/syn/verilog/wt_12_14_bin_densbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_12_14_bin_densbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_12_14_prj/wt_12_14/syn/verilog/wt_12_14_bin_densbkb.v:43]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1292.070 ; gain = 89.000 ; free physical = 99859 ; free virtual = 134810
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'wt_12_14' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_12_14_prj/wt_12_14/syn/verilog/wt_12_14.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (11#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y2/pe_empty1110.v:1]
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[161] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[159] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[158] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[157] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[156] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[155] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[154] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[153] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[152] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[151] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[150] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[149] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[148] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[147] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[146] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[145] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[144] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[143] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[142] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[141] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[140] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[139] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[138] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[137] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[136] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[135] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[134] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[62] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.074 ; gain = 89.000 ; free physical = 99848 ; free virtual = 134799
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design wt_12_14_bin_densbkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[161]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[160]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[159]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[158]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[157]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[156]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[155]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[154]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[153]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[152]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[151]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[150]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[149]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[148]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[147]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[146]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[145]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[144]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[143]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[142]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[141]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[140]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[139]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[138]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[137]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[136]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[135]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[134]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[133]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[132]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[131]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[130]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[129]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[128]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[127]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[125]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[124]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[123]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[122]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[121]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[120]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[119]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[118]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[117]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[116]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[115]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[114]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[113]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[112]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[111]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[110]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[109]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[108]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[107]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[106]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[105]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1292.070 ; gain = 89.000 ; free physical = 99796 ; free virtual = 134751
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y4/pe_empty1110.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 164 - type: integer 
	Parameter SOUTH_WIDTH bound to: 294 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1341.695 ; gain = 138.625 ; free physical = 99772 ; free virtual = 134725
---------------------------------------------------------------------------------
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
---------------------------------------------------------------------------------INFO: [Synth 8-6157] synthesizing module 'wt_10_8' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8.v:12]

	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state4 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state7 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state10 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8.v:55]
INFO: [Synth 8-6157] synthesizing module 'wt_10_8_bin_densebkb' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8_bin_densebkb.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8192 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_10_8_bin_densebkb_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8_bin_densebkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8192 - type: integer 
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 99732 ; free virtual = 134684
---------------------------------------------------------------------------------
INFO: [Synth 8-3876] $readmem data file './wt_10_8_bin_densebkb_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8_bin_densebkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'wt_10_8_bin_densebkb_rom' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8_bin_densebkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_10_8_bin_densebkb' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8_bin_densebkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'wt_10_8_bin_densecud' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8_bin_densecud.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_10_8_bin_densecud_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8_bin_densecud.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-3876] $readmem data file './wt_10_8_bin_densecud_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8_bin_densecud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'wt_10_8_bin_densecud_rom' (11#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8_bin_densecud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_10_8_bin_densecud' (12#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8_bin_densecud.v:43]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y3/pe_empty1111.v:1]
	Parameter EAST_WIDTH bound to: 131 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 167 - type: integer 
	Parameter SOUTH_WIDTH bound to: 324 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'RelayStation__parameterized0' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'wt_10_8' (13#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (14#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y4/pe_empty1110.v:1]
INFO: [Synth 8-6155] done synthesizing module 'RelayStation__parameterized0' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 16384 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 16384 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1011' [/tmp/direct_wires/workspace/F003_syn_bnn/X1Y6/pe_empty1011.v:1]
	Parameter EAST_WIDTH bound to: 164 - type: integer 
	Parameter WEST_WIDTH bound to: 164 - type: integer 
	Parameter NORTH_WIDTH bound to: 32 - type: integer 
	Parameter SOUTH_WIDTH bound to: 260 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1011' (2#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X1Y6/pe_empty1011.v:1]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 99690 ; free virtual = 134642
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[127] driven by constant 0
---------------------------------------------------------------------------------WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[126] driven by constant 0

WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[30] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design wt_10_8_bin_densecud has unconnected port reset
WARNING: [Synth 8-3331] design wt_10_8_bin_densebkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[129]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[128]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[127]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[125]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[124]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[123]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[122]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[121]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[120]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[119]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[118]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[117]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[116]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[115]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[114]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[113]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[112]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[111]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[110]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[109]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[108]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[107]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[106]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[105]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[104]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[103]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[102]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[101]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[100]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[99]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[98]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[97]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[96]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[95]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[94]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[93]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[92]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[91]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[90]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[89]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[88]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[87]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[86]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[85]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[84]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[83]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[82]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[81]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[80]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[79]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[78]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[77]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[76]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[75]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[74]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[163] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[162] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[161] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[159] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[158] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[157] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[156] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[155] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[154] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[153] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[152] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[151] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[150] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[149] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[148] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[147] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[146] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[145] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[144] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[143] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[142] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[141] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[140] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[139] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[138] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[137] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[136] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[135] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[134] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[64] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1341.695 ; gain = 138.625 ; free physical = 99716 ; free virtual = 134671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1341.695 ; gain = 138.625 ; free physical = 99715 ; free virtual = 134670
---------------------------------------------------------------------------------
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port ap_start
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[163]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[162]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[161]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[160]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[159]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[158]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[157]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[156]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[155]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[154]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[153]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[152]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[151]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[150]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[149]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[148]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[147]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[146]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[145]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[144]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[143]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[142]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[141]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[140]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[139]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[138]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[137]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[136]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[135]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[134]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[133]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[132]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[131]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[130]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[129]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[128]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[127]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[126]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[125]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[124]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[123]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[122]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[121]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[120]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[119]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[118]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[117]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[116]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[115]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[114]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[113]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[112]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[111]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[110]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[109]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[108]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[107]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[106]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[105]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[104]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[103]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[102]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[101]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[100]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[99]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[98]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[97]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[96]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[95]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[94]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[93]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[92]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[91]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[90]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[89]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[88]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[87]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[86]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[85]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[84]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[83]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[82]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[81]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[80]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[79]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[78]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[77]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[76]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[75]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[74]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[73]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[72]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[71]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[70]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[69]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[68]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[67]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[66]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[65]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'pe_empty0101' [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y0/pe_empty0101.v:1]
	Parameter EAST_WIDTH bound to: 130 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 130 - type: integer 
	Parameter SOUTH_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 99688 ; free virtual = 134643
---------------------------------------------------------------------------------
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.691 ; gain = 136.625 ; free physical = 99687 ; free virtual = 134641
---------------------------------------------------------------------------------
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'fp_conv' [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:12]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state13 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_state17 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:70]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 99682 ; free virtual = 134635
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fp_conv_wt_mem_0' [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_wt_mem_0.v:43]
	Parameter DataWidth bound to: 27 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_conv_wt_mem_0_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_wt_mem_0.v:9]
	Parameter DWIDTH bound to: 27 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-3876] $readmem data file './fp_conv_wt_mem_0_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_wt_mem_0.v:24]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fp_conv_wt_mem_0_rom' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_wt_mem_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fp_conv_wt_mem_0' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_wt_mem_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'fp_conv_kh_mem' [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_kh_mem.v:43]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_conv_kh_mem_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_kh_mem.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-3876] $readmem data file './fp_conv_kh_mem_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_kh_mem.v:24]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fp_conv_kh_mem_rom' (11#1) [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_kh_mem.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fp_conv_kh_mem' (12#1) [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_kh_mem.v:43]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'fp_conv_lbuf_V' [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_lbuf_V.v:66]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 192 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_conv_lbuf_V_ram' [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_lbuf_V.v:9]
	Parameter DWIDTH bound to: 20 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_lbuf_V.v:27]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6155] done synthesizing module 'fp_conv_lbuf_V_ram' (13#1) [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_lbuf_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fp_conv_lbuf_V' (14#1) [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_lbuf_V.v:66]
INFO: [Synth 8-6157] synthesizing module 'fp_conv_dmem_V' [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_dmem_V.v:62]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fp_conv_dmem_V_ram' [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_dmem_V.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 1024 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_dmem_V.v:26]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'wt_20_11' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11.v:12]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state4 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state7 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state10 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11.v:55]
INFO: [Synth 8-6157] synthesizing module 'wt_20_11_bin_densbkb' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11_bin_densbkb.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16384 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_20_11_bin_densbkb_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11_bin_densbkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-3876] $readmem data file './wt_20_11_bin_densbkb_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11_bin_densbkb.v:24]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1100' [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y0/pe_empty1100.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 164 - type: integer 
	Parameter SOUTH_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y3/pe_empty1110.v:1]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter WEST_WIDTH bound to: 131 - type: integer 
	Parameter NORTH_WIDTH bound to: 294 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter SOUTH_WIDTH bound to: 424 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter VALDATA bound to: 1'b1 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_bnn/X1Y4/pe_empty1111.v:1]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter EAST_WIDTH bound to: 68 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter WEST_WIDTH bound to: 132 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter NORTH_WIDTH bound to: 166 - type: integer 
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ERR bound to: 2'b11 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1111' (2#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X1Y4/pe_empty1111.v:1]
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fp_conv_dmem_V_ram' (15#1) [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_dmem_V.v:9]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'fp_conv_dmem_V' (16#1) [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_dmem_V.v:62]
INFO: [Synth 8-6157] synthesizing module 'fp_conv_mux_164_6bkb' [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_mux_164_6bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter din13_WIDTH bound to: 64 - type: integer 
	Parameter din14_WIDTH bound to: 64 - type: integer 
	Parameter din15_WIDTH bound to: 64 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'wt_20_11_bin_densbkb_rom' (8#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11_bin_densbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_20_11_bin_densbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11_bin_densbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'wt_20_11_bin_denscud' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11_bin_denscud.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_20_11_bin_denscud_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11_bin_denscud.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-3876] $readmem data file './wt_20_11_bin_denscud_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11_bin_denscud.v:24]
INFO: [Synth 8-6157] synthesizing module 'pe_empty0111' [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y2/pe_empty0111.v:1]
	Parameter EAST_WIDTH bound to: 162 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 324 - type: integer 
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter RST_VALUE bound to: 0 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fp_conv_mux_164_6bkb' (17#1) [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_mux_164_6bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'wt_20_11_bin_denscud_rom' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11_bin_denscud.v:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'wt_20_11_bin_denscud' (11#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11_bin_denscud.v:43]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1560]
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1562]
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1597]
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1599]
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1605]
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1615]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1619]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1623]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1631]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1635]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1643]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1649]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1653]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1657]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1675]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1689]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1701]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1709]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1711]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1725]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1853]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1855]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1867]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1869]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1871]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1873]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1919]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1933]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1957]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wt_20_11' (12#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11.v:12]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0101' (13#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y0/pe_empty0101.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 99595 ; free virtual = 134548
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 99609 ; free virtual = 134562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bin_dense' [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:12]
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 99610 ; free virtual = 134563
	Parameter ap_ST_fsm_state1 bound to: 14'b00000000000001 
	Parameter ap_ST_fsm_state2 bound to: 14'b00000000000010 
	Parameter ap_ST_fsm_state3 bound to: 14'b00000000000100 
	Parameter ap_ST_fsm_state4 bound to: 14'b00000000001000 
---------------------------------------------------------------------------------
	Parameter ap_ST_fsm_state5 bound to: 14'b00000000010000 
	Parameter ap_ST_fsm_state6 bound to: 14'b00000000100000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 14'b00000001000000 
	Parameter ap_ST_fsm_state11 bound to: 14'b00000010000000 
	Parameter ap_ST_fsm_state12 bound to: 14'b00000100000000 
	Parameter ap_ST_fsm_state13 bound to: 14'b00001000000000 
	Parameter ap_ST_fsm_state14 bound to: 14'b00010000000000 
	Parameter ap_ST_fsm_state15 bound to: 14'b00100000000000 
	Parameter ap_ST_fsm_state16 bound to: 14'b01000000000000 
	Parameter ap_ST_fsm_state17 bound to: 14'b10000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:76]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'bin_dense_dmem_tmbkb' [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_dmem_tmbkb.v:49]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bin_dense_dmem_tmbkb_ram' [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_dmem_tmbkb.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_dmem_tmbkb.v:22]
INFO: [Synth 8-3876] $readmem data file './bin_dense_dmem_tmbkb_ram.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_dmem_tmbkb.v:25]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'bin_dense_dmem_tmbkb_ram' (8#1) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_dmem_tmbkb.v:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'bin_dense_dmem_tmbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_dmem_tmbkb.v:49]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'bin_dense_kh_mem_2' [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_2.v:43]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter DataWidth bound to: 63 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter AddressRange bound to: 5 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
INFO: [Synth 8-6157] synthesizing module 'bin_dense_kh_mem_2_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_2.v:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter DWIDTH bound to: 63 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 5 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_2.v:21]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-3876] $readmem data file './bin_dense_kh_mem_2_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_2.v:24]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[50] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'bin_dense_kh_mem_2_rom' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_2.v:9]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[35] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'bin_dense_kh_mem_2' (11#1) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_2.v:43]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[130] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'bin_dense_kh_mem_0' [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_0.v:43]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[129] driven by constant 0
	Parameter DataWidth bound to: 60 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[128] driven by constant 0
	Parameter AddressRange bound to: 256 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[127] driven by constant 0
	Parameter AddressWidth bound to: 8 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[125] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'bin_dense_kh_mem_0_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_0.v:9]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[123] driven by constant 0
	Parameter DWIDTH bound to: 60 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[122] driven by constant 0
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[111] driven by constant 0
INFO: [Synth 8-3876] $readmem data file './bin_dense_kh_mem_0_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_0.v:24]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[107] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[69] driven by constant 0
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_west[66] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bin_dense_kh_mem_0_rom' (12#1) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bin_dense_kh_mem_0' (13#1) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_0.v:43]
INFO: [Synth 8-6157] synthesizing module 'bin_dense_kh_mem_1' [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_1.v:43]
	Parameter DataWidth bound to: 58 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bin_dense_kh_mem_1_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_1.v:9]
	Parameter DWIDTH bound to: 58 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
INFO: [Synth 8-3876] $readmem data file './bin_dense_kh_mem_1_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_1.v:24]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-6155] done synthesizing module 'bin_dense_kh_mem_1_rom' (14#1) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_1.v:9]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bin_dense_kh_mem_1' (15#1) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'bin_dense_dmem_V' [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_dmem_V.v:46]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bin_dense_dmem_V_ram' [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_dmem_V.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_dmem_V.v:22]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'wt_36_12' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12.v:12]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state4 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state7 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state10 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12.v:55]
INFO: [Synth 8-6155] done synthesizing module 'bin_dense_dmem_V_ram' (16#1) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_dmem_V.v:9]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port ap_start
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[67]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[66]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[65]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[64]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[63]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[62]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[61]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[60]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[59]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[58]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[57]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[56]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[55]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[54]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[53]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[52]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[51]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[50]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[49]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[48]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[47]
INFO: [Synth 8-6157] synthesizing module 'wt_36_12_bin_densbkb' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12_bin_densbkb.v:43]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[46]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[45]
	Parameter DataWidth bound to: 32 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[44]
	Parameter AddressRange bound to: 32768 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[43]
	Parameter AddressWidth bound to: 15 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[42]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[41]
INFO: [Synth 8-6155] done synthesizing module 'bin_dense_dmem_V' (17#1) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_dmem_V.v:46]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[40]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[39]
INFO: [Synth 8-6157] synthesizing module 'wt_36_12_bin_densbkb_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12_bin_densbkb.v:9]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[38]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[37]
	Parameter DWIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[36]
	Parameter AWIDTH bound to: 15 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[35]
	Parameter MEM_SIZE bound to: 32768 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[34]
INFO: [Synth 8-6157] synthesizing module 'bin_dense_mux_32_cud' [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_mux_32_cud.v:11]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[131]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[130]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[129]
	Parameter ID bound to: 1 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[128]
	Parameter NUM_STAGE bound to: 1 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[127]
	Parameter din0_WIDTH bound to: 22 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[126]
	Parameter din1_WIDTH bound to: 22 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[125]
	Parameter din2_WIDTH bound to: 22 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[124]
	Parameter din3_WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[123]
	Parameter dout_WIDTH bound to: 22 - type: integer 
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[122]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[121]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[120]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[119]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[118]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[117]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[116]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[115]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[114]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[113]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[112]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[111]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[110]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[109]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[108]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[107]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[106]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[105]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[104]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[103]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[102]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[101]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[100]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[99]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[98]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[97]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[96]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[95]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[94]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[93]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[92]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[91]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[90]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[89]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[88]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[87]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[86]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[85]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[84]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[83]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[82]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[81]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[80]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[79]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[78]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[77]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[76]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[75]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[74]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[73]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[72]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[71]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[70]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[69]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[68]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_west[67]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[99] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'bin_dense_mux_32_cud' (18#1) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_mux_32_cud.v:11]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[89] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'bin_dense_mac_muldEe' [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_mac_muldEe.v:34]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[87] driven by constant 0
	Parameter ID bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[86] driven by constant 0
	Parameter NUM_STAGE bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[85] driven by constant 0
	Parameter din0_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[84] driven by constant 0
	Parameter din1_WIDTH bound to: 20 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[83] driven by constant 0
	Parameter din2_WIDTH bound to: 28 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[82] driven by constant 0
	Parameter dout_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[79] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'bin_dense_mac_muldEe_DSP48_0' [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_mac_muldEe.v:10]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[36] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'bin_dense_mac_muldEe_DSP48_0' (19#1) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_mac_muldEe.v:10]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[127] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bin_dense_mac_muldEe' (20#1) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_mac_muldEe.v:34]
WARNING: [Synth 8-3331] design wt_20_11_bin_denscud has unconnected port reset
WARNING: [Synth 8-3331] design wt_20_11_bin_densbkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[129]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[128]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[127]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[126]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[125]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[124]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[123]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[122]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[121]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[120]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[119]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[118]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[117]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[116]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[115]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[114]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[113]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[112]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[111]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[110]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[109]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[108]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[107]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[106]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[105]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[104]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[103]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[102]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[101]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[100]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[99]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[98]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[97]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[96]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[95]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[94]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[93]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[92]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[91]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[90]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[89]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[88]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[87]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[86]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[85]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[84]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[83]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[82]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[81]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[80]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[79]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[78]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[77]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[76]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[75]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[74]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.691 ; gain = 136.625 ; free physical = 99634 ; free virtual = 134589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.691 ; gain = 136.625 ; free physical = 99634 ; free virtual = 134588
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:1328]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:1344]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:1346]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:1348]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:1375]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:1379]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:1389]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:1465]
---------------------------------------------------------------------------------
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:1565]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.695 ; gain = 133.625 ; free physical = 99598 ; free virtual = 134557
INFO: [Synth 8-6157] synthesizing module 'wt_20_9_start' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start.v:12]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:1627]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00010 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:1635]
	Parameter ap_ST_fsm_state4 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 5'b01000 
---------------------------------------------------------------------------------
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:1647]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start.v:53]
INFO: [Synth 8-6157] synthesizing module 'wt_20_9_start_binbkb' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start_binbkb.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16384 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_20_9_start_binbkb_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start_binbkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-3876] $readmem data file './wt_36_12_bin_densbkb_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12_bin_densbkb.v:24]
INFO: [Synth 8-3876] $readmem data file './wt_20_9_start_binbkb_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start_binbkb.v:24]
WARNING: [Synth 8-6014] Unused sequential element tmp_116_reg_2961_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:797]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.066 ; gain = 89.000 ; free physical = 99471 ; free virtual = 134430
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pe_empty1010' [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y6/pe_empty1010.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 32 - type: integer 
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'fp_conv' (18#1) [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:12]
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'wt_20_9_start_binbkb_rom' (8#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start_binbkb.v:9]
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.047 ; gain = 144.977 ; free physical = 99450 ; free virtual = 134405
INFO: [Synth 8-6155] done synthesizing module 'wt_20_9_start_binbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start_binbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'wt_20_9_start_bincud' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start_bincud.v:43]
---------------------------------------------------------------------------------
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_20_9_start_bincud_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start_bincud.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1111' (19#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y3/pe_empty1111.v:1]
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-3876] $readmem data file './wt_20_9_start_bincud_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start_bincud.v:24]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y5/pe_empty1110.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 134 - type: integer 
	Parameter NORTH_WIDTH bound to: 130 - type: integer 
	Parameter SOUTH_WIDTH bound to: 164 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'wt_20_9_start_bincud_rom' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start_bincud.v:9]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wt_20_9_start_bincud' (11#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start_bincud.v:43]
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_12_bin_densbkb_rom' (8#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12_bin_densbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_12_bin_densbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12_bin_densbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'wt_36_12_bin_denscud' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12_bin_denscud.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_36_12_bin_denscud_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12_bin_denscud.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file './wt_36_12_bin_denscud_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12_bin_denscud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_12_bin_denscud_rom' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12_bin_denscud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_12_bin_denscud' (11#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12_bin_denscud.v:43]
INFO: [Synth 8-6155] done synthesizing module 'bin_dense' (21#1) [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:12]
INFO: [Synth 8-6155] done synthesizing module 'wt_20_9_start' (12#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0111' (13#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y2/pe_empty0111.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (22#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y3/pe_empty1110.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'wt_36_6' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6.v:12]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state4 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state7 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state10 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6.v:55]
INFO: [Synth 8-6157] synthesizing module 'wt_36_6_bin_densebkb' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6_bin_densebkb.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_36_6_bin_densebkb_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6_bin_densebkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[98] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'wt_36_12' (12#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12.v:12]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[80] driven by constant 0
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[51] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1100' (13#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y0/pe_empty1100.v:1]
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[31] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'pe_empty0011' [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y6/pe_empty0011.v:1]
	Parameter EAST_WIDTH bound to: 164 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 32 - type: integer 
	Parameter SOUTH_WIDTH bound to: 34 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design fp_conv_dmem_V has unconnected port reset
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design fp_conv_lbuf_V has unconnected port reset
WARNING: [Synth 8-3331] design fp_conv_kh_mem has unconnected port reset
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design fp_conv_wt_mem_0 has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[127]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[125]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[123]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[122]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[121]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[120]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[119]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[118]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[117]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[116]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[115]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[114]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[113]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[112]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[111]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[110]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[109]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[108]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[107]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[106]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[105]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[104]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[103]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[102]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[101]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[100]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[99]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[98]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[97]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[96]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[95]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[94]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[93]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[92]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[91]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[90]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[89]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[88]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[87]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[86]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[85]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[84]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[83]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[82]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[81]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[80]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[79]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[78]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[77]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[76]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[75]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[74]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[73]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[72]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[71]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[70]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[69]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[68]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[67]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[66]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[65]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[64]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'wt_36_7' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_7_prj/wt_36_7/syn/verilog/wt_36_7.v:12]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ap_ST_fsm_state4 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0001000 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter ap_ST_fsm_state7 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state10 bound to: 7'b1000000 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-3876] $readmem data file './wt_36_6_bin_densebkb_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6_bin_densebkb.v:24]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_7_prj/wt_36_7/syn/verilog/wt_36_7.v:55]
INFO: [Synth 8-6157] synthesizing module 'wt_36_7_bin_densebkb' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_7_prj/wt_36_7/syn/verilog/wt_36_7_bin_densebkb.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_36_7_bin_densebkb_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_7_prj/wt_36_7/syn/verilog/wt_36_7_bin_densebkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 

Report Check Netlist: 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
+------+------------------+-------+---------+-------+------------------+
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
|      |Item              |Errors |Warnings |Status |Description       |
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
+------+------------------+-------+---------+-------+------------------+
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
+------+------------------+-------+---------+-------+------------------+
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.695 ; gain = 133.625 ; free physical = 99459 ; free virtual = 134414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.695 ; gain = 133.625 ; free physical = 99454 ; free virtual = 134409
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[161] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[293] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[159] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[292] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[158] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[291] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[157] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[290] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[156] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[289] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[155] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[288] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[154] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[287] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[286] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[153] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[285] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[152] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[284] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[151] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[283] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[150] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[149] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[282] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[148] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[281] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[147] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[280] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[146] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[279] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[145] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[278] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[144] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[277] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[143] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[276] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[142] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[275] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[141] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[274] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[140] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[273] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[139] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[272] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[138] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[271] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[137] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[270] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[136] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[269] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[135] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[268] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[134] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[267] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[266] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[265] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[264] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[263] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[262] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[261] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[260] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[259] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[258] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[257] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[256] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[255] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[254] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[253] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[252] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[251] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[250] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[249] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[248] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[247] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[246] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[245] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[244] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[243] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[242] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[241] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[240] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[239] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[238] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[237] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[236] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[235] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[234] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[233] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[232] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[231] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[230] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[229] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[228] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[227] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[226] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[225] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[224] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[223] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[222] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[221] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[220] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[219] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[218] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[217] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[216] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[215] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'pe_empty1121' [/tmp/direct_wires/workspace/F003_syn_bnn/X1Y3/pe_empty1121.v:1]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[214] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[213] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[212] driven by constant 0
	Parameter AXIS_WIDTH bound to: 128 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[211] driven by constant 0
	Parameter EAST_WIDTH bound to: 130 - type: integer 
	Parameter WEST_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[77] driven by constant 0
	Parameter NORTH_WIDTH bound to: 130 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[210] driven by constant 0
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[76] driven by constant 0
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[209] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[208] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[207] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[206] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[205] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[204] driven by constant 0
	Parameter PAYLOAD_BITS bound to: 128 - type: integer 
	Parameter EMPTY bound to: 2'b00 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[70] driven by constant 0
	Parameter HALF bound to: 2'b01 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[203] driven by constant 0
	Parameter FULL bound to: 2'b10 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[69] driven by constant 0
	Parameter ERR bound to: 2'b11 
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[202] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[201] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[200] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[199] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[198] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[197] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_north[196] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[62] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-3876] $readmem data file './wt_36_7_bin_densebkb_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_7_prj/wt_36_7/syn/verilog/wt_36_7_bin_densebkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1121' (2#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X1Y3/pe_empty1121.v:1]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-3331] design wt_20_9_start_bincud has unconnected port reset
WARNING: [Synth 8-3331] design wt_20_9_start_binbkb has unconnected port reset
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[161]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[160]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[159]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[158]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[157]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[156]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[155]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[154]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[153]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[152]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[151]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[150]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[149]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[148]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[147]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[146]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[145]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[144]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[143]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[142]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[141]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[140]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[139]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[138]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[137]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[136]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[135]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[134]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[133]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[132]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[131]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[130]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[129]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[128]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[127]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[126]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[125]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[124]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[123]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[122]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[121]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[120]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[119]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[118]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[117]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[116]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[115]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[114]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[113]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[112]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[111]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[110]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[109]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[108]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[107]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[106]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design bin_dense_dmem_V has unconnected port reset
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design bin_dense_kh_mem_1 has unconnected port reset
WARNING: [Synth 8-3331] design bin_dense_kh_mem_0 has unconnected port reset
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design bin_dense_kh_mem_2 has unconnected port reset
WARNING: [Synth 8-3331] design bin_dense_dmem_tmbkb has unconnected port reset
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[130]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[129]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[128]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[127]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[125]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[123]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[122]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[121]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[120]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[119]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[118]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[117]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[116]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[115]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[114]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[113]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[112]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[111]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[110]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[109]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[108]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[107]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[106]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[105]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[104]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[103]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[102]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[101]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[100]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[99]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[98]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[97]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[96]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[95]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[94]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[93]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[92]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[91]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[90]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[89]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[88]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[87]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[86]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[85]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[84]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[83]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[82]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[81]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[80]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[79]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[78]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.047 ; gain = 144.977 ; free physical = 99395 ; free virtual = 134356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1348.047 ; gain = 144.977 ; free physical = 99396 ; free virtual = 134357
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[30] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[29] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[28] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[27] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[26] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[25] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[24] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[23] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[22] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[21] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[20] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[19] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[18] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[17] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[16] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[15] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[92] driven by constant 0
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[14] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[13] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[12] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[11] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[10] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[9] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[8] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[7] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[6] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[5] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[4] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[3] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[2] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[1] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_west[0] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[76] driven by constant 0
---------------------------------------------------------------------------------WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[75] driven by constant 0

WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1121 has port out_to_north[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[40] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1100 has port out_to_west[30] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1343.691 ; gain = 140.625 ; free physical = 99397 ; free virtual = 134358
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port ap_start
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[33]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[32]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[31]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[30]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[29]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[28]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[27]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[26]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[25]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[24]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[23]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[22]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[21]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[20]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[19]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[18]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[17]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[16]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[15]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[14]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[13]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[12]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[11]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[10]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[9]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[8]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[7]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[6]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[5]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[4]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[3]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[2]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[1]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_west[0]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[129]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[128]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[127]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[126]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[125]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[124]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[123]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[122]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[121]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[120]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[119]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[118]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[117]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[116]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[115]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[114]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[113]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[112]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[111]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[110]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[109]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[108]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[107]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[106]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[105]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[104]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[103]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[102]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[101]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[100]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[99]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[98]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[97]
INFO: [Synth 8-6157] synthesizing module 'wt_36_3' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3.v:12]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[96]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[95]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[94]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[93]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[92]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[91]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[90]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[89]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[88]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[87]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[86]
	Parameter ap_ST_fsm_state4 bound to: 7'b0000100 
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[85]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[84]
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0001000 
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[83]
	Parameter ap_ST_fsm_state7 bound to: 7'b0010000 
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[82]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[81]
	Parameter ap_ST_fsm_pp2_stage0 bound to: 7'b0100000 
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[80]
	Parameter ap_ST_fsm_state10 bound to: 7'b1000000 
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[79]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[78]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[77]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[76]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[75]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[74]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[73]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[72]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3.v:55]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[71]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[70]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[69]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[68]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[67]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[66]
WARNING: [Synth 8-3331] design pe_empty1121 has unconnected port in_from_north[65]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'wt_36_3_bin_conv_bkb' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3_bin_conv_bkb.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_36_3_bin_conv_bkb_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3_bin_conv_bkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
WARNING: [Synth 8-3331] design wt_36_12_bin_denscud has unconnected port reset
WARNING: [Synth 8-3331] design wt_36_12_bin_densbkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[129]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[128]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[127]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[126]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[125]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[124]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[123]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[122]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[121]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[120]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[119]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[118]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[117]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[116]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[115]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[114]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[113]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[112]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[111]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[110]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[109]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[108]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[107]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[106]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[105]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[104]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[103]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[102]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[101]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[100]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[99]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[98]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[97]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[96]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[95]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[94]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[93]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[92]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[91]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[90]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[89]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[88]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[87]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[86]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[85]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[84]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[83]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[82]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[81]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[80]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[79]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[78]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[77]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[76]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[75]
WARNING: [Synth 8-3331] design pe_empty1100 has unconnected port in_from_west[74]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 99379 ; free virtual = 134343
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'wt_36_6_bin_densebkb_rom' (8#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6_bin_densebkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_6_bin_densebkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6_bin_densebkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'wt_36_6_bin_densecud' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6_bin_densecud.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_36_6_bin_densecud_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6_bin_densecud.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y4/pe_empty1111.v:1]
	Parameter EAST_WIDTH bound to: 130 - type: integer 
	Parameter WEST_WIDTH bound to: 68 - type: integer 
	Parameter NORTH_WIDTH bound to: 200 - type: integer 
	Parameter SOUTH_WIDTH bound to: 167 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-3876] $readmem data file './wt_36_6_bin_densecud_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6_bin_densecud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-3876] $readmem data file './wt_36_3_bin_conv_bkb_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3_bin_conv_bkb.v:24]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1338.688 ; gain = 135.625 ; free physical = 99436 ; free virtual = 134405
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_6_bin_densecud_rom' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6_bin_densecud.v:9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_6_bin_densecud' (11#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6_bin_densecud.v:43]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wt_36_7_bin_densebkb_rom' (8#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_7_prj/wt_36_7/syn/verilog/wt_36_7_bin_densebkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_7_bin_densebkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_7_prj/wt_36_7/syn/verilog/wt_36_7_bin_densebkb.v:43]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wt_36_6' (12#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6.v:12]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1010' (13#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y6/pe_empty1010.v:1]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_7' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_7_prj/wt_36_7/syn/verilog/wt_36_7.v:12]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]

WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.043 ; gain = 143.977 ; free physical = 99381 ; free virtual = 134348
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (11#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y5/pe_empty1110.v:1]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_3_bin_conv_bkb_rom' (8#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3_bin_conv_bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_3_bin_conv_bkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3_bin_conv_bkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'wt_36_3_bin_conv_cud' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3_bin_conv_cud.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 3424 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_36_3_bin_conv_cud_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3_bin_conv_cud.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3424 - type: integer 
INFO: [Synth 8-3876] $readmem data file './wt_36_3_bin_conv_cud_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3_bin_conv_cud.v:24]
INFO: [Synth 8-6157] synthesizing module 'pe_empty0111' [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y5/pe_empty0111.v:1]
	Parameter EAST_WIDTH bound to: 260 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 34 - type: integer 
	Parameter SOUTH_WIDTH bound to: 164 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'wt_36_3_bin_conv_cud_rom' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3_bin_conv_cud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_3_bin_conv_cud' (11#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3_bin_conv_cud.v:43]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 99400 ; free virtual = 134370
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1336.691 ; gain = 133.625 ; free physical = 99401 ; free virtual = 134371
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[129] driven by constant 0
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[128] driven by constant 0
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[127] driven by constant 0
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[126] driven by constant 0
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[125] driven by constant 0
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[124] driven by constant 0
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[123] driven by constant 0
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[122] driven by constant 0
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[121] driven by constant 0
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[120] driven by constant 0
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[119] driven by constant 0
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[118] driven by constant 0
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[117] driven by constant 0
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[116] driven by constant 0
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[115] driven by constant 0
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[114] driven by constant 0
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[113] driven by constant 0
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[112] driven by constant 0
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[111] driven by constant 0
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[110] driven by constant 0
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[109] driven by constant 0
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[108] driven by constant 0
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[107] driven by constant 0
	Parameter EN_WDC bound to: 1'b1 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[106] driven by constant 0
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[105] driven by constant 0
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[104] driven by constant 0
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[103] driven by constant 0
	Parameter EN_AE bound to: 1'b0 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[102] driven by constant 0
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[72] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[70] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[65] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[63] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[61] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[34] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1010 has port out_to_west[30] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-3331] design wt_36_6_bin_densecud has unconnected port reset
WARNING: [Synth 8-3331] design wt_36_6_bin_densebkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[129]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[128]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[127]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[126]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[125]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[124]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[123]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[122]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[121]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[120]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[119]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[118]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[117]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[116]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[115]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[114]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[113]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[112]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[111]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[110]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[109]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[108]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[107]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[106]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[105]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[104]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[103]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[102]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[101]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[100]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[99]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[98]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[97]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[96]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[95]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[94]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[93]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[92]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[91]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[90]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[89]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[88]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[87]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[86]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[85]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[84]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[83]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[82]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[81]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[80]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[79]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[78]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[77]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[76]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[75]
WARNING: [Synth 8-3331] design pe_empty1010 has unconnected port in_from_west[74]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[34] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'wt_36_3' (12#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0011' (13#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y6/pe_empty0011.v:1]
WARNING: [Synth 8-3331] design wt_36_7_bin_densebkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[133]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[132]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[131]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[130]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[129]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[128]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[127]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[125]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[124]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[123]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[122]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[121]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[120]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[119]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[118]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[117]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[116]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[115]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[114]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[113]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[112]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[111]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[110]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[109]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[108]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[107]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[106]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[105]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[104]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[103]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[102]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[101]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[100]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[99]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[98]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[97]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[96]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[95]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[94]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[93]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[92]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[91]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[90]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[89]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[88]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[87]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[86]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[85]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[84]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[83]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[82]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[81]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[80]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[79]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[78]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[77]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'pe_empty1111' [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y5/pe_empty1111.v:1]
	Parameter EAST_WIDTH bound to: 134 - type: integer 
	Parameter WEST_WIDTH bound to: 68 - type: integer 
	Parameter NORTH_WIDTH bound to: 66 - type: integer 
	Parameter SOUTH_WIDTH bound to: 200 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'pe_empty0111' [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y4/pe_empty0111.v:1]
	Parameter RST_VALUE bound to: 0 - type: integer 
	Parameter EAST_WIDTH bound to: 132 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 164 - type: integer 
	Parameter SOUTH_WIDTH bound to: 164 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'RelayStation' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter EMPTY bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter FULL bound to: 2'b10 
	Parameter ERR bound to: 2'b11 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1359.738 ; gain = 156.672 ; free physical = 99439 ; free virtual = 134413
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]

WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
---------------------------------------------------------------------------------	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 

	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1336.695 ; gain = 133.625 ; free physical = 99447 ; free virtual = 134422
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
RTL Elaboration failed
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'RelayStation' (1#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/RelayStation.v:24]
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter VALDATA bound to: 1'b1 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
INFO: [Common 17-83] Releasing license: Synthesis
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
30 Infos, 75 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:28 2021...
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'wt_36_2' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2.v:12]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state4 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state7 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state10 bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2.v:55]
INFO: [Synth 8-6157] synthesizing module 'wt_36_2_bin_conv_bkb' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2_bin_conv_bkb.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_36_2_bin_conv_bkb_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2_bin_conv_bkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[163] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[162] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[161] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[159] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[158] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[157] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[156] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[155] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[154] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[153] driven by constant 0
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[152] driven by constant 0
	Parameter RESET_VALUE bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[151] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[150] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[149] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[148] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[147] driven by constant 0
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[146] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[145] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[144] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[143] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[142] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[141] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[140] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[139] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[138] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[137] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[136] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[135] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[134] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[114] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[111] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[110] driven by constant 0
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[109] driven by constant 0
	Parameter RESET_VALUE bound to: 2 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[79] driven by constant 0

Report Check Netlist: 
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[78] driven by constant 0
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[77] driven by constant 0
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[76] driven by constant 0
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[74] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'pe_empty0101' [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y3/pe_empty0101.v:1]
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[72] driven by constant 0
	Parameter EAST_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[71] driven by constant 0
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 164 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[70] driven by constant 0
	Parameter SOUTH_WIDTH bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[69] driven by constant 0
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0011 has port out_to_east[64] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design wt_36_3_bin_conv_cud has unconnected port reset
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design wt_36_3_bin_conv_bkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[163]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[162]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[161]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[160]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[159]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[158]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[157]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[156]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[155]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[154]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[153]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[152]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[151]
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[150]
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[149]
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[148]
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[147]
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[146]
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[145]
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[144]
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[143]
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[142]
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[141]
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[140]
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[139]
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[138]
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[137]
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[136]
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[135]
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[134]
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[133]
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[132]
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[131]
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[130]
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[129]
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[128]
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[127]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[126]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[125]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[124]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[123]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[122]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[121]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[120]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[119]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[118]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[117]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[116]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[115]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[114]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[113]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[112]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[111]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[110]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[109]
WARNING: [Synth 8-3331] design pe_empty0011 has unconnected port in_from_east[108]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-3876] $readmem data file './wt_36_2_bin_conv_bkb_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2_bin_conv_bkb.v:24]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'pe_empty0111' [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y1/pe_empty0111.v:1]
	Parameter EAST_WIDTH bound to: 130 - type: integer 
	Parameter WEST_WIDTH bound to: 32 - type: integer 
	Parameter NORTH_WIDTH bound to: 130 - type: integer 
	Parameter SOUTH_WIDTH bound to: 130 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_32_4_start' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_4_start_prj/wt_32_4_start/syn/verilog/wt_32_4_start.v:12]
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state4 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_4_start_prj/wt_32_4_start/syn/verilog/wt_32_4_start.v:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-6157] synthesizing module 'wt_32_4_start_binbkb' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_4_start_prj/wt_32_4_start/syn/verilog/wt_32_4_start_binbkb.v:43]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_32_4_start_binbkb_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_4_start_prj/wt_32_4_start/syn/verilog/wt_32_4_start_binbkb.v:9]
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1343.691 ; gain = 140.625 ; free physical = 99770 ; free virtual = 134755
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1343.691 ; gain = 140.625 ; free physical = 99769 ; free virtual = 134754
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (7#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (8#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'wt_36_1' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state4 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state7 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state10 bound to: 7'b1000000 
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1.v:55]
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wt_36_1_bin_conv_bkb' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1_bin_conv_bkb.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1338.688 ; gain = 135.625 ; free physical = 99746 ; free virtual = 134733
INFO: [Synth 8-6157] synthesizing module 'wt_36_1_bin_conv_bkb_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1_bin_conv_bkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1338.688 ; gain = 135.625 ; free physical = 99745 ; free virtual = 134733
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-3876] $readmem data file './wt_32_4_start_binbkb_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_4_start_prj/wt_32_4_start/syn/verilog/wt_32_4_start_binbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'wt_36_0_start' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start.v:12]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00010 
	Parameter ap_ST_fsm_state4 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start.v:60]
INFO: [Synth 8-6157] synthesizing module 'wt_36_0_start_binbkb' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start_binbkb.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_36_0_start_binbkb_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start_binbkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pe_empty1011' [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y6/pe_empty1011.v:1]
	Parameter EAST_WIDTH bound to: 130 - type: integer 
	Parameter WEST_WIDTH bound to: 164 - type: integer 
	Parameter NORTH_WIDTH bound to: 32 - type: integer 
	Parameter SOUTH_WIDTH bound to: 66 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
INFO: [Synth 8-3876] $readmem data file './wt_36_0_start_binbkb_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start_binbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.742 ; gain = 153.672 ; free physical = 99701 ; free virtual = 134687
	Parameter RST_VALUE bound to: 0 - type: integer 
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3876] $readmem data file './wt_36_1_bin_conv_bkb_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1_bin_conv_bkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1359.742 ; gain = 156.672 ; free physical = 99675 ; free virtual = 134655
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.043 ; gain = 143.977 ; free physical = 99670 ; free virtual = 134650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1347.043 ; gain = 143.977 ; free physical = 99667 ; free virtual = 134647
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'wt_36_2_bin_conv_bkb_rom' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2_bin_conv_bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_2_bin_conv_bkb' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2_bin_conv_bkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'wt_36_2_bin_conv_cud' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2_bin_conv_cud.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_36_2_bin_conv_cud_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2_bin_conv_cud.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './wt_36_2_bin_conv_cud_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2_bin_conv_cud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'wt_32_5' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_5_prj/wt_32_5/syn/verilog/wt_32_5.v:12]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 5'b00010 
	Parameter ap_ST_fsm_state4 bound to: 5'b00100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 5'b01000 
	Parameter ap_ST_fsm_state7 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_5_prj/wt_32_5/syn/verilog/wt_32_5.v:53]
INFO: [Synth 8-6157] synthesizing module 'wt_32_5_bin_densebkb' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_5_prj/wt_32_5/syn/verilog/wt_32_5_bin_densebkb.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_32_5_bin_densebkb_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_5_prj/wt_32_5/syn/verilog/wt_32_5_bin_densebkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'wt_20_10' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10.v:12]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state4 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state7 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state10 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10.v:55]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_2_bin_conv_cud_rom' (11#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2_bin_conv_cud.v:9]
INFO: [Synth 8-6157] synthesizing module 'wt_20_10_bin_densbkb' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10_bin_densbkb.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 16384 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_20_10_bin_densbkb_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10_bin_densbkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wt_36_2_bin_conv_cud' (12#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2_bin_conv_cud.v:43]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_0_start_binbkb_rom' (8#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start_binbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_0_start_binbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start_binbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'wt_36_0_start_bincud' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start_bincud.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_36_0_start_bincud_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start_bincud.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-3876] $readmem data file './wt_36_0_start_bincud_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start_bincud.v:24]
INFO: [Synth 8-3876] $readmem data file './wt_32_5_bin_densebkb_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_5_prj/wt_32_5/syn/verilog/wt_32_5_bin_densebkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_0_start_bincud_rom' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start_bincud.v:9]
INFO: [Synth 8-3876] $readmem data file './wt_20_10_bin_densbkb_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10_bin_densbkb.v:24]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_0_start_bincud' (11#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start_bincud.v:43]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_0_start' (12#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'wt_32_4_start_binbkb_rom' (8#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_4_start_prj/wt_32_4_start/syn/verilog/wt_32_4_start_binbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0101' (13#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y3/pe_empty0101.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wt_32_4_start_binbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_4_start_prj/wt_32_4_start/syn/verilog/wt_32_4_start_binbkb.v:43]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_2' (13#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0111' (14#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y5/pe_empty0111.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_1_bin_conv_bkb_rom' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1_bin_conv_bkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_1_bin_conv_bkb' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1_bin_conv_bkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'wt_36_1_bin_conv_cud' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1_bin_conv_cud.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_36_1_bin_conv_cud_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1_bin_conv_cud.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wt_32_4_start' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_4_start_prj/wt_32_4_start/syn/verilog/wt_32_4_start.v:12]
INFO: [Synth 8-6155] done synthesizing module 'wt_20_10_bin_densbkb_rom' (8#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10_bin_densbkb.v:9]
INFO: [Synth 8-3876] $readmem data file './wt_36_1_bin_conv_cud_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1_bin_conv_cud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'wt_20_10_bin_densbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10_bin_densbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'wt_20_10_bin_denscud' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10_bin_denscud.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_20_10_bin_denscud_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10_bin_denscud.v:9]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1111' (11#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y5/pe_empty1111.v:1]
INFO: [Synth 8-6155] done synthesizing module 'wt_32_5_bin_densebkb_rom' (8#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_5_prj/wt_32_5/syn/verilog/wt_32_5_bin_densebkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_32_5_bin_densebkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_5_prj/wt_32_5/syn/verilog/wt_32_5_bin_densebkb.v:43]
INFO: [Synth 8-3876] $readmem data file './wt_20_10_bin_denscud_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10_bin_denscud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_1_bin_conv_cud_rom' (11#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1_bin_conv_cud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_1_bin_conv_cud' (12#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1_bin_conv_cud.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1359.738 ; gain = 156.672 ; free physical = 99574 ; free virtual = 134548
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'wt_20_10_bin_denscud_rom' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10_bin_denscud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_20_10_bin_denscud' (11#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10_bin_denscud.v:43]
INFO: [Synth 8-6155] done synthesizing module 'wt_32_5' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_5_prj/wt_32_5/syn/verilog/wt_32_5.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1011' (11#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y6/pe_empty1011.v:1]
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[30] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[29] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[28] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[27] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[26] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[25] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[24] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[23] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[22] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[21] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[20] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[19] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[18] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[17] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[16] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[15] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[14] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[13] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[12] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[11] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[10] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[9] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[8] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[7] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[6] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[5] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[4] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[3] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[2] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[1] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_east[0] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[163] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[162] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[161] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[159] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[158] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[157] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[156] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[155] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[154] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[153] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[152] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[151] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[150] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[149] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[148] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[147] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[146] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[145] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[144] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[143] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[142] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[141] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[140] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[139] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[138] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[137] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[136] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[135] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[134] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0101 has port out_to_north[98] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design wt_36_0_start_bincud has unconnected port reset
WARNING: [Synth 8-3331] design wt_36_0_start_binbkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[33]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[32]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[31]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[30]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[29]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[28]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[27]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[26]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[25]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[24]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[23]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[22]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[21]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[20]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[19]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[18]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[17]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[16]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[15]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[14]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[13]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[12]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[11]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[10]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[9]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[8]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[7]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[6]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[5]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[4]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[3]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[2]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[1]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_east[0]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[163]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[162]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[161]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[160]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[159]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[158]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[157]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[156]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[155]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[154]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[153]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[152]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[151]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[150]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[149]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[148]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[147]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[146]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[145]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[144]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[143]
WARNING: [Synth 8-3331] design pe_empty0101 has unconnected port in_from_north[142]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6155] done synthesizing module 'wt_36_1' (13#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1.v:12]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1359.738 ; gain = 156.672 ; free physical = 99629 ; free virtual = 134604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'wt_20_10' (12#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0111' (14#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y4/pe_empty0111.v:1]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1359.738 ; gain = 156.672 ; free physical = 99636 ; free virtual = 134610
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'pe_empty0111' (13#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y1/pe_empty0111.v:1]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[259] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[258] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[257] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[256] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[255] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[254] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[253] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[252] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[251] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[250] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[249] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[248] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[247] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[246] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[245] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[244] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[243] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[242] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[241] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[240] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[239] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[238] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[237] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[236] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[235] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[234] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[233] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[232] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[231] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[230] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[229] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[228] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[227] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[226] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[225] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[224] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[223] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[222] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[221] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[220] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[219] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[218] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[217] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[216] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[215] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[214] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[213] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[212] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[211] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[210] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[209] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[208] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[207] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[206] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[205] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[204] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[203] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[202] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[201] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[200] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[199] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[198] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[197] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[196] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[195] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[194] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[193] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[192] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[191] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[190] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[189] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[188] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[187] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[186] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[185] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[184] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[183] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[182] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[181] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[180] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[179] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[178] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[177] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[176] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[175] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[174] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[173] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[172] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[171] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[170] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[169] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[168] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[167] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[166] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[165] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[164] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[163] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[162] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[161] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[160] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[53] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_west[163] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_west[162] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1011 has port out_to_west[161] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design wt_32_5_bin_densebkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[129]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[128]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[127]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[126]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[125]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[124]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[123]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[122]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[121]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[120]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[119]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[118]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[117]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[116]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[115]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[114]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[113]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[112]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[111]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[110]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[109]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[108]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[107]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[106]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[105]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[104]

Report Check Netlist: 
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[103]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[102]
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[101]
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[100]
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[99]
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[98]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[97]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[96]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[95]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[94]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[93]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[92]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[91]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[90]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[89]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[88]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[87]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[86]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[85]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[84]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[83]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[82]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[81]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[80]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[79]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[78]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[77]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[76]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[75]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[74]
WARNING: [Synth 8-3331] design pe_empty1011 has unconnected port in_from_east[73]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design wt_36_2_bin_conv_cud has unconnected port reset
WARNING: [Synth 8-3331] design wt_36_2_bin_conv_bkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[259]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[258]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[257]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[256]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[255]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[254]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[253]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[252]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[251]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[250]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[249]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[248]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[247]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[246]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[245]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[244]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[243]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[242]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[241]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[240]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[239]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[238]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[237]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[236]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[235]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[234]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[233]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[232]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[231]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[230]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[229]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[228]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[227]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[226]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[225]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[224]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[223]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[222]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[221]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[220]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[219]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[218]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[217]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[216]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[215]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[214]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[213]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[212]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[211]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[210]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[209]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[208]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[207]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[206]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[205]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[204]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[133] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[132] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[65] driven by constant 0
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[64] driven by constant 0
Start Handling Custom Attributes
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[52] driven by constant 0
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[39] driven by constant 0
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.742 ; gain = 153.672 ; free physical = 99696 ; free virtual = 134676
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1111 has port out_to_east[34] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.742 ; gain = 153.672 ; free physical = 99696 ; free virtual = 134677
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design wt_32_4_start_binbkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[133]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[132]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[131]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[130]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[129]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[128]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[127]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[126]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[125]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[124]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[123]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[122]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[121]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[120]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[119]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[118]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[117]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[116]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[115]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[114]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[113]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[112]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[111]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[110]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[109]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[108]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[107]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[106]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[105]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[104]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[103]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[102]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[101]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[100]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[99]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[98]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[97]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[96]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[95]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[94]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[93]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[92]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[91]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[90]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[89]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[88]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[87]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[86]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[85]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[84]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[83]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[82]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[81]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[80]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[79]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[78]
WARNING: [Synth 8-3331] design pe_empty1111 has unconnected port in_from_east[77]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-6157] synthesizing module 'pe_empty1110' [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y1/pe_empty1110.v:1]
	Parameter EAST_WIDTH bound to: 32 - type: integer 
	Parameter WEST_WIDTH bound to: 130 - type: integer 
	Parameter NORTH_WIDTH bound to: 324 - type: integer 
	Parameter SOUTH_WIDTH bound to: 164 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter DUMMY_WIDTH bound to: 130 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'stream_shell' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
	Parameter PAYLOAD_BITS bound to: 32 - type: integer 
	Parameter NUM_BRAM_ADDR_BITS bound to: 7 - type: integer 
	Parameter FIFO_DEPTH bound to: 128 - type: integer 
	Parameter NODATA bound to: 1'b0 
	Parameter VALDATA bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
---------------------------------------------------------------------------------
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1359.742 ; gain = 156.672 ; free physical = 99691 ; free virtual = 134693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1359.742 ; gain = 156.672 ; free physical = 99693 ; free virtual = 134695
---------------------------------------------------------------------------------
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 128 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 125 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 125 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 8 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000011100000111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[102] driven by constant 0
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[82] driven by constant 0
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[81] driven by constant 0
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[80] driven by constant 0
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[79] driven by constant 0
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[78] driven by constant 0
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[77] driven by constant 0
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[76] driven by constant 0
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[75] driven by constant 0
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[74] driven by constant 0
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[73] driven by constant 0
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[72] driven by constant 0
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[71] driven by constant 0
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[70] driven by constant 0
	Parameter ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[69] driven by constant 0
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[68] driven by constant 0
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[67] driven by constant 0
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[66] driven by constant 0
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 128 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[65] driven by constant 0
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[64] driven by constant 0
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[63] driven by constant 0
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[62] driven by constant 0
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[61] driven by constant 0
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[60] driven by constant 0
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 7 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[59] driven by constant 0
	Parameter P_WIDTH_ADDR_READ_B bound to: 7 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[58] driven by constant 0
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[57] driven by constant 0
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[56] driven by constant 0
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[55] driven by constant 0
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[54] driven by constant 0
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[30] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:469]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[131] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[130] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[70] driven by constant 0
WARNING: [Synth 8-3331] design wt_20_10_bin_denscud has unconnected port reset
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[69] driven by constant 0
WARNING: [Synth 8-3331] design wt_20_10_bin_densbkb has unconnected port reset
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[68] driven by constant 0
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[67] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[66] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[65] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[64] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[63] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[62] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[61] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[60] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[59] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[58] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[57] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[56] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[55] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[54] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[53] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[52] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[51] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[50] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[49] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[48] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[47] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[46] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[45] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[44] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[43] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[42] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[41] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[40] driven by constant 0
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[39] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[129]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[38] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[128]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[127]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[37] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[126]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[36] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[125]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[124]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[35] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[123]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[34] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[122]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[33] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[121]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[120]
WARNING: [Synth 8-3917] design pe_empty0111 has port out_to_east[32] driven by constant 0
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[119]
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[118]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[117]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[116]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[115]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[114]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[113]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[112]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[111]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[110]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[109]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[108]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[107]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[106]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[105]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[104]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[103]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[102]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[101]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[100]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[99]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[98]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[97]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[96]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[95]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[94]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[93]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[92]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[91]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[90]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[89]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[88]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[87]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[86]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[85]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[84]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[83]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[82]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[81]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[80]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[79]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[78]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[77]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[76]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[75]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[74]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1358.738 ; gain = 155.672 ; free physical = 99697 ; free virtual = 134696
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design wt_36_1_bin_conv_cud has unconnected port reset
WARNING: [Synth 8-3331] design wt_36_1_bin_conv_bkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[131]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[130]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[129]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[128]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[127]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[126]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[125]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[124]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[123]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[122]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[121]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[120]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[119]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[118]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[117]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[116]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[115]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[114]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[113]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[112]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[111]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[110]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[109]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[108]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[107]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[106]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[105]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[104]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[103]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[102]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[101]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[100]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[99]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[98]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[97]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[96]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[95]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[94]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[93]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[92]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[91]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[90]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[89]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[88]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[87]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[86]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[85]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[84]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[83]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[82]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[81]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[80]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[79]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[78]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[77]
WARNING: [Synth 8-3331] design pe_empty0111 has unconnected port in_from_east[76]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1478]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1755]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1707]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:124]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
WARNING: [Synth 8-6104] Input port 'value' has an internal driver [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:126]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1356.738 ; gain = 153.672 ; free physical = 99678 ; free virtual = 134678
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
WARNING: [Synth 8-689] width (1) of port connection 'wr_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:88]
WARNING: [Synth 8-689] width (1) of port connection 'rd_data_count' does not match port width (7) of module 'xpm_fifo_sync' [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:90]
WARNING: [Synth 8-350] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' requires 25 connections, but only 21 given [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:72]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'stream_shell' (7#1) [/tmp/direct_wires/workspace/F001_static_32_leaves/src/stream_shell.v:23]
INFO: [Synth 8-6157] synthesizing module 'wt_36_13' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13.v:12]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state4 bound to: 7'b0000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state7 bound to: 7'b0010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state10 bound to: 7'b1000000 
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13.v:55]
INFO: [Synth 8-6157] synthesizing module 'wt_36_13_bin_densbkb' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13_bin_densbkb.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 32768 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_36_13_bin_densbkb_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13_bin_densbkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 32768 - type: integer 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.742 ; gain = 152.672 ; free physical = 99668 ; free virtual = 134663
---------------------------------------------------------------------------------
INFO: [Synth 8-3876] $readmem data file './wt_36_13_bin_densbkb_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13_bin_densbkb.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1359.742 ; gain = 156.672 ; free physical = 99625 ; free virtual = 134620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1348.043 ; gain = 144.977 ; free physical = 99625 ; free virtual = 134616
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1359.738 ; gain = 156.672 ; free physical = 99557 ; free virtual = 134549
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1359.738 ; gain = 156.672 ; free physical = 99558 ; free virtual = 134551
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'wt_36_13_bin_densbkb_rom' (8#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13_bin_densbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_13_bin_densbkb' (9#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13_bin_densbkb.v:43]
INFO: [Synth 8-6157] synthesizing module 'wt_36_13_bin_denscud' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13_bin_denscud.v:43]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wt_36_13_bin_denscud_rom' [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13_bin_denscud.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3876] $readmem data file './wt_36_13_bin_denscud_rom.dat' is read successfully [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13_bin_denscud.v:24]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1358.738 ; gain = 155.672 ; free physical = 99520 ; free virtual = 134507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1358.738 ; gain = 155.672 ; free physical = 99520 ; free virtual = 134506
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'wt_36_13_bin_denscud_rom' (10#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13_bin_denscud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'wt_36_13_bin_denscud' (11#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13_bin_denscud.v:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1359.746 ; gain = 156.672 ; free physical = 99507 ; free virtual = 134486
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.738 ; gain = 153.672 ; free physical = 99466 ; free virtual = 134456
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.738 ; gain = 153.672 ; free physical = 99466 ; free virtual = 134456
---------------------------------------------------------------------------------
INFO: [Synth 8-6155] done synthesizing module 'wt_36_13' (12#1) [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13.v:12]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'pe_empty1110' (13#1) [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y1/pe_empty1110.v:1]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.742 ; gain = 152.672 ; free physical = 99449 ; free virtual = 134439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.742 ; gain = 152.672 ; free physical = 99450 ; free virtual = 134440
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[129] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[128] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[127] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[126] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[125] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[124] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[123] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[122] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[121] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[120] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[119] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[118] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[117] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[116] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[115] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[114] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[113] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[112] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[111] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[110] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[109] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[108] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[107] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[106] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[105] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[104] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[103] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[102] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[101] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[100] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[99] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[98] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[97] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[96] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[95] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[94] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[93] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[92] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[91] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[90] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[89] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[88] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[87] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[86] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[85] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[84] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[83] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[82] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[81] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[80] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[79] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[78] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[77] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[76] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[75] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[74] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[73] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[72] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[71] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[70] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[69] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[68] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[67] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[66] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[65] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[64] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[63] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[62] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[61] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[60] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[59] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[58] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[57] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[56] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[55] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[54] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[53] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[52] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[51] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[50] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[49] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[48] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[47] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[46] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[45] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[44] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[43] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[42] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[41] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[40] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[39] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[38] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[37] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[36] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[35] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[34] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[33] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[32] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[31] driven by constant 0
WARNING: [Synth 8-3917] design pe_empty1110 has port out_to_west[30] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design wt_36_13_bin_denscud has unconnected port reset
WARNING: [Synth 8-3331] design wt_36_13_bin_densbkb has unconnected port reset
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[129]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[128]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[127]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[126]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[125]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[124]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[123]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[122]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[121]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[120]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[119]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[118]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[117]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[116]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[115]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[114]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[113]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[112]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[111]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[110]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[109]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[108]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[107]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[106]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[105]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[104]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[103]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[102]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[101]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[100]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[99]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[98]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[97]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[96]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[95]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[94]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[93]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[92]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[91]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[90]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[89]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[88]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[87]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[86]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[85]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[84]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[83]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[82]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[81]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[80]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[79]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[78]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[77]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[76]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[75]
WARNING: [Synth 8-3331] design pe_empty1110 has unconnected port in_from_west[74]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1348.043 ; gain = 144.977 ; free physical = 99320 ; free virtual = 134305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1348.043 ; gain = 144.977 ; free physical = 99319 ; free virtual = 134304
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1359.742 ; gain = 156.672 ; free physical = 99279 ; free virtual = 134265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1359.742 ; gain = 156.672 ; free physical = 99278 ; free virtual = 134264
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1359.738 ; gain = 156.672 ; free physical = 99137 ; free virtual = 134118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1359.746 ; gain = 156.672 ; free physical = 99127 ; free virtual = 134108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1359.746 ; gain = 156.672 ; free physical = 99126 ; free virtual = 134107
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1359.738 ; gain = 156.672 ; free physical = 98827 ; free virtual = 133807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1359.738 ; gain = 156.672 ; free physical = 98826 ; free virtual = 133806
---------------------------------------------------------------------------------

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:49:35 2021...
INFO: [HLS 200-112] Total elapsed time: 99.92 seconds; peak allocated memory: 158.164 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:49:35 2021...
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:382:6) to (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:450:15) in function 'bin_conv'... converting 1303 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:458:13) to (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:327:77) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:480:13) to (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:509:13) in function 'bin_conv'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'conv_word' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:126)...511 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'bin_conv' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:219)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 540.887 ; gain = 192.207 ; free physical = 92705 ; free virtual = 127688
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_BATCH_NORM' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:470:74) in function 'bin_conv' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:293:22) in function 'bin_conv' : 

more than one sub loop.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2269.777 ; gain = 0.000 ; free physical = 89216 ; free virtual = 124200
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2269.785 ; gain = 0.000 ; free physical = 88202 ; free virtual = 123196
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1110_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1110_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2278.781 ; gain = 0.000 ; free physical = 88109 ; free virtual = 123093
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2269.777 ; gain = 1066.711 ; free physical = 88190 ; free virtual = 123174
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2269.777 ; gain = 1066.711 ; free physical = 88188 ; free virtual = 123172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2269.777 ; gain = 1066.711 ; free physical = 88183 ; free virtual = 123166
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2269.777 ; gain = 1066.711 ; free physical = 88077 ; free virtual = 123060
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 2269.777 ; gain = 1066.711 ; free physical = 87833 ; free virtual = 122818
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2269.777 ; gain = 0.000 ; free physical = 87967 ; free virtual = 122965
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.656 ; gain = 0.000 ; free physical = 88008 ; free virtual = 122994
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2269.785 ; gain = 1066.719 ; free physical = 88077 ; free virtual = 123063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2269.785 ; gain = 1066.719 ; free physical = 88077 ; free virtual = 123063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 2269.785 ; gain = 1066.719 ; free physical = 88075 ; free virtual = 123061
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:40 . Memory (MB): peak = 2269.785 ; gain = 1066.719 ; free physical = 87981 ; free virtual = 122966
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 2269.785 ; gain = 1066.719 ; free physical = 87220 ; free virtual = 122207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 2278.781 ; gain = 1075.711 ; free physical = 86556 ; free virtual = 121543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 2278.781 ; gain = 1075.711 ; free physical = 86542 ; free virtual = 121530
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------

Processing XDC Constraints
Initializing timing engine
Applied set_property DONT_TOUCH = true for stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 2278.781 ; gain = 1075.711 ; free physical = 86480 ; free virtual = 121468
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2269.781 ; gain = 0.000 ; free physical = 86071 ; free virtual = 121059
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst'
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_12_14_prj/wt_12_14/syn/verilog/wt_12_14_bin_densbkb.v:33]
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0101_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0101_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2291.652 ; gain = 0.000 ; free physical = 85123 ; free virtual = 120111
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_107_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_119_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link22/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link22/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1110_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1110_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2278.781 ; gain = 1075.711 ; free physical = 85839 ; free virtual = 120827
---------------------------------------------------------------------------------
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2278.773 ; gain = 0.000 ; free physical = 85836 ; free virtual = 120824

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'fixed_buffer.V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:244).
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wt_12_14_bin_densbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_12_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2269.777 ; gain = 1066.711 ; free physical = 86235 ; free virtual = 121226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2269.777 ; gain = 1066.711 ; free physical = 86236 ; free virtual = 121227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 2269.777 ; gain = 1066.711 ; free physical = 86237 ; free virtual = 121228
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2269.777 ; gain = 1066.711 ; free physical = 86445 ; free virtual = 121437
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Synth 8-5546] ROM "wt_12_14_inst/tmp_fu_107_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_12_14_inst/tmp_4_fu_119_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 2269.777 ; gain = 1066.711 ; free physical = 86220 ; free virtual = 121220
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2292.656 ; gain = 1089.586 ; free physical = 86191 ; free virtual = 121184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2292.656 ; gain = 1089.586 ; free physical = 86189 ; free virtual = 121182
---------------------------------------------------------------------------------
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst'
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 2292.656 ; gain = 1089.586 ; free physical = 86183 ; free virtual = 121176
---------------------------------------------------------------------------------
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2282.863 ; gain = 0.000 ; free physical = 86181 ; free virtual = 121175
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.645 ; gain = 0.000 ; free physical = 86160 ; free virtual = 121165
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 2269.781 ; gain = 1066.711 ; free physical = 86241 ; free virtual = 121237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 2269.781 ; gain = 1066.711 ; free physical = 86240 ; free virtual = 121236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 2269.781 ; gain = 1066.711 ; free physical = 86239 ; free virtual = 121235
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2_bin_conv_bkb.v:33]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 2269.781 ; gain = 1066.711 ; free physical = 86186 ; free virtual = 121188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 2291.652 ; gain = 1088.586 ; free physical = 86159 ; free virtual = 121158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 2291.652 ; gain = 1088.586 ; free physical = 86157 ; free virtual = 121156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 2291.652 ; gain = 1088.586 ; free physical = 86154 ; free virtual = 121153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:46 . Memory (MB): peak = 2269.781 ; gain = 1066.711 ; free physical = 86110 ; free virtual = 121117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start_binbkb.v:33]
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 2278.773 ; gain = 1075.711 ; free physical = 85949 ; free virtual = 120950
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 2278.773 ; gain = 1075.711 ; free physical = 85947 ; free virtual = 120948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Applied set_property DONT_TOUCH = true for stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for stream_in_link22/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 2278.773 ; gain = 1075.711 ; free physical = 85939 ; free virtual = 120948
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_0.v:33]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0101_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0101_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_1.v:33]
INFO: [Synth 8-4471] merging register 'tmp_8_cast_reg_2688_reg[6:0]' into 'tmp_8_cast1_reg_2683_reg[6:0]' [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:703]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_123_reg_3007_reg' and it is trimmed from '45' to '39' bits. [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:803]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_9_reg_2647_reg' and it is trimmed from '16' to '7' bits. [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:831]
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2282.859 ; gain = 0.000 ; free physical = 85890 ; free virtual = 120891
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_2557_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_6_fu_816_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp_fu_676_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "icmp6_fu_771_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sel_tmp_i_fu_781_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_s_fu_637_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_30_fu_2422_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_29_fu_2406_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_25_fu_2396_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_37_fu_2311_p2" won't be mapped to RAM because it is too sparse
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Processing XDC Constraints
Initializing timing engine
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2_bin_conv_cud.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start_bincud.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:47 . Memory (MB): peak = 2278.773 ; gain = 1075.711 ; free physical = 85860 ; free virtual = 120860
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     63 Bit       Adders := 1     
	   2 Input     61 Bit       Adders := 1     
	   3 Input     60 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   4 Input      8 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 6     
	   4 Input      7 Bit       Adders := 10    
	   3 Input      7 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               63 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               58 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 8     
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                7 Bit    Registers := 19    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 35    
	                1 Bit    Registers := 60    
+---RAMs : 
	               8K Bit         RAMs := 2     
	               4K Bit         RAMs := 3     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     60 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     22 Bit        Muxes := 4     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module bin_dense_dmem_tmbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module bin_dense_kh_mem_2_rom 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
Module bin_dense_kh_mem_0_rom 
Detailed RTL Component Info : 
+---Registers : 
	               60 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module bin_dense_kh_mem_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               58 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module bin_dense_dmem_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module bin_dense_mux_32_cud 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
Module bin_dense 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
	   2 Input     63 Bit       Adders := 1     
	   2 Input     61 Bit       Adders := 1     
	   3 Input     60 Bit       Adders := 1     
	   3 Input     39 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     60 Bit        Muxes := 2     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_173_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_fu_133_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_2_fu_139_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_6_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "icmp_fu_676_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2557_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_25_fu_2396_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_29_fu_2406_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_30_fu_2422_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_s_fu_637_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp6_fu_771_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_6_fu_816_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_37_fu_2311_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sel_tmp_i_fu_781_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 2291.652 ; gain = 1088.586 ; free physical = 85684 ; free virtual = 120687
---------------------------------------------------------------------------------
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wt_36_0_start_binbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_36_0_start_bincud_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_36_0_start 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Synth 8-5544] ROM "tmp_25_fu_2396_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_29_fu_2406_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_s_fu_637_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "icmp6_fu_771_p2" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_6_fu_816_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_37_fu_2311_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sel_tmp_i_fu_781_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element kh_mem_0_U/bin_dense_kh_mem_0_rom_U/q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_0.v:33]
WARNING: [Synth 8-6014] Unused sequential element kh_mem_1_U/bin_dense_kh_mem_1_rom_U/q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_kh_mem_1.v:33]
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.785 ; gain = 0.000 ; free physical = 85657 ; free virtual = 120666
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
WARNING: [Synth 8-6014] Unused sequential element ki_V_2_reg_3052_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:528]
WARNING: [Synth 8-6014] Unused sequential element tmp_126_reg_3057_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense.v:717]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_mac_muldEe.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/bin_dense_prj/bin_dense/syn/verilog/bin_dense_mac_muldEe.v:26]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0011_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0011_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2291.145 ; gain = 0.000 ; free physical = 85772 ; free virtual = 120781
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:47 . Memory (MB): peak = 2292.656 ; gain = 1089.586 ; free physical = 85843 ; free virtual = 120852
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "wt_36_0_start_inst/tmp_fu_133_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "wt_36_0_start_inst/tmp_6_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_36_0_start_inst/tmp_2_fu_139_p2" won't be mapped to RAM because it is too sparse

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wt_36_2_bin_conv_bkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_36_2_bin_conv_cud_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_36_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
DSP Report: Generating DSP bin_dense_mac_muldEe_U3/bin_dense_mac_muldEe_DSP48_0_U/p, operation Mode is: C'+A2*B2.
DSP Report: register ki_V_2_reg_3052_reg is absorbed into DSP bin_dense_mac_muldEe_U3/bin_dense_mac_muldEe_DSP48_0_U/p.
DSP Report: register A is absorbed into DSP bin_dense_mac_muldEe_U3/bin_dense_mac_muldEe_DSP48_0_U/p.
DSP Report: register C is absorbed into DSP bin_dense_mac_muldEe_U3/bin_dense_mac_muldEe_DSP48_0_U/p.
DSP Report: operator bin_dense_mac_muldEe_U3/bin_dense_mac_muldEe_DSP48_0_U/p is absorbed into DSP bin_dense_mac_muldEe_U3/bin_dense_mac_muldEe_DSP48_0_U/p.
DSP Report: operator bin_dense_mac_muldEe_U3/bin_dense_mac_muldEe_DSP48_0_U/m is absorbed into DSP bin_dense_mac_muldEe_U3/bin_dense_mac_muldEe_DSP48_0_U/p.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast1_reg_2683_reg[7]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast1_reg_2683_reg[8]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast1_reg_2683_reg[9]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast1_reg_2683_reg[10]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast1_reg_2683_reg[11]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast1_reg_2683_reg[12]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast1_reg_2683_reg[13]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast1_reg_2683_reg[14]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast1_reg_2683_reg[15]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast1_reg_2683_reg[16]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast1_reg_2683_reg[17]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_7_reg_2622_reg[0]' (FDE) to 'bin_dense_inst/n_inputs_V_reg_2611_reg[0]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_7_reg_2622_reg[1]' (FDE) to 'bin_dense_inst/tmp_7_reg_2622_reg[3]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_7_reg_2622_reg[2]' (FDE) to 'bin_dense_inst/n_inputs_V_reg_2611_reg[0]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_7_reg_2622_reg[3]' (FDE) to 'bin_dense_inst/n_outputs_V_reg_2616_reg[1]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_7_reg_2622_reg[4]' (FDE) to 'bin_dense_inst/n_inputs_V_reg_2611_reg[0]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_7_reg_2622_reg[5]' (FDE) to 'bin_dense_inst/n_inputs_V_reg_2611_reg[0]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_7_reg_2622_reg[6]' (FDE) to 'bin_dense_inst/n_inputs_V_reg_2611_reg[0]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast_reg_2688_reg[7]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast_reg_2688_reg[8]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast_reg_2688_reg[9]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast_reg_2688_reg[10]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast_reg_2688_reg[11]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast_reg_2688_reg[12]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast_reg_2688_reg[13]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast_reg_2688_reg[14]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast_reg_2688_reg[15]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast_reg_2688_reg[16]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast_reg_2688_reg[17]' (FD) to 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_8_cast_reg_2688_reg[18]' (FD) to 'bin_dense_inst/indvars_iv_cast_reg_2717_reg[19]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[48]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[50]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[16]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[20]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[18]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[53]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[36]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[22]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[35]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[23]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[30]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[31]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bin_dense_inst/p_Val2_4_reg_553_reg[0] )
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_48_reg_3012_reg[0]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[0]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_48_reg_3012_reg[1]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[1]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_48_reg_3012_reg[2]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[2]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_48_reg_3012_reg[3]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[3]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_48_reg_3012_reg[4]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[4]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_48_reg_3012_reg[5]' (FDE) to 'bin_dense_inst/tmp_48_reg_3012_reg[6]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_48_reg_3012_reg[6]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[5]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_123_reg_3007_reg[5]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[6]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_123_reg_3007_reg[6]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[7]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_123_reg_3007_reg[7]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[13]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_123_reg_3007_reg[13]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[14]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_123_reg_3007_reg[14]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[15]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_123_reg_3007_reg[15]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[21]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_123_reg_3007_reg[21]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[22]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_123_reg_3007_reg[22]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[23]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_123_reg_3007_reg[23]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[29]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_123_reg_3007_reg[29]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[30]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_123_reg_3007_reg[30]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[31]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_123_reg_3007_reg[31]' (FDE) to 'bin_dense_inst/tmp_123_reg_3007_reg[37]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bin_dense_inst/tmp_123_reg_3007_reg[37] )
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[34]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[2]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[37]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[5]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[8]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[38]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[6]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[39]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[40]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[8]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[8]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[41]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[9]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[42]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[10]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[43]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[11]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[44]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[12]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[12]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[45]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[13]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[13]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[46]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[14]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[14]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[15]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[47]' (FDE) to 'bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[15] )
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/p_Val2_6_reg_3062_reg[20]' (FDE) to 'bin_dense_inst/p_Val2_2_reg_3067_reg[6]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/p_Val2_6_reg_3062_reg[21]' (FDE) to 'bin_dense_inst/p_Val2_2_reg_3067_reg[7]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/p_Val2_6_reg_3062_reg[22]' (FDE) to 'bin_dense_inst/p_Val2_2_reg_3067_reg[8]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/p_Val2_6_reg_3062_reg[23]' (FDE) to 'bin_dense_inst/p_Val2_2_reg_3067_reg[9]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/p_Val2_6_reg_3062_reg[24]' (FDE) to 'bin_dense_inst/p_Val2_2_reg_3067_reg[10]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/p_Val2_6_reg_3062_reg[25]' (FDE) to 'bin_dense_inst/p_Val2_2_reg_3067_reg[11]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/p_Val2_6_reg_3062_reg[26]' (FDE) to 'bin_dense_inst/p_Val2_2_reg_3067_reg[12]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/p_Val2_6_reg_3062_reg[27]' (FDE) to 'bin_dense_inst/p_Val2_2_reg_3067_reg[13]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/p_Val2_6_reg_3062_reg[28]' (FDE) to 'bin_dense_inst/p_Val2_2_reg_3067_reg[14]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/p_Val2_6_reg_3062_reg[29]' (FDE) to 'bin_dense_inst/p_Val2_2_reg_3067_reg[15]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/p_Val2_6_reg_3062_reg[30]' (FDE) to 'bin_dense_inst/p_Val2_2_reg_3067_reg[16]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/p_Val2_6_reg_3062_reg[31]' (FDE) to 'bin_dense_inst/p_Val2_2_reg_3067_reg[17]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/p_Val2_6_reg_3062_reg[32]' (FDE) to 'bin_dense_inst/p_Val2_2_reg_3067_reg[18]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/p_Val2_6_reg_3062_reg[33]' (FDE) to 'bin_dense_inst/p_Val2_2_reg_3067_reg[19]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_2_reg_2627_reg[12]' (FDE) to 'bin_dense_inst/n_inputs_V_reg_2611_reg[0]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_2_reg_2627_reg[13]' (FDE) to 'bin_dense_inst/n_inputs_V_reg_2611_reg[0]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_2_reg_2627_reg[14]' (FDE) to 'bin_dense_inst/n_inputs_V_reg_2611_reg[0]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_2_reg_2627_reg[15]' (FDE) to 'bin_dense_inst/n_inputs_V_reg_2611_reg[0]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_2_reg_2627_reg[0]' (FDE) to 'bin_dense_inst/n_inputs_V_reg_2611_reg[0]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_2_reg_2627_reg[1]' (FDE) to 'bin_dense_inst/n_inputs_V_reg_2611_reg[0]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_2_reg_2627_reg[2]' (FDE) to 'bin_dense_inst/n_inputs_V_reg_2611_reg[0]'
INFO: [Synth 8-3886] merging instance 'bin_dense_inst/tmp_2_reg_2627_reg[3]' (FDE) to 'bin_dense_inst/n_inputs_V_reg_2611_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_26/\bin_dense_inst/p_7_reg_565_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_26/\bin_dense_inst/p_7_reg_565_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_26/\bin_dense_inst/p_7_reg_565_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_26/\bin_dense_inst/p_7_reg_565_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_26/\bin_dense_inst/p_7_reg_565_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_26/\bin_dense_inst/p_7_reg_565_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bin_dense_inst/n_outputs_V_reg_2616_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bin_dense_inst/indvars_iv_cast_reg_2717_reg[19] )
WARNING: [Synth 8-6014] Unused sequential element wt_12_14_inst/p_1_reg_96_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_12_14_prj/wt_12_14/syn/verilog/wt_12_14.v:198]
WARNING: [Synth 8-6014] Unused sequential element wt_36_0_start_inst/p_s_reg_111_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start.v:251]
WARNING: [Synth 8-6014] Unused sequential element wt_36_0_start_inst/p_1_reg_122_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_0_start_prj/wt_36_0_start/syn/verilog/wt_36_0_start.v:243]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bin_dense_inst/tmp_15_reg_2698_reg[6] )
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/kh_mem_2_U/bin_dense_kh_mem_2_rom_U/q0_reg[15]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_Val2_4_reg_553_reg[0]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_120_reg_2984_reg[3]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_120_reg_2984_reg[2]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_120_reg_2984_reg[1]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_120_reg_2984_reg[0]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_119_reg_2978_reg[3]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_119_reg_2978_reg[2]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_119_reg_2978_reg[1]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_119_reg_2978_reg[0]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_128_reg_2997_reg[3]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_128_reg_2997_reg[2]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_128_reg_2997_reg[1]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_128_reg_2997_reg[0]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[28]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[27]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[26]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[25]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[24]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[20]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[19]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[18]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[17]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[16]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[12]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[11]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[10]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[9]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[8]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_Val2_6_reg_3062_reg[13]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_Val2_6_reg_3062_reg[12]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_Val2_6_reg_3062_reg[11]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_Val2_6_reg_3062_reg[10]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_Val2_6_reg_3062_reg[9]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_Val2_6_reg_3062_reg[8]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_Val2_6_reg_3062_reg[7]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_Val2_6_reg_3062_reg[6]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_Val2_6_reg_3062_reg[5]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_Val2_6_reg_3062_reg[4]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_Val2_6_reg_3062_reg[3]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_Val2_6_reg_3062_reg[2]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_Val2_6_reg_3062_reg[1]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_Val2_6_reg_3062_reg[0]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_123_reg_3007_reg[37]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/n_outputs_V_reg_2616_reg[6]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/tmp_15_reg_2698_reg[6]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2282.863 ; gain = 1079.797 ; free physical = 85782 ; free virtual = 120797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2282.863 ; gain = 1079.797 ; free physical = 85781 ; free virtual = 120796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 2282.863 ; gain = 1079.797 ; free physical = 85776 ; free virtual = 120791
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "wt_36_2_inst/tmp_4_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_36_2_inst/tmp_8_fu_173_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_36_2_inst/tmp_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2282.859 ; gain = 1079.789 ; free physical = 85743 ; free virtual = 120765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2282.859 ; gain = 1079.789 ; free physical = 85741 ; free virtual = 120764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:49 . Memory (MB): peak = 2282.859 ; gain = 1079.789 ; free physical = 85735 ; free virtual = 120759
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10_bin_densbkb.v:33]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2292.645 ; gain = 1089.570 ; free physical = 85712 ; free virtual = 120733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2292.645 ; gain = 1089.570 ; free physical = 85710 ; free virtual = 120731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 2292.645 ; gain = 1089.570 ; free physical = 85720 ; free virtual = 120742
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11_bin_densbkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element wt_36_2_inst/p_1_reg_122_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2.v:262]
WARNING: [Synth 8-6014] Unused sequential element wt_36_2_inst/p_2_reg_133_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_2_prj/wt_36_2/syn/verilog/wt_36_2.v:270]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11_bin_denscud.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10_bin_denscud.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1_bin_conv_bkb.v:33]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_173_p2" won't be mapped to RAM because it is too sparse
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_140_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.

Processing XDC Constraints
Initializing timing engine
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 2282.859 ; gain = 1079.789 ; free physical = 85474 ; free virtual = 120494
---------------------------------------------------------------------------------
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1010_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1010_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wt_20_11_bin_densbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_20_11_bin_denscud_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_20_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2278.773 ; gain = 1075.711 ; free physical = 85440 ; free virtual = 120471
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+--------------------------------------------+---------------+----------------+
|Module Name            | RTL Object                                 | Depth x Width | Implemented As | 
+-----------------------+--------------------------------------------+---------------+----------------+
|bin_dense_kh_mem_2_rom | p_0_out                                    | 8x63          | LUT            | 
|bin_dense_kh_mem_0_rom | q0_reg                                     | 256x60        | Block RAM      | 
|bin_dense_kh_mem_1_rom | q0_reg                                     | 256x58        | Block RAM      | 
|bin_dense              | kh_mem_1_U/bin_dense_kh_mem_1_rom_U/q0_reg | 256x58        | Block RAM      | 
|bin_dense              | p_0_out                                    | 8x63          | LUT            | 
|bin_dense              | kh_mem_0_U/bin_dense_kh_mem_0_rom_U/q0_reg | 256x60        | Block RAM      | 
+-----------------------+--------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|bin_dense_dmem_tmbkb_ram: | ram_reg                          | 128 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|bin_dense_dmem_V_ram:     | ram_reg                          | 128 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|bin_dense   | C'+A2*B2    | 20     | 16     | 28     | -      | 34     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link22/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Synth 8-4480] The timing for the instance stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2_0/bin_dense_inst/dmem_tmp_V_U/bin_dense_dmem_tmbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2_0/bin_dense_inst/dmem_tmp_V_U/bin_dense_dmem_tmbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2_0/bin_dense_inst/dmem_tmp_V_U/bin_dense_dmem_tmbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2_0/bin_dense_inst/dmem_tmp_V_U/bin_dense_dmem_tmbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2_1/bin_dense_inst/dmem_V_U/bin_dense_dmem_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2_1/bin_dense_inst/dmem_V_U/bin_dense_dmem_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2_1/bin_dense_inst/dmem_V_U/bin_dense_dmem_V_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2_1/bin_dense_inst/dmem_V_U/bin_dense_dmem_V_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2_37/bin_dense_inst/kh_mem_1_U/bin_dense_kh_mem_1_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2_37/bin_dense_inst/kh_mem_1_U/bin_dense_kh_mem_1_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2_37/bin_dense_inst/kh_mem_1_U/bin_dense_kh_mem_1_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2_37/bin_dense_inst/kh_mem_1_U/bin_dense_kh_mem_1_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2292.656 ; gain = 0.000 ; free physical = 85439 ; free virtual = 120470
INFO: [Synth 8-4480] The timing for the instance i_2_40/bin_dense_inst/kh_mem_0_U/bin_dense_kh_mem_0_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2_40/bin_dense_inst/kh_mem_0_U/bin_dense_kh_mem_0_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2_40/bin_dense_inst/kh_mem_0_U/bin_dense_kh_mem_0_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_2_40/bin_dense_inst/kh_mem_0_U/bin_dense_kh_mem_0_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2291.145 ; gain = 1088.078 ; free physical = 85487 ; free virtual = 120511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2291.145 ; gain = 1088.078 ; free physical = 85489 ; free virtual = 120513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:52 . Memory (MB): peak = 2291.145 ; gain = 1088.078 ; free physical = 85496 ; free virtual = 120521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 2282.863 ; gain = 1079.797 ; free physical = 85525 ; free virtual = 120557
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "wt_20_11_inst/tmp_4_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_20_11_inst/tmp_8_fu_173_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_20_11_inst/tmp_fu_144_p2" won't be mapped to RAM because it is too sparse

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wt_20_10_bin_densbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_20_10_bin_denscud_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_20_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 2291.652 ; gain = 1088.586 ; free physical = 85499 ; free virtual = 120536
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------------------------+---------------+----------------+
|Module Name              | RTL Object                             | Depth x Width | Implemented As | 
+-------------------------+----------------------------------------+---------------+----------------+
|wt_36_0_start_binbkb_rom | q0_reg                                 | 32768x32      | Block RAM      | 
|wt_36_0_start_bincud_rom | q0_reg                                 | 4096x32       | Block RAM      | 
|pe_empty0101             | wt_36_0_start_inst/p_s_reg_111_reg_rep | 32768x32      | Block RAM      | 
|pe_empty0101             | wt_36_0_start_inst/p_1_reg_122_reg_rep | 4096x32       | Block RAM      | 
+-------------------------+----------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_0_start_inst/p_s_reg_111_reg_rep_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_0_start_inst/p_1_reg_122_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_0_start_inst/p_1_reg_122_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_0_start_inst/p_1_reg_122_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_0_start_inst/p_1_reg_122_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1110_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1110_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
WARNING: [Synth 8-6014] Unused sequential element wt_20_11_inst/p_1_reg_122_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11.v:262]
WARNING: [Synth 8-6014] Unused sequential element wt_20_11_inst/p_2_reg_133_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_11_prj/wt_20_11/syn/verilog/wt_20_11.v:270]
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2289.656 ; gain = 0.000 ; free physical = 85439 ; free virtual = 120469
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst'
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3_bin_conv_bkb.v:33]
INFO: [Synth 8-5546] ROM "wt_20_10_inst/tmp_4_fu_152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_20_10_inst/tmp_8_fu_169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_20_10_inst/tmp_fu_140_p2" won't be mapped to RAM because it is too sparse
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1110_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1110_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1_bin_conv_cud.v:33]
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2277.793 ; gain = 0.000 ; free physical = 85347 ; free virtual = 120377
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_140_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_169_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element wt_20_10_inst/p_1_reg_118_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10.v:262]
WARNING: [Synth 8-6014] Unused sequential element wt_20_10_inst/p_2_reg_129_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_10_prj/wt_20_10/syn/verilog/wt_20_10.v:270]
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 2283.785 ; gain = 1080.719 ; free physical = 85316 ; free virtual = 120347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 2283.785 ; gain = 1080.719 ; free physical = 85314 ; free virtual = 120345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
Applied set_property DONT_TOUCH = true for stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 2283.785 ; gain = 1080.719 ; free physical = 85308 ; free virtual = 120338
---------------------------------------------------------------------------------
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1100_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1100_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst'
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2291.652 ; gain = 0.000 ; free physical = 85240 ; free virtual = 120271
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation__parameterized0'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_wt_mem_0.v:33]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_kh_mem.v:33]
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.539 ; gain = 0.000 ; free physical = 85317 ; free virtual = 120347
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1609]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1711]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1619]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1615]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1631]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1627]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1639]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1635]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1645]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1643]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1657]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1653]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1665]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1661]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1675]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1671]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1685]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1681]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1693]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1689]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1701]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:1697]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_4_reg_2977_reg' and it is trimmed from '64' to '60' bits. [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:856]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_3_mid2_reg_2972_reg' and it is trimmed from '2' to '1' bits. [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:855]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_2_fu_713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_657_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_995_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_fu_2493_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_989_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_fu_1007_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_23_fu_1214_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_897_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_25_fu_1330_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_5_i_fu_759_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_4_i_fu_754_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_3_i_fu_749_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_1_fu_707_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'lbuf_V_addr_4_reg_2993_reg[5:0]' into 'lbuf_V_addr_2_reg_2983_reg[5:0]' [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:853]
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:54 . Memory (MB): peak = 2292.645 ; gain = 1089.570 ; free physical = 85413 ; free virtual = 120443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 2282.859 ; gain = 1079.789 ; free physical = 85413 ; free virtual = 120445
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-----------------------------------+---------------+----------------+
|Module Name              | RTL Object                        | Depth x Width | Implemented As | 
+-------------------------+-----------------------------------+---------------+----------------+
|wt_20_11_bin_densbkb_rom | q0_reg                            | 16384x32      | Block RAM      | 
|wt_20_11_bin_denscud_rom | q0_reg                            | 4096x32       | Block RAM      | 
|pe_empty0101             | wt_20_11_inst/p_1_reg_122_reg_rep | 16384x32      | Block RAM      | 
|pe_empty0101             | wt_20_11_inst/p_2_reg_133_reg_rep | 4096x32       | Block RAM      | 
+-------------------------+-----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_11_inst/p_1_reg_122_reg_rep_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_20_11_inst/p_2_reg_133_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_20_11_inst/p_2_reg_133_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_20_11_inst/p_2_reg_133_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_20_11_inst/p_2_reg_133_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5546] ROM "tmp_2_fu_713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_657_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_995_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_10_fu_2493_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_989_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_fu_1007_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_23_fu_1214_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_897_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_25_fu_1330_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_5_i_fu_759_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_4_i_fu_754_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_3_i_fu_749_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_1_fu_707_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_40_fu_1153_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 8     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wt_36_1_bin_conv_bkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_36_1_bin_conv_cud_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_36_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3_bin_conv_cud.v:33]
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation__parameterized0'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_173_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty0111_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty0111_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2282.871 ; gain = 0.000 ; free physical = 85152 ; free virtual = 120188
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 2283.785 ; gain = 1080.719 ; free physical = 85193 ; free virtual = 120229
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "wt_36_1_inst/tmp_4_fu_152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_36_1_inst/tmp_8_fu_169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_36_1_inst/tmp_fu_140_p2" won't be mapped to RAM because it is too sparse

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 4     
	   2 Input     22 Bit       Adders := 8     
	   2 Input     21 Bit       Adders := 11    
	   2 Input     20 Bit       Adders := 27    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	              128 Bit    Registers := 3     
	               64 Bit    Registers := 18    
	               60 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 7     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 40    
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 31    
+---RAMs : 
	              64K Bit         RAMs := 1     
	              16K Bit         RAMs := 1     
	               3K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 30    
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 30    
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 37    
	   3 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module RelayStation__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module fp_conv_wt_mem_0_rom 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module fp_conv_kh_mem_rom 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module fp_conv_lbuf_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 2     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module fp_conv_dmem_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module fp_conv_mux_164_6bkb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
Module fp_conv 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     24 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 4     
	   2 Input     22 Bit       Adders := 8     
	   2 Input     21 Bit       Adders := 11    
	   2 Input     20 Bit       Adders := 27    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               64 Bit    Registers := 16    
	               60 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 7     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 38    
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 30    
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     15 Bit        Muxes := 1     
	  16 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 2292.656 ; gain = 1089.586 ; free physical = 85120 ; free virtual = 120161
---------------------------------------------------------------------------------

Processing XDC Constraints
Initializing timing engine
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------------------+---------------+----------------+
|Module Name              | RTL Object                       | Depth x Width | Implemented As | 
+-------------------------+----------------------------------+---------------+----------------+
|wt_36_2_bin_conv_bkb_rom | q0_reg                           | 32768x32      | Block RAM      | 
|wt_36_2_bin_conv_cud_rom | q0_reg                           | 4096x32       | Block RAM      | 
|pe_empty0111             | wt_36_2_inst/p_1_reg_122_reg_rep | 32768x32      | Block RAM      | 
|pe_empty0111             | wt_36_2_inst/p_2_reg_133_reg_rep | 4096x32       | Block RAM      | 
+-------------------------+----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_2_inst/p_1_reg_122_reg_rep_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_2_inst/p_2_reg_133_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_2_inst/p_2_reg_133_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_2_inst/p_2_reg_133_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_2_inst/p_2_reg_133_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2291.145 ; gain = 1088.078 ; free physical = 85077 ; free virtual = 120118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1110_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1110_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wt_36_3_bin_conv_bkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_36_3_bin_conv_cud_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_36_3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_10_fu_2493_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_34_fu_1007_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_897_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_25_fu_1330_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_3_i_fu_749_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_4_i_fu_754_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_5_i_fu_759_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_23_fu_1214_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_657_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_707_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_995_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_713_p2" won't be mapped to RAM because it is too sparse
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2292.652 ; gain = 0.000 ; free physical = 85056 ; free virtual = 120102
WARNING: [Synth 8-6014] Unused sequential element wt_36_1_inst/p_1_reg_118_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1.v:262]
WARNING: [Synth 8-6014] Unused sequential element wt_36_1_inst/p_2_reg_129_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_1_prj/wt_36_1/syn/verilog/wt_36_1.v:270]
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pe_empty1011_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pe_empty1011_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 2282.863 ; gain = 1079.797 ; free physical = 85156 ; free virtual = 120205
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-----------------------------------+---------------+----------------+
|Module Name              | RTL Object                        | Depth x Width | Implemented As | 
+-------------------------+-----------------------------------+---------------+----------------+
|wt_20_10_bin_densbkb_rom | q0_reg                            | 16384x32      | Block RAM      | 
|wt_20_10_bin_denscud_rom | q0_reg                            | 4096x32       | Block RAM      | 
|pe_empty0111             | wt_20_10_inst/p_1_reg_118_reg_rep | 16384x32      | Block RAM      | 
|pe_empty0111             | wt_20_10_inst/p_2_reg_129_reg_rep | 4096x32       | Block RAM      | 
+-------------------------+-----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_10_inst/p_1_reg_118_reg_rep_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_20_10_inst/p_2_reg_129_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_20_10_inst/p_2_reg_129_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_20_10_inst/p_2_reg_129_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_20_10_inst/p_2_reg_129_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2277.793 ; gain = 1074.727 ; free physical = 85143 ; free virtual = 120190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2277.793 ; gain = 1074.727 ; free physical = 85141 ; free virtual = 120188
---------------------------------------------------------------------------------
WARNING: [Constraints 18-5210] No constraint will be written out.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.535 ; gain = 0.000 ; free physical = 85141 ; free virtual = 120188
Applied set_property DONT_TOUCH = true for stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2277.793 ; gain = 1074.727 ; free physical = 85182 ; free virtual = 120229
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RelayStation'
INFO: [Synth 8-5544] ROM "ready_upward" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2292.656 ; gain = 1089.586 ; free physical = 85216 ; free virtual = 120264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2292.656 ; gain = 1089.586 ; free physical = 85207 ; free virtual = 120255
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
Applied set_property DONT_TOUCH = true for stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2292.656 ; gain = 1089.586 ; free physical = 85212 ; free virtual = 120260
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "wt_36_3_inst/tmp_4_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_36_3_inst/tmp_8_fu_173_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_36_3_inst/tmp_fu_144_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8_bin_densebkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 2289.656 ; gain = 1086.586 ; free physical = 85153 ; free virtual = 120203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 2289.656 ; gain = 1086.586 ; free physical = 85153 ; free virtual = 120203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 2289.656 ; gain = 1086.586 ; free physical = 85149 ; free virtual = 120199
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "tmp_3_i_fu_749_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_4_i_fu_754_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_fu_657_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_707_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_713_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_995_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element p_s_reg_535_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv.v:806]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_kh_mem.v:33]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8_bin_densecud.v:33]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_173_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6_bin_densebkb.v:33]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2289.539 ; gain = 1086.469 ; free physical = 85121 ; free virtual = 120180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 2289.539 ; gain = 1086.469 ; free physical = 85128 ; free virtual = 120180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 2289.539 ; gain = 1086.469 ; free physical = 85133 ; free virtual = 120185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   EMPTY |                               00 |                               00
                    HALF |                               01 |                               01
                    FULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RelayStation'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-6014] Unused sequential element wt_36_3_inst/p_1_reg_122_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3.v:262]
WARNING: [Synth 8-6014] Unused sequential element wt_36_3_inst/p_2_reg_133_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_3_prj/wt_36_3/syn/verilog/wt_36_3.v:270]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 2277.793 ; gain = 1074.727 ; free physical = 85120 ; free virtual = 120180
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_7_prj/wt_36_7/syn/verilog/wt_36_7_bin_densebkb.v:33]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 25    
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RelayStation 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wt_10_8_bin_densebkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_10_8_bin_densecud_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_10_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 2291.652 ; gain = 1088.586 ; free physical = 85115 ; free virtual = 120172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 2291.652 ; gain = 1088.586 ; free physical = 85112 ; free virtual = 120170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 2291.652 ; gain = 1088.586 ; free physical = 85106 ; free virtual = 120163
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_4_start_prj/wt_32_4_start/syn/verilog/wt_32_4_start_binbkb.v:33]
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3971] The signal lbuf_V_U/fp_conv_lbuf_V_ram_U/ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3936] Found unconnected internal register 'dmem_V_U/fp_conv_dmem_V_ram_U/q0_reg' and it is trimmed from '64' to '60' bits. [/tmp/direct_wires/workspace/F002_hls_bnn/fp_conv_prj/fp_conv/syn/verilog/fp_conv_dmem_V.v:38]
INFO: [Synth 8-3971] The signal dmem_V_U/fp_conv_dmem_V_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5546] ROM "wt_10_8_inst/tmp_4_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_10_8_inst/tmp_8_fu_173_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_10_8_inst/tmp_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6_bin_densecud.v:33]
WARNING: [Synth 8-6014] Unused sequential element wt_10_8_inst/p_1_reg_122_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8.v:262]
WARNING: [Synth 8-6014] Unused sequential element wt_10_8_inst/p_2_reg_133_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_10_8_prj/wt_10_8/syn/verilog/wt_10_8.v:270]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_173_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_1_reg_2957_reg[0]' (FDE) to 'fp_conv_inst/lbuf_V_addr_reg_2952_reg[0]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_5_reg_2998_reg[0]' (FDE) to 'fp_conv_inst/lbuf_V_addr_3_reg_2988_reg[0]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_3_reg_2988_reg[0]' (FDE) to 'fp_conv_inst/lbuf_V_addr_2_reg_2983_reg[0]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_1_reg_2957_reg[1]' (FDE) to 'fp_conv_inst/lbuf_V_addr_reg_2952_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_5_reg_2998_reg[1]' (FDE) to 'fp_conv_inst/lbuf_V_addr_3_reg_2988_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_3_reg_2988_reg[1]' (FDE) to 'fp_conv_inst/lbuf_V_addr_2_reg_2983_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_1_reg_2957_reg[2]' (FDE) to 'fp_conv_inst/lbuf_V_addr_reg_2952_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_5_reg_2998_reg[2]' (FDE) to 'fp_conv_inst/lbuf_V_addr_3_reg_2988_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_3_reg_2988_reg[2]' (FDE) to 'fp_conv_inst/lbuf_V_addr_2_reg_2983_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_1_reg_2957_reg[3]' (FDE) to 'fp_conv_inst/lbuf_V_addr_reg_2952_reg[3]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_5_reg_2998_reg[3]' (FDE) to 'fp_conv_inst/lbuf_V_addr_3_reg_2988_reg[3]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_3_reg_2988_reg[3]' (FDE) to 'fp_conv_inst/lbuf_V_addr_2_reg_2983_reg[3]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_1_reg_2957_reg[4]' (FDE) to 'fp_conv_inst/lbuf_V_addr_reg_2952_reg[4]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_5_reg_2998_reg[4]' (FDE) to 'fp_conv_inst/lbuf_V_addr_3_reg_2988_reg[4]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_3_reg_2988_reg[4]' (FDE) to 'fp_conv_inst/lbuf_V_addr_2_reg_2983_reg[4]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_5_reg_2998_reg[5]' (FDE) to 'fp_conv_inst/lbuf_V_addr_3_reg_2988_reg[5]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_3_reg_2988_reg[5]' (FDE) to 'fp_conv_inst/lbuf_V_addr_3_reg_2988_reg[6]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_1_reg_2957_reg[6]' (FDE) to 'fp_conv_inst/lbuf_V_addr_reg_2952_reg[5]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_5_reg_2998_reg[6]' (FDE) to 'fp_conv_inst/lbuf_V_addr_3_reg_2988_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\lbuf_V_addr_1_reg_2957_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fp_conv_inst/\lbuf_V_addr_5_reg_2998_reg[7] )
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_3_reg_2988_reg[7]' (FDE) to 'fp_conv_inst/lbuf_V_addr_2_reg_2983_reg[5]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_reg_2952_reg[0]' (FDE) to 'fp_conv_inst/p_5_mid2_reg_2911_reg[0]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_reg_2952_reg[1]' (FDE) to 'fp_conv_inst/p_5_mid2_reg_2911_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_reg_2952_reg[2]' (FDE) to 'fp_conv_inst/p_5_mid2_reg_2911_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_reg_2952_reg[3]' (FDE) to 'fp_conv_inst/p_5_mid2_reg_2911_reg[3]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_reg_2952_reg[4]' (FDE) to 'fp_conv_inst/p_5_mid2_reg_2911_reg[4]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/lbuf_V_addr_reg_2952_reg[5]' (FDE) to 'fp_conv_inst/p_5_mid2_reg_2911_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\lbuf_V_addr_reg_2952_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\lbuf_V_addr_4_reg_2993_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fp_conv_inst/\lbuf_V_addr_2_reg_2983_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\lbuf_V_addr_reg_2952_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fp_conv_inst/\lbuf_V_addr_4_reg_2993_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\lbuf_V_addr_2_reg_2983_reg[7] )
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[0]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[0]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[1]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[1]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[2]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[2]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[3]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[3]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[4]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[4]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[5]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[5]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[6]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[6]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[7]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[7]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[8]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[8]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[9]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[9]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[10]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[10]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[11]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[11]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[12]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[12]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[13]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[13]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[14]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[14]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[15]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[15]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[16]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[16]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[17]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[17]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[18]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[18]'
INFO: [Synth 8-3886] merging instance 'fp_conv_inst/p_Val2_4_reg_2977_reg[19]' (FDE) to 'fp_conv_inst/pix_0_V_reg_3003_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\tmp_32_cast_reg_2834_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\tmp_32_cast_reg_2834_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\tmp_32_cast_reg_2834_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\tmp_32_cast_reg_2834_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\tmp_32_cast_reg_2834_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\tmp_32_cast_reg_2834_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\p_3_mid2_reg_2972_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\p_3_mid2_reg_2972_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\p_3_mid2_reg_2972_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\p_3_mid2_reg_2972_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fp_conv_inst/\p_3_mid2_reg_2972_reg[0] )
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12_bin_densbkb.v:33]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (tmp_40_reg_2938_reg[1]) is unused and will be removed from module fp_conv.
WARNING: [Synth 8-3332] Sequential element (p_Val2_19_2_2_2_reg_3119_reg[5]) is unused and will be removed from module fp_conv.
WARNING: [Synth 8-3332] Sequential element (p_Val2_19_2_2_2_reg_3119_reg[4]) is unused and will be removed from module fp_conv.
WARNING: [Synth 8-3332] Sequential element (p_Val2_19_2_2_2_reg_3119_reg[3]) is unused and will be removed from module fp_conv.
WARNING: [Synth 8-3332] Sequential element (p_Val2_19_2_2_2_reg_3119_reg[2]) is unused and will be removed from module fp_conv.
WARNING: [Synth 8-3332] Sequential element (p_Val2_19_2_2_2_reg_3119_reg[1]) is unused and will be removed from module fp_conv.
WARNING: [Synth 8-3332] Sequential element (p_Val2_19_2_2_2_reg_3119_reg[0]) is unused and will be removed from module fp_conv.
WARNING: [Synth 8-3332] Sequential element (lbuf_V_addr_5_reg_2998_reg[7]) is unused and will be removed from module fp_conv.
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 2292.656 ; gain = 1089.586 ; free physical = 84951 ; free virtual = 120016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 2289.535 ; gain = 1086.469 ; free physical = 84956 ; free virtual = 120015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 2289.535 ; gain = 1086.469 ; free physical = 84955 ; free virtual = 120015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:59 . Memory (MB): peak = 2289.535 ; gain = 1086.469 ; free physical = 84949 ; free virtual = 120012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wt_36_6_bin_densebkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_36_6_bin_densecud_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_36_6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2282.871 ; gain = 1079.805 ; free physical = 84942 ; free virtual = 120010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2282.871 ; gain = 1079.805 ; free physical = 84938 ; free virtual = 120006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2282.871 ; gain = 1079.805 ; free physical = 84925 ; free virtual = 119992
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "wt_36_6_inst/tmp_4_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_36_6_inst/tmp_8_fu_173_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_36_6_inst/tmp_fu_144_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_5_prj/wt_32_5/syn/verilog/wt_32_5_bin_densebkb.v:33]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_136_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_148_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_165_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_fu_96_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_2_fu_102_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start_binbkb.v:33]
WARNING: [Synth 8-6014] Unused sequential element wt_36_6_inst/p_1_reg_122_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6.v:262]
WARNING: [Synth 8-6014] Unused sequential element wt_36_6_inst/p_2_reg_133_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_6_prj/wt_36_6/syn/verilog/wt_36_6.v:270]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 2289.656 ; gain = 1086.586 ; free physical = 84767 ; free virtual = 119840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wt_36_7_bin_densebkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_36_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
---------------------------------------------------------------------------------
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:01 . Memory (MB): peak = 2292.645 ; gain = 1089.570 ; free physical = 84740 ; free virtual = 119820
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------------------+---------------+----------------+
|Module Name              | RTL Object                       | Depth x Width | Implemented As | 
+-------------------------+----------------------------------+---------------+----------------+
|wt_36_1_bin_conv_bkb_rom | q0_reg                           | 32768x32      | Block RAM      | 
|wt_36_1_bin_conv_cud_rom | q0_reg                           | 4096x32       | Block RAM      | 
|pe_empty0111             | wt_36_1_inst/p_1_reg_118_reg_rep | 32768x32      | Block RAM      | 
|pe_empty0111             | wt_36_1_inst/p_2_reg_129_reg_rep | 4096x32       | Block RAM      | 
+-------------------------+----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 2292.652 ; gain = 1089.586 ; free physical = 84745 ; free virtual = 119819
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 2292.652 ; gain = 1089.586 ; free physical = 84743 ; free virtual = 119817
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_1_inst/p_1_reg_118_reg_rep_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 2292.652 ; gain = 1089.586 ; free physical = 84742 ; free virtual = 119816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2277.793 ; gain = 1074.727 ; free physical = 84743 ; free virtual = 119816
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------------------+---------------+----------------+
|Module Name              | RTL Object                       | Depth x Width | Implemented As | 
+-------------------------+----------------------------------+---------------+----------------+
|wt_10_8_bin_densebkb_rom | q0_reg                           | 8192x32       | Block RAM      | 
|wt_10_8_bin_densecud_rom | q0_reg                           | 256x32        | Block RAM      | 
|pe_empty1110             | wt_10_8_inst/p_1_reg_122_reg_rep | 8192x32       | Block RAM      | 
|pe_empty1110             | wt_10_8_inst/p_2_reg_133_reg_rep | 256x32        | Block RAM      | 
+-------------------------+----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_10_8_inst/p_1_reg_122_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_10_8_inst/p_1_reg_122_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_10_8_inst/p_1_reg_122_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_10_8_inst/p_1_reg_122_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_10_8_inst/p_1_reg_122_reg_rep_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_10_8_inst/p_1_reg_122_reg_rep_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_10_8_inst/p_1_reg_122_reg_rep_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_10_8_inst/p_1_reg_122_reg_rep_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_1_inst/p_2_reg_129_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_1_inst/p_2_reg_129_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_1_inst/p_2_reg_129_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_1_inst/p_2_reg_129_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12_bin_denscud.v:33]
INFO: [Synth 8-4480] The timing for the instance i_1/wt_10_8_inst/p_2_reg_133_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_10_8_inst/p_2_reg_133_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:00 . Memory (MB): peak = 2289.539 ; gain = 1086.469 ; free physical = 84743 ; free virtual = 119824
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start_bincud.v:33]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_99_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_111_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_140_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_169_p2" won't be mapped to RAM because it is too sparse

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wt_32_4_start_binbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_32_4_start 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_fu_123_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_1_fu_129_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_146_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1030]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5546] ROM "wt_36_7_inst/tmp_4_fu_148_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_36_7_inst/tmp_8_fu_165_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_36_7_inst/tmp_fu_136_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2289.535 ; gain = 1086.469 ; free physical = 84626 ; free virtual = 119707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wt_32_5_bin_densebkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_32_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13_bin_densbkb.v:33]
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 2282.871 ; gain = 1079.805 ; free physical = 84544 ; free virtual = 119630
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "wt_32_4_start_inst/tmp_fu_96_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "wt_32_4_start_inst/tmp_2_fu_102_p2" won't be mapped to RAM because it is too sparse

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wt_20_9_start_binbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_20_9_start_bincud_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_20_9_start 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "wt_32_5_inst/tmp_fu_99_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_32_5_inst/tmp_4_fu_111_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_7_prj/wt_36_7/syn/verilog/wt_36_7_bin_densebkb.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 2291.652 ; gain = 1088.586 ; free physical = 84519 ; free virtual = 119609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wt_36_12_bin_densbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_36_12_bin_denscud_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_36_12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
WARNING: [Synth 8-6014] Unused sequential element wt_32_5_inst/p_1_reg_88_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_5_prj/wt_32_5/syn/verilog/wt_32_5.v:198]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-6014] Unused sequential element wt_32_4_start_inst/p_s_reg_85_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_32_4_start_prj/wt_32_4_start/syn/verilog/wt_32_4_start.v:181]
INFO: [Synth 8-5545] ROM "wt_20_9_start_inst/tmp_fu_123_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "wt_20_9_start_inst/tmp_5_fu_146_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_20_9_start_inst/tmp_1_fu_129_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
WARNING: [Synth 8-6014] Unused sequential element wt_20_9_start_inst/p_s_reg_101_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start.v:223]
WARNING: [Synth 8-6014] Unused sequential element wt_20_9_start_inst/p_1_reg_112_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_20_9_start_prj/wt_20_9_start/syn/verilog/wt_20_9_start.v:215]
INFO: [Synth 8-5546] ROM "wt_36_12_inst/tmp_4_fu_152_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_36_12_inst/tmp_8_fu_169_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_36_12_inst/tmp_fu_140_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:03 . Memory (MB): peak = 2292.656 ; gain = 1089.586 ; free physical = 84381 ; free virtual = 119477
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------------------+---------------+----------------+
|Module Name              | RTL Object                       | Depth x Width | Implemented As | 
+-------------------------+----------------------------------+---------------+----------------+
|wt_36_6_bin_densebkb_rom | q0_reg                           | 32768x32      | Block RAM      | 
|wt_36_6_bin_densecud_rom | q0_reg                           | 4096x32       | Block RAM      | 
|pe_empty1010             | wt_36_6_inst/p_1_reg_122_reg_rep | 32768x32      | Block RAM      | 
|pe_empty1010             | wt_36_6_inst/p_2_reg_133_reg_rep | 4096x32       | Block RAM      | 
+-------------------------+----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_6_inst/p_1_reg_122_reg_rep_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_6_inst/p_2_reg_133_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_6_inst/p_2_reg_133_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_6_inst/p_2_reg_133_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_6_inst/p_2_reg_133_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-6014] Unused sequential element q0_reg was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13_bin_denscud.v:33]
WARNING: [Synth 8-6014] Unused sequential element wt_36_12_inst/p_1_reg_118_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12.v:262]
WARNING: [Synth 8-6014] Unused sequential element wt_36_12_inst/p_2_reg_129_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_12_prj/wt_36_12/syn/verilog/wt_36_12.v:270]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_144_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_4_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_173_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:06 . Memory (MB): peak = 2291.145 ; gain = 1088.078 ; free physical = 84186 ; free virtual = 119282
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------------------+---------------+----------------+
|Module Name              | RTL Object                       | Depth x Width | Implemented As | 
+-------------------------+----------------------------------+---------------+----------------+
|wt_36_3_bin_conv_bkb_rom | q0_reg                           | 32768x32      | Block RAM      | 
|wt_36_3_bin_conv_cud_rom | q0_reg                           | 4096x32       | Block RAM      | 
|pe_empty0011             | wt_36_3_inst/p_1_reg_122_reg_rep | 32768x32      | Block RAM      | 
|pe_empty0011             | wt_36_3_inst/p_2_reg_133_reg_rep | 4096x32       | Block RAM      | 
+-------------------------+----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_3_inst/p_1_reg_122_reg_rep_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_3_inst/p_2_reg_133_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_3_inst/p_2_reg_133_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_3_inst/p_2_reg_133_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_3_inst/p_2_reg_133_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 2292.652 ; gain = 1089.586 ; free physical = 84175 ; free virtual = 119272
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   4 Input      7 Bit       Adders := 3     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 25    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module stream_shell 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module wt_36_13_bin_densbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_36_13_bin_denscud_rom 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wt_36_13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:05 . Memory (MB): peak = 2289.535 ; gain = 1086.469 ; free physical = 84151 ; free virtual = 119253
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+---------------------------------+---------------+----------------+
|Module Name              | RTL Object                      | Depth x Width | Implemented As | 
+-------------------------+---------------------------------+---------------+----------------+
|wt_32_5_bin_densebkb_rom | q0_reg                          | 32768x32      | Block RAM      | 
|pe_empty1011             | wt_32_5_inst/p_1_reg_88_reg_rep | 32768x32      | Block RAM      | 
+-------------------------+---------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_5_inst/p_1_reg_88_reg_rep_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element rst_d2_inst/d_out_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
WARNING: [Synth 8-6014] Unused sequential element wrpp2_inst/count_value_i_reg was removed.  [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1720]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5546] ROM "wt_36_13_inst/tmp_4_fu_156_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_36_13_inst/tmp_8_fu_173_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wt_36_13_inst/tmp_fu_144_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:08 . Memory (MB): peak = 2282.871 ; gain = 1079.805 ; free physical = 84022 ; free virtual = 119124
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------------------------+---------------+----------------+
|Module Name              | RTL Object                             | Depth x Width | Implemented As | 
+-------------------------+----------------------------------------+---------------+----------------+
|wt_20_9_start_binbkb_rom | q0_reg                                 | 16384x32      | Block RAM      | 
|wt_20_9_start_bincud_rom | q0_reg                                 | 4096x32       | Block RAM      | 
|pe_empty0111             | wt_20_9_start_inst/p_s_reg_101_reg_rep | 16384x32      | Block RAM      | 
|pe_empty0111             | wt_20_9_start_inst/p_1_reg_112_reg_rep | 4096x32       | Block RAM      | 
+-------------------------+----------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_20_9_start_inst/p_s_reg_101_reg_rep_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_20_9_start_inst/p_1_reg_112_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_20_9_start_inst/p_1_reg_112_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_20_9_start_inst/p_1_reg_112_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_20_9_start_inst/p_1_reg_112_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-6014] Unused sequential element wt_36_13_inst/p_1_reg_122_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13.v:262]
WARNING: [Synth 8-6014] Unused sequential element wt_36_13_inst/p_2_reg_133_reg_rep was removed.  [/tmp/direct_wires/workspace/F002_hls_bnn/wt_36_13_prj/wt_36_13/syn/verilog/wt_36_13.v:270]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 2289.539 ; gain = 1086.469 ; free physical = 83937 ; free virtual = 119039
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+---------------------------------------+---------------+----------------+
|Module Name              | RTL Object                            | Depth x Width | Implemented As | 
+-------------------------+---------------------------------------+---------------+----------------+
|wt_32_4_start_binbkb_rom | q0_reg                                | 32768x32      | Block RAM      | 
|pe_empty1111             | wt_32_4_start_inst/p_s_reg_85_reg_rep | 32768x32      | Block RAM      | 
+-------------------------+---------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_32_4_start_inst/p_s_reg_85_reg_rep_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:08 . Memory (MB): peak = 2289.656 ; gain = 1086.586 ; free physical = 83940 ; free virtual = 119042
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------------------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                                           | Depth x Width | Implemented As | 
+-------------------------+----------------------------------------------------------------------+---------------+----------------+
|wt_36_7_bin_densebkb_rom | q0_reg                                                               | 32768x32      | Block RAM      | 
|pe_empty1110             | wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg | 32768x32      | Block RAM      | 
+-------------------------+----------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 2291.652 ; gain = 1088.586 ; free physical = 83614 ; free virtual = 118716
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-----------------------------------+---------------+----------------+
|Module Name              | RTL Object                        | Depth x Width | Implemented As | 
+-------------------------+-----------------------------------+---------------+----------------+
|wt_36_12_bin_densbkb_rom | q0_reg                            | 32768x32      | Block RAM      | 
|wt_36_12_bin_denscud_rom | q0_reg                            | 4096x32       | Block RAM      | 
|pe_empty1100             | wt_36_12_inst/p_1_reg_118_reg_rep | 32768x32      | Block RAM      | 
|pe_empty1100             | wt_36_12_inst/p_2_reg_129_reg_rep | 4096x32       | Block RAM      | 
+-------------------------+-----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_12_inst/p_1_reg_118_reg_rep_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_12_inst/p_2_reg_129_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_12_inst/p_2_reg_129_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_12_inst/p_2_reg_129_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_12_inst/p_2_reg_129_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:32 ; elapsed = 00:02:35 . Memory (MB): peak = 540.887 ; gain = 192.207 ; free physical = 83570 ; free virtual = 118672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bin_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 2283.785 ; gain = 1080.719 ; free physical = 83475 ; free virtual = 118578
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------+---------------------+---------------+----------------+
|Module Name          | RTL Object          | Depth x Width | Implemented As | 
+---------------------+---------------------+---------------+----------------+
|fp_conv_wt_mem_0_rom | q0_reg              | 128x27        | Block RAM      | 
|fp_conv_kh_mem_rom   | q0_reg              | 32x64         | Block RAM      | 
|fp_conv              | p_0_out             | 32x64         | Block RAM      | 
|fp_conv              | p_s_reg_535_reg_rep | 128x27        | Block RAM      | 
+---------------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name         | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:    | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|fp_conv_lbuf_V_ram: | ram_reg                          | 256 x 20(WRITE_FIRST)  | W | R | 256 x 20(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      |                 | 
|fp_conv_dmem_V_ram: | ram_reg                          | 1 K x 64(WRITE_FIRST)  | W | R | 1 K x 64(READ_FIRST)   | W |   | Port A and B     | 0      | 2      |                 | 
+--------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2_1/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2_1/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fp_conv_inst/i_2_0/lbuf_V_U/fp_conv_lbuf_V_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fp_conv_inst/i_2_0/lbuf_V_U/fp_conv_lbuf_V_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fp_conv_inst/i_2_1/dmem_V_U/fp_conv_dmem_V_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fp_conv_inst/i_2_1/dmem_V_U/fp_conv_dmem_V_ram_U/ram_reg_bram_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fp_conv_inst/i_2_31/i_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fp_conv_inst/i_2_31/i_2_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fp_conv_inst/i_2_31/i_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fp_conv_inst/i_2_31/i_2_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fp_conv_inst/i_2_35/p_s_reg_535_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fp_conv_inst/i_2_35/p_s_reg_535_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [SCHED 204-61] Pipelining function 'conv_word'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:11 . Memory (MB): peak = 2292.652 ; gain = 1089.586 ; free physical = 83268 ; free virtual = 118371
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-----------------------------------+---------------+----------------+
|Module Name              | RTL Object                        | Depth x Width | Implemented As | 
+-------------------------+-----------------------------------+---------------+----------------+
|wt_36_13_bin_densbkb_rom | q0_reg                            | 32768x32      | Block RAM      | 
|wt_36_13_bin_denscud_rom | q0_reg                            | 4096x32       | Block RAM      | 
|pe_empty1110             | wt_36_13_inst/p_1_reg_122_reg_rep | 32768x32      | Block RAM      | 
|pe_empty1110             | wt_36_13_inst/p_2_reg_133_reg_rep | 4096x32       | Block RAM      | 
+-------------------------+-----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_36_13_inst/p_1_reg_122_reg_rep_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_13_inst/p_2_reg_133_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_13_inst/p_2_reg_133_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_13_inst/p_2_reg_133_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_1/wt_36_13_inst/p_2_reg_133_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [HLS 200-111]  Elapsed time: 157.69 seconds; current allocated memory: 243.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.31 seconds; current allocated memory: 255.807 MB.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
WARNING: [Synth 8-3332] Sequential element (gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (gwdc.wr_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (grdc.rd_data_count_i_reg[0]) is unused and will be removed from module xpm_fifo_base.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:22 . Memory (MB): peak = 2278.781 ; gain = 1075.711 ; free physical = 81882 ; free virtual = 117001
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+----------------------------------+---------------+----------------+
|Module Name              | RTL Object                       | Depth x Width | Implemented As | 
+-------------------------+----------------------------------+---------------+----------------+
|wt_12_14_bin_densbkb_rom | q0_reg                           | 16384x32      | Block RAM      | 
|pe_empty1110             | wt_12_14_inst/p_1_reg_96_reg_rep | 16384x32      | Block RAM      | 
+-------------------------+----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/wt_12_14_inst/p_1_reg_96_reg_rep_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire read on port 'Input_1_V_V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:280) and wire read on port 'Input_1_V_V' (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:279).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_WORDS_IN_PHASE'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation (../../input_files/hls_src/bnn/sdsoc/bnn.cpp:451) of variable 'tmp_138', ../../input_files/hls_src/bnn/sdsoc/bnn.cpp:451 on array 'fixed_buffer.V', ../../input_files/hls_src/bnn/sdsoc/bnn.cpp:244 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'fixed_buffer_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_BATCH_NORM.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.8 seconds; current allocated memory: 274.392 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 6 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.6 seconds; current allocated memory: 292.717 MB.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_word' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_word'.
INFO: [HLS 200-111]  Elapsed time: 10.13 seconds; current allocated memory: 326.867 MB.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:48 . Memory (MB): peak = 2523.457 ; gain = 1320.391 ; free physical = 78192 ; free virtual = 113357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:48 . Memory (MB): peak = 2523.457 ; gain = 1320.391 ; free physical = 78180 ; free virtual = 113345
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:48 . Memory (MB): peak = 2534.480 ; gain = 1331.414 ; free physical = 78155 ; free virtual = 113320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:49 . Memory (MB): peak = 2534.480 ; gain = 1331.414 ; free physical = 77956 ; free virtual = 113121
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:49 . Memory (MB): peak = 2534.480 ; gain = 1331.414 ; free physical = 77955 ; free virtual = 113120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:49 . Memory (MB): peak = 2534.480 ; gain = 1331.414 ; free physical = 77955 ; free virtual = 113120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:49 . Memory (MB): peak = 2534.480 ; gain = 1331.414 ; free physical = 77953 ; free virtual = 113118
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:49 . Memory (MB): peak = 2534.480 ; gain = 1331.414 ; free physical = 77951 ; free virtual = 113117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:49 . Memory (MB): peak = 2534.480 ; gain = 1331.414 ; free physical = 77949 ; free virtual = 113115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |     6|
|5     |LUT5 |    64|
|6     |FDRE |   132|
+------+-----+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   208|
|2     |  RS_link10 |RelayStation   |   104|
|3     |  RS_link7  |RelayStation_0 |   104|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:49 . Memory (MB): peak = 2534.480 ; gain = 1331.414 ; free physical = 77949 ; free virtual = 113114
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1373 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:19 . Memory (MB): peak = 2534.480 ; gain = 398.328 ; free physical = 77947 ; free virtual = 113112
Synthesis Optimization Complete : Time (s): cpu = 00:01:06 ; elapsed = 00:01:49 . Memory (MB): peak = 2534.488 ; gain = 1331.414 ; free physical = 77956 ; free virtual = 113122
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:50 . Memory (MB): peak = 2523.461 ; gain = 1320.391 ; free physical = 77750 ; free virtual = 112916
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:50 . Memory (MB): peak = 2523.461 ; gain = 1320.391 ; free physical = 77741 ; free virtual = 112907
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:50 . Memory (MB): peak = 2534.477 ; gain = 1331.406 ; free physical = 77723 ; free virtual = 112889
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:07 ; elapsed = 00:01:51 . Memory (MB): peak = 2534.477 ; gain = 1331.406 ; free physical = 77578 ; free virtual = 112745
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:07 ; elapsed = 00:01:51 . Memory (MB): peak = 2534.477 ; gain = 1331.406 ; free physical = 77577 ; free virtual = 112744
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:07 ; elapsed = 00:01:51 . Memory (MB): peak = 2534.477 ; gain = 1331.406 ; free physical = 77577 ; free virtual = 112744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:07 ; elapsed = 00:01:51 . Memory (MB): peak = 2534.477 ; gain = 1331.406 ; free physical = 77576 ; free virtual = 112742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:07 ; elapsed = 00:01:51 . Memory (MB): peak = 2534.477 ; gain = 1331.406 ; free physical = 77575 ; free virtual = 112743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:07 ; elapsed = 00:01:51 . Memory (MB): peak = 2534.477 ; gain = 1331.406 ; free physical = 77575 ; free virtual = 112743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |     6|
|5     |LUT5 |    64|
|6     |FDRE |   132|
+------+-----+------+

Report Instance Areas: 
+------+------------+---------------+------+
|      |Instance    |Module         |Cells |
+------+------------+---------------+------+
|1     |top         |               |   208|
|2     |  RS_link10 |RelayStation   |   104|
|3     |  RS_link3  |RelayStation_0 |   104|
+------+------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:51 . Memory (MB): peak = 2534.477 ; gain = 1331.406 ; free physical = 77573 ; free virtual = 112742
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 857 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:16 . Memory (MB): peak = 2534.477 ; gain = 398.320 ; free physical = 77585 ; free virtual = 112754
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:51 . Memory (MB): peak = 2534.484 ; gain = 1331.406 ; free physical = 77588 ; free virtual = 112757
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:52 . Memory (MB): peak = 2564.480 ; gain = 1375.078 ; free physical = 77400 ; free virtual = 112569
# write_checkpoint -force page_netlist.dcp
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:53 . Memory (MB): peak = 2564.477 ; gain = 1375.070 ; free physical = 77334 ; free virtual = 112503
# write_checkpoint -force page_netlist.dcp
WARNING: [Constraints 18-5210] No constraint will be written out.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:54 . Memory (MB): peak = 2525.457 ; gain = 1322.391 ; free physical = 76911 ; free virtual = 112083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:55 . Memory (MB): peak = 2526.457 ; gain = 1323.391 ; free physical = 76839 ; free virtual = 112021
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:01:55 . Memory (MB): peak = 2537.473 ; gain = 1334.406 ; free physical = 76639 ; free virtual = 111822
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X1Y5/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X1Y4/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:56 . Memory (MB): peak = 2546.453 ; gain = 1343.391 ; free physical = 76547 ; free virtual = 111731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:56 . Memory (MB): peak = 2547.453 ; gain = 1344.391 ; free physical = 76502 ; free virtual = 111685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name               | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_memory_base:          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
|bin_dense_dmem_tmbkb_ram: | ram_reg                          | 128 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
|bin_dense_dmem_V_ram:     | ram_reg                          | 128 x 64(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 2      | 0      |                 | 
+--------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/indvars_iv_reg_496_reg[0]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/kh_addr_V_reg_2722_reg[0]) is unused and will be removed from module pe_empty1110.
WARNING: [Synth 8-3332] Sequential element (bin_dense_inst/p_3_reg_506_reg[0]) is unused and will be removed from module pe_empty1110.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:51:17 2021...
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:55 . Memory (MB): peak = 2620.332 ; gain = 1417.266 ; free physical = 76453 ; free virtual = 111635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:56 . Memory (MB): peak = 2621.332 ; gain = 1418.266 ; free physical = 76471 ; free virtual = 111654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:51:17 2021...
INFO: [Synth 8-4480] The timing for the instance stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link22/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-3886] merging instance 'stream_in_link3/state_reg' (FDR) to 'stream_in_link3/val_out_reg'
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/dmem_tmp_V_U/bin_dense_dmem_tmbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/dmem_tmp_V_U/bin_dense_dmem_tmbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/dmem_tmp_V_U/bin_dense_dmem_tmbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/dmem_tmp_V_U/bin_dense_dmem_tmbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/dmem_V_U/bin_dense_dmem_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/dmem_V_U/bin_dense_dmem_V_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/dmem_V_U/bin_dense_dmem_V_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/dmem_V_U/bin_dense_dmem_V_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/kh_mem_1_U/bin_dense_kh_mem_1_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/kh_mem_1_U/bin_dense_kh_mem_1_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/kh_mem_1_U/bin_dense_kh_mem_1_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/kh_mem_1_U/bin_dense_kh_mem_1_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/kh_mem_0_U/bin_dense_kh_mem_0_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/kh_mem_0_U/bin_dense_kh_mem_0_rom_U/q0_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/kh_mem_0_U/bin_dense_kh_mem_0_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance bin_dense_inst/kh_mem_0_U/bin_dense_kh_mem_0_rom_U/q0_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:57 . Memory (MB): peak = 2574.484 ; gain = 1371.422 ; free physical = 76567 ; free virtual = 111748
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:56 . Memory (MB): peak = 2537.473 ; gain = 1334.406 ; free physical = 76693 ; free virtual = 111874
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:56 . Memory (MB): peak = 2537.473 ; gain = 1334.406 ; free physical = 76703 ; free virtual = 111884
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:56 . Memory (MB): peak = 2537.473 ; gain = 1334.406 ; free physical = 76727 ; free virtual = 111909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:56 . Memory (MB): peak = 2537.473 ; gain = 1334.406 ; free physical = 76732 ; free virtual = 111913
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:56 . Memory (MB): peak = 2537.473 ; gain = 1334.406 ; free physical = 76742 ; free virtual = 111923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:56 . Memory (MB): peak = 2537.473 ; gain = 1334.406 ; free physical = 76747 ; free virtual = 111928
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |     6|
|5     |LUT5 |   256|
|6     |FDRE |   516|
+------+-----+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |   784|
|2     |  RS_link1 |RelayStation   |   392|
|3     |  RS_link5 |RelayStation_0 |   392|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:56 . Memory (MB): peak = 2537.473 ; gain = 1334.406 ; free physical = 76753 ; free virtual = 111934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 329 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:24 . Memory (MB): peak = 2537.473 ; gain = 401.320 ; free physical = 76874 ; free virtual = 112054
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:56 . Memory (MB): peak = 2661.363 ; gain = 1458.297 ; free physical = 76876 ; free virtual = 112057
---------------------------------------------------------------------------------
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:57 . Memory (MB): peak = 2537.480 ; gain = 1334.406 ; free physical = 76884 ; free virtual = 112064

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2574.484 ; gain = 1371.422 ; free physical = 77571 ; free virtual = 112742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2574.484 ; gain = 1371.422 ; free physical = 77787 ; free virtual = 112959
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2574.484 ; gain = 1371.422 ; free physical = 78494 ; free virtual = 113670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2574.484 ; gain = 1371.422 ; free physical = 78493 ; free virtual = 113668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2574.484 ; gain = 1371.422 ; free physical = 79561 ; free virtual = 114739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2574.484 ; gain = 1371.422 ; free physical = 79604 ; free virtual = 114783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    60|
|2     |DSP_ALU         |     1|
|3     |DSP_A_B_DATA    |     1|
|4     |DSP_C_DATA      |     1|
|5     |DSP_MULTIPLIER  |     1|
|6     |DSP_M_DATA      |     1|
|7     |DSP_OUTPUT      |     1|
|8     |DSP_PREADD      |     1|
|9     |DSP_PREADD_DATA |     1|
|10    |LUT1            |    23|
|11    |LUT2            |   237|
|12    |LUT3            |   193|
|13    |LUT4            |   230|
|14    |LUT5            |   160|
|15    |LUT6            |   226|
|16    |RAMB18E2        |     3|
|17    |RAMB18E2_1      |     4|
|18    |RAMB18E2_2      |     1|
|19    |RAMB18E2_3      |     1|
|20    |RAMB18E2_4      |     1|
|21    |RAMB18E2_5      |     1|
|22    |FDRE            |   797|
|23    |FDSE            |    30|
+------+----------------+------+

Report Instance Areas: 
+------+------------------------------------------+---------------------------------------------------------------------------------+------+
|      |Instance                                  |Module                                                                           |Cells |
+------+------------------------------------------+---------------------------------------------------------------------------------+------+
|1     |top                                       |                                                                                 |  1975|
|2     |  bin_dense_inst                          |bin_dense                                                                        |  1397|
|3     |    bin_dense_mac_muldEe_U3               |bin_dense_mac_muldEe                                                             |   103|
|4     |      bin_dense_mac_muldEe_DSP48_0_U      |bin_dense_mac_muldEe_DSP48_0                                                     |   103|
|5     |        p                                 |\bin_dense_inst/bin_dense_mac_muldEe_U3/bin_dense_mac_muldEe_DSP48_0_U/p_funnel  |     8|
|6     |    dmem_V_U                              |bin_dense_dmem_V                                                                 |   107|
|7     |      bin_dense_dmem_V_ram_U              |bin_dense_dmem_V_ram                                                             |   107|
|8     |    dmem_tmp_V_U                          |bin_dense_dmem_tmbkb                                                             |    49|
|9     |      bin_dense_dmem_tmbkb_ram_U          |bin_dense_dmem_tmbkb_ram                                                         |    49|
|10    |    kh_mem_0_U                            |bin_dense_kh_mem_0                                                               |   199|
|11    |      bin_dense_kh_mem_0_rom_U            |bin_dense_kh_mem_0_rom                                                           |   199|
|12    |    kh_mem_1_U                            |bin_dense_kh_mem_1                                                               |     4|
|13    |      bin_dense_kh_mem_1_rom_U            |bin_dense_kh_mem_1_rom                                                           |     4|
|14    |    kh_mem_2_U                            |bin_dense_kh_mem_2                                                               |    32|
|15    |      bin_dense_kh_mem_2_rom_U            |bin_dense_kh_mem_2_rom                                                           |    32|
|16    |  stream_in_link16                        |stream_shell                                                                     |   173|
|17    |    xpm_fifo_sync_inst                    |xpm_fifo_sync                                                                    |   171|
|18    |      xpm_fifo_base_inst                  |xpm_fifo_base                                                                    |   166|
|19    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                                                                  |     2|
|20    |        rdp_inst                          |xpm_counter_updn_8                                                               |    32|
|21    |        rdpp1_inst                        |xpm_counter_updn__parameterized0_9                                               |    15|
|22    |        rst_d1_inst                       |xpm_fifo_reg_bit_10                                                              |     6|
|23    |        wrp_inst                          |xpm_counter_updn_11                                                              |    32|
|24    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_12                                              |    23|
|25    |        xpm_fifo_rst_inst                 |xpm_fifo_rst_13                                                                  |    13|
|26    |  stream_in_link22                        |stream_shell__xdcDup__2                                                          |   173|
|27    |    xpm_fifo_sync_inst                    |xpm_fifo_sync__xdcDup__2                                                         |   171|
|28    |      xpm_fifo_base_inst                  |xpm_fifo_base__4                                                                 |   166|
|29    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__4                                                               |     2|
|30    |        rdp_inst                          |xpm_counter_updn_2                                                               |    32|
|31    |        rdpp1_inst                        |xpm_counter_updn__parameterized0_3                                               |    15|
|32    |        rst_d1_inst                       |xpm_fifo_reg_bit_4                                                               |     6|
|33    |        wrp_inst                          |xpm_counter_updn_5                                                               |    32|
|34    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_6                                               |    23|
|35    |        xpm_fifo_rst_inst                 |xpm_fifo_rst_7                                                                   |    13|
|36    |  stream_in_link4                         |stream_shell__xdcDup__1                                                          |   232|
|37    |    xpm_fifo_sync_inst                    |xpm_fifo_sync__xdcDup__1                                                         |   231|
|38    |      xpm_fifo_base_inst                  |xpm_fifo_base__3                                                                 |   166|
|39    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__3                                                               |     2|
|40    |        rdp_inst                          |xpm_counter_updn                                                                 |    32|
|41    |        rdpp1_inst                        |xpm_counter_updn__parameterized0                                                 |    15|
|42    |        rst_d1_inst                       |xpm_fifo_reg_bit                                                                 |     6|
|43    |        wrp_inst                          |xpm_counter_updn_0                                                               |    32|
|44    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1                                               |    23|
|45    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                                                                     |    13|
+------+------------------------------------------+---------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2574.484 ; gain = 1371.422 ; free physical = 79602 ; free virtual = 114781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1570 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:23 . Memory (MB): peak = 2574.484 ; gain = 431.336 ; free physical = 79634 ; free virtual = 114817
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:58 . Memory (MB): peak = 2574.492 ; gain = 1371.422 ; free physical = 79633 ; free virtual = 114815
INFO: [Project 1-571] Translating synthesized netlist
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bin_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bin_conv/Input_1_V_V' to 'ap_hs'.
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:57 . Memory (MB): peak = 2661.363 ; gain = 1458.297 ; free physical = 79627 ; free virtual = 114809
---------------------------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bin_conv/Input_2_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bin_conv/Output_1_V_V' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bin_conv' to 'ap_ctrl_hs'.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layer' is power-on initialization.
---------------------------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bin_conv_n_inputs_table' to 'bin_conv_n_inputsbkb' due to the length limit 20
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:57 . Memory (MB): peak = 2661.363 ; gain = 1458.297 ; free physical = 79624 ; free virtual = 114807
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [SYN 201-210] Renamed object name 'bin_conv_n_outputs_table' to 'bin_conv_n_outputcud' due to the length limit 20
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bin_conv_width_mode_table' to 'bin_conv_width_modEe' due to the length limit 20
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:57 . Memory (MB): peak = 2662.363 ; gain = 1459.297 ; free physical = 79618 ; free virtual = 114801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:57 . Memory (MB): peak = 2662.363 ; gain = 1459.297 ; free physical = 79617 ; free virtual = 114800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:57 . Memory (MB): peak = 2662.363 ; gain = 1459.297 ; free physical = 79614 ; free virtual = 114797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:57 . Memory (MB): peak = 2662.363 ; gain = 1459.297 ; free physical = 79612 ; free virtual = 114794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |    11|
|2     |LUT1        |     7|
|3     |LUT2        |    45|
|4     |LUT3        |    28|
|5     |LUT4        |    30|
|6     |LUT5        |    57|
|7     |LUT6        |    33|
|8     |RAMB18E2    |     1|
|9     |RAMB36E2_36 |     1|
|10    |RAMB36E2_37 |     1|
|11    |RAMB36E2_38 |     1|
|12    |RAMB36E2_39 |     1|
|13    |RAMB36E2_40 |     1|
|14    |RAMB36E2_41 |     1|
|15    |RAMB36E2_42 |     1|
|16    |RAMB36E2_43 |     1|
|17    |RAMB36E2_44 |     1|
|18    |RAMB36E2_45 |     1|
|19    |RAMB36E2_46 |     1|
|20    |RAMB36E2_47 |     1|
|21    |RAMB36E2_48 |     1|
|22    |RAMB36E2_49 |     1|
|23    |RAMB36E2_50 |     1|
|24    |RAMB36E2_51 |     1|
|25    |RAMB36E2_52 |     1|
|26    |RAMB36E2_53 |     1|
|27    |RAMB36E2_54 |     1|
|28    |RAMB36E2_55 |     1|
|29    |RAMB36E2_56 |     1|
|30    |RAMB36E2_57 |     1|
|31    |RAMB36E2_58 |     1|
|32    |RAMB36E2_59 |     1|
|33    |RAMB36E2_60 |     1|
|34    |RAMB36E2_61 |     1|
|35    |RAMB36E2_62 |     1|
|36    |RAMB36E2_63 |     1|
|37    |RAMB36E2_64 |     1|
|38    |RAMB36E2_65 |     1|
|39    |RAMB36E2_66 |     1|
|40    |RAMB36E2_67 |     1|
|41    |RAMB36E2_68 |     1|
|42    |RAMB36E2_69 |     1|
|43    |RAMB36E2_70 |     1|
|44    |RAMB36E2_71 |     1|
|45    |FDRE        |   110|
|46    |FDSE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   366|
|2     |  stream_in_link3                         |stream_shell                       |   185|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   183|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  wt_36_0_start_inst                      |wt_36_0_start                      |   181|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:57 . Memory (MB): peak = 2662.363 ; gain = 1459.297 ; free physical = 79609 ; free virtual = 114791
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 375 warnings.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2575.539 ; gain = 1372.469 ; free physical = 79602 ; free virtual = 114785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bin_conv_fixed_buffer_V' to 'bin_conv_fixed_bueOg' due to the length limit 20
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:23 . Memory (MB): peak = 2662.363 ; gain = 526.383 ; free physical = 79633 ; free virtual = 114815
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:57 . Memory (MB): peak = 2662.371 ; gain = 1459.297 ; free physical = 79633 ; free virtual = 114815
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:57 . Memory (MB): peak = 2576.539 ; gain = 1373.469 ; free physical = 79631 ; free virtual = 114813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link18/state_reg' (FDR) to 'stream_in_link18/val_out_reg'
INFO: [Synth 8-4480] The timing for the instance stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:58 . Memory (MB): peak = 2612.570 ; gain = 1409.500 ; free physical = 79557 ; free virtual = 114739
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [SYN 201-210] Renamed object name 'bin_conv_mux_83_2_1_1' to 'bin_conv_mux_83_2fYi' due to the length limit 20
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2612.570 ; gain = 1409.500 ; free physical = 79452 ; free virtual = 114634
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2612.570 ; gain = 1409.500 ; free physical = 79450 ; free virtual = 114633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'bin_conv_mul_mul_10ns_7ns_16_1_1' to 'bin_conv_mul_mul_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'bin_conv_mul_mul_7ns_10ns_16_1_1' to 'bin_conv_mul_mul_hbi' due to the length limit 20
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2612.570 ; gain = 1409.500 ; free physical = 79446 ; free virtual = 114628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2612.570 ; gain = 1409.500 ; free physical = 79445 ; free virtual = 114628
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2612.570 ; gain = 1409.500 ; free physical = 79443 ; free virtual = 114626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2612.570 ; gain = 1409.500 ; free physical = 79441 ; free virtual = 114624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |    13|
|2     |LUT1        |     6|
|3     |LUT2        |    62|
|4     |LUT3        |    21|
|5     |LUT4        |    33|
|6     |LUT5        |    24|
|7     |LUT6        |    63|
|8     |RAMB18E2    |     1|
|9     |RAMB36E2_20 |     1|
|10    |RAMB36E2_21 |     1|
|11    |RAMB36E2_22 |     1|
|12    |RAMB36E2_23 |     1|
|13    |RAMB36E2_24 |     1|
|14    |RAMB36E2_25 |     1|
|15    |RAMB36E2_26 |     1|
|16    |RAMB36E2_27 |     1|
|17    |RAMB36E2_28 |     1|
|18    |RAMB36E2_29 |     1|
|19    |RAMB36E2_30 |     1|
|20    |RAMB36E2_31 |     1|
|21    |RAMB36E2_32 |     1|
|22    |RAMB36E2_33 |     1|
|23    |RAMB36E2_34 |     1|
|24    |RAMB36E2_35 |     1|
|25    |RAMB36E2_36 |     1|
|26    |RAMB36E2_37 |     1|
|27    |RAMB36E2_38 |     1|
|28    |RAMB36E2_39 |     1|
|29    |FDRE        |   161|
|30    |FDSE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   412|
|2     |  stream_in_link18                        |stream_shell                       |   168|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   167|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  wt_20_11_inst                           |wt_20_11                           |   244|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:58 . Memory (MB): peak = 2612.570 ; gain = 1409.500 ; free physical = 79441 ; free virtual = 114624
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 501 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:19 . Memory (MB): peak = 2612.570 ; gain = 474.688 ; free physical = 79469 ; free virtual = 114652
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:01:59 . Memory (MB): peak = 2612.578 ; gain = 1409.500 ; free physical = 79469 ; free virtual = 114652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link22/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link22/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bin_dense_inst/dmem_V_U/bin_dense_dmem_V_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bin_dense_inst/dmem_V_U/bin_dense_dmem_V_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bin_dense_inst/dmem_tmp_V_U/bin_dense_dmem_tmbkb_ram_U/ram_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bin_dense_inst/dmem_tmp_V_U/bin_dense_dmem_tmbkb_ram_U/ram_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bin_dense_inst/kh_mem_0_U/bin_dense_kh_mem_0_rom_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bin_dense_inst/kh_mem_0_U/bin_dense_kh_mem_0_rom_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bin_dense_inst/kh_mem_1_U/bin_dense_kh_mem_1_rom_U/q0_reg_0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell bin_dense_inst/kh_mem_1_U/bin_dense_kh_mem_1_rom_U/q0_reg_1 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
286 Infos, 353 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:02:00 . Memory (MB): peak = 2589.484 ; gain = 1400.086 ; free physical = 79392 ; free virtual = 114575
# write_checkpoint -force page_netlist.dcp
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:02:00 . Memory (MB): peak = 2569.473 ; gain = 1380.070 ; free physical = 79400 ; free virtual = 114582
# write_checkpoint -force page_netlist.dcp
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:02:00 . Memory (MB): peak = 2696.371 ; gain = 1506.969 ; free physical = 79427 ; free virtual = 114610
# write_checkpoint -force page_netlist.dcp
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:02:01 . Memory (MB): peak = 2643.578 ; gain = 1454.172 ; free physical = 79499 ; free virtual = 114681
# write_checkpoint -force page_netlist.dcp
INFO: [RTGEN 206-100] Generating core module 'bin_conv_mul_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bin_conv_mul_mul_hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'bin_conv_mux_83_2fYi': 19 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bin_conv'.
INFO: [HLS 200-111]  Elapsed time: 15.84 seconds; current allocated memory: 416.431 MB.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Timing 38-35] Done setting XDC timing constraints.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:02:03 . Memory (MB): peak = 2523.465 ; gain = 1320.398 ; free physical = 79006 ; free virtual = 114195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:02:03 . Memory (MB): peak = 2523.465 ; gain = 1320.398 ; free physical = 79003 ; free virtual = 114191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:02:03 . Memory (MB): peak = 2533.488 ; gain = 1330.422 ; free physical = 78997 ; free virtual = 114186
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X1Y3/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X3Y3/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:02:04 . Memory (MB): peak = 2533.488 ; gain = 1330.422 ; free physical = 78891 ; free virtual = 114078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:02:04 . Memory (MB): peak = 2533.488 ; gain = 1330.422 ; free physical = 78893 ; free virtual = 114079
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:02:04 . Memory (MB): peak = 2533.488 ; gain = 1330.422 ; free physical = 78886 ; free virtual = 114073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:02:04 . Memory (MB): peak = 2533.488 ; gain = 1330.422 ; free physical = 78886 ; free virtual = 114073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:02:04 . Memory (MB): peak = 2533.488 ; gain = 1330.422 ; free physical = 78885 ; free virtual = 114072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:02:04 . Memory (MB): peak = 2533.488 ; gain = 1330.422 ; free physical = 78885 ; free virtual = 114072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     3|
|5     |LUT5 |    32|
|6     |FDRE |    66|
+------+-----+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             |   104|
|2     |  RS_link10 |RelayStation |   104|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:02:04 . Memory (MB): peak = 2533.488 ; gain = 1330.422 ; free physical = 78885 ; free virtual = 114072
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1109 warnings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:33 . Memory (MB): peak = 2533.488 ; gain = 397.328 ; free physical = 78898 ; free virtual = 114085
Synthesis Optimization Complete : Time (s): cpu = 00:01:14 ; elapsed = 00:02:04 . Memory (MB): peak = 2533.496 ; gain = 1330.422 ; free physical = 78902 ; free virtual = 114089
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:51:26 2021...
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:51:26 2021...
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X2Y0/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X0Y3/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2757.059 ; gain = 60.688 ; free physical = 82298 ; free virtual = 117480
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:51:27 2021...
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:51:28 2021...
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:02:07 . Memory (MB): peak = 2564.488 ; gain = 1375.086 ; free physical = 82889 ; free virtual = 118056
# write_checkpoint -force page_netlist.dcp
WARNING: [Constraints 18-5210] No constraint will be written out.
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X1Y6/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:02:10 . Memory (MB): peak = 2611.215 ; gain = 1408.148 ; free physical = 85253 ; free virtual = 120419
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:21 ; elapsed = 00:02:10 . Memory (MB): peak = 2611.215 ; gain = 1408.148 ; free physical = 85249 ; free virtual = 120415
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:51:32 2021...
INFO: [Synth 8-3886] merging instance 'stream_in_link11/state_reg' (FDR) to 'stream_in_link11/val_out_reg'
INFO: [Synth 8-4480] The timing for the instance stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:02:11 . Memory (MB): peak = 2648.246 ; gain = 1445.180 ; free physical = 85456 ; free virtual = 120620
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:02:11 . Memory (MB): peak = 2649.246 ; gain = 1446.180 ; free physical = 86884 ; free virtual = 122048
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:02:11 . Memory (MB): peak = 2649.246 ; gain = 1446.180 ; free physical = 86884 ; free virtual = 122048
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:02:11 . Memory (MB): peak = 2649.246 ; gain = 1446.180 ; free physical = 86882 ; free virtual = 122046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:02:11 . Memory (MB): peak = 2649.246 ; gain = 1446.180 ; free physical = 86882 ; free virtual = 122046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:02:11 . Memory (MB): peak = 2649.246 ; gain = 1446.180 ; free physical = 86882 ; free virtual = 122046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:02:11 . Memory (MB): peak = 2649.246 ; gain = 1446.180 ; free physical = 86882 ; free virtual = 122046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |     9|
|2     |LUT1        |     7|
|3     |LUT2        |    48|
|4     |LUT3        |    15|
|5     |LUT4        |    29|
|6     |LUT5        |    51|
|7     |LUT6        |    30|
|8     |RAMB18E2    |     1|
|9     |RAMB36E2_32 |     1|
|10    |RAMB36E2_33 |     1|
|11    |RAMB36E2_34 |     1|
|12    |RAMB36E2_35 |     1|
|13    |RAMB36E2_36 |     1|
|14    |RAMB36E2_37 |     1|
|15    |RAMB36E2_38 |     1|
|16    |RAMB36E2_39 |     1|
|17    |RAMB36E2_40 |     1|
|18    |RAMB36E2_41 |     1|
|19    |RAMB36E2_42 |     1|
|20    |RAMB36E2_43 |     1|
|21    |RAMB36E2_44 |     1|
|22    |RAMB36E2_45 |     1|
|23    |RAMB36E2_46 |     1|
|24    |RAMB36E2_47 |     1|
|25    |RAMB36E2_48 |     1|
|26    |RAMB36E2_49 |     1|
|27    |RAMB36E2_50 |     1|
|28    |RAMB36E2_51 |     1|
|29    |RAMB36E2_52 |     1|
|30    |RAMB36E2_53 |     1|
|31    |RAMB36E2_54 |     1|
|32    |RAMB36E2_55 |     1|
|33    |RAMB36E2_56 |     1|
|34    |RAMB36E2_57 |     1|
|35    |RAMB36E2_58 |     1|
|36    |RAMB36E2_59 |     1|
|37    |RAMB36E2_60 |     1|
|38    |RAMB36E2_61 |     1|
|39    |RAMB36E2_62 |     1|
|40    |RAMB36E2_63 |     1|
|41    |FDRE        |   144|
|42    |FDSE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   374|
|2     |  stream_in_link11                        |stream_shell                       |   170|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   168|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  wt_32_5_inst                            |wt_32_5                            |   204|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:02:11 . Memory (MB): peak = 2649.246 ; gain = 1446.180 ; free physical = 86881 ; free virtual = 122044
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 699 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 2649.246 ; gain = 513.383 ; free physical = 86907 ; free virtual = 122071
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:02:12 . Memory (MB): peak = 2649.254 ; gain = 1446.180 ; free physical = 86907 ; free virtual = 122071
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link11/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 283 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:02:14 . Memory (MB): peak = 2684.262 ; gain = 1494.859 ; free physical = 86779 ; free virtual = 121943
# write_checkpoint -force page_netlist.dcp
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:02:14 . Memory (MB): peak = 2621.336 ; gain = 1418.266 ; free physical = 86761 ; free virtual = 121925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:02:14 . Memory (MB): peak = 2621.336 ; gain = 1418.266 ; free physical = 86753 ; free virtual = 121917
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link13/state_reg' (FDR) to 'stream_in_link13/val_out_reg'
INFO: [Synth 8-4480] The timing for the instance stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:02:14 . Memory (MB): peak = 2664.367 ; gain = 1461.297 ; free physical = 86703 ; free virtual = 121867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:02:15 . Memory (MB): peak = 2665.367 ; gain = 1462.297 ; free physical = 86676 ; free virtual = 121841
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:02:15 . Memory (MB): peak = 2665.367 ; gain = 1462.297 ; free physical = 86675 ; free virtual = 121840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:02:15 . Memory (MB): peak = 2665.367 ; gain = 1462.297 ; free physical = 86674 ; free virtual = 121838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:02:15 . Memory (MB): peak = 2665.367 ; gain = 1462.297 ; free physical = 86674 ; free virtual = 121838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:02:15 . Memory (MB): peak = 2665.367 ; gain = 1462.297 ; free physical = 86674 ; free virtual = 121838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:02:15 . Memory (MB): peak = 2665.367 ; gain = 1462.297 ; free physical = 86674 ; free virtual = 121838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |    14|
|2     |LUT1        |     6|
|3     |LUT2        |    59|
|4     |LUT3        |    17|
|5     |LUT4        |    32|
|6     |LUT5        |    22|
|7     |LUT6        |    76|
|8     |RAMB18E2    |     1|
|9     |RAMB36E2_36 |     1|
|10    |RAMB36E2_37 |     1|
|11    |RAMB36E2_38 |     1|
|12    |RAMB36E2_39 |     1|
|13    |RAMB36E2_40 |     1|
|14    |RAMB36E2_41 |     1|
|15    |RAMB36E2_42 |     1|
|16    |RAMB36E2_43 |     1|
|17    |RAMB36E2_44 |     1|
|18    |RAMB36E2_45 |     1|
|19    |RAMB36E2_46 |     1|
|20    |RAMB36E2_47 |     1|
|21    |RAMB36E2_48 |     1|
|22    |RAMB36E2_49 |     1|
|23    |RAMB36E2_50 |     1|
|24    |RAMB36E2_51 |     1|
|25    |RAMB36E2_52 |     1|
|26    |RAMB36E2_53 |     1|
|27    |RAMB36E2_54 |     1|
|28    |RAMB36E2_55 |     1|
|29    |RAMB36E2_56 |     1|
|30    |RAMB36E2_57 |     1|
|31    |RAMB36E2_58 |     1|
|32    |RAMB36E2_59 |     1|
|33    |RAMB36E2_60 |     1|
|34    |RAMB36E2_61 |     1|
|35    |RAMB36E2_62 |     1|
|36    |RAMB36E2_63 |     1|
|37    |RAMB36E2_64 |     1|
|38    |RAMB36E2_65 |     1|
|39    |RAMB36E2_66 |     1|
|40    |RAMB36E2_67 |     1|
|41    |RAMB36E2_68 |     1|
|42    |RAMB36E2_69 |     1|
|43    |RAMB36E2_70 |     1|
|44    |RAMB36E2_71 |     1|
|45    |FDRE        |   163|
|46    |FDSE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   434|
|2     |  stream_in_link13                        |stream_shell                       |   168|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   167|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  wt_36_6_inst                            |wt_36_6                            |   266|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:02:15 . Memory (MB): peak = 2665.367 ; gain = 1462.297 ; free physical = 86672 ; free virtual = 121837
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 501 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:32 . Memory (MB): peak = 2665.367 ; gain = 529.383 ; free physical = 86701 ; free virtual = 121866
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:02:15 . Memory (MB): peak = 2665.375 ; gain = 1462.297 ; free physical = 86701 ; free virtual = 121865
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [HLS 200-433] Loop - Loop 1 has an initiation interval that is equal to the pipeline depth (2) - this results in an unpipelined loop.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Timing 38-480] Writing timing data to binary archive.
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:02:16 . Memory (MB): peak = 2621.336 ; gain = 1418.266 ; free physical = 86397 ; free virtual = 121561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:02:16 . Memory (MB): peak = 2622.336 ; gain = 1419.266 ; free physical = 86373 ; free virtual = 121539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link8/state_reg' (FDR) to 'stream_in_link8/val_out_reg'
INFO: [Synth 8-4480] The timing for the instance stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X2Y6/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:02:17 . Memory (MB): peak = 2665.367 ; gain = 1462.297 ; free physical = 86374 ; free virtual = 121539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:02:18 . Memory (MB): peak = 2697.375 ; gain = 1507.969 ; free physical = 86392 ; free virtual = 121557
# write_checkpoint -force page_netlist.dcp
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:51:39 2021...
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:02:17 . Memory (MB): peak = 2665.367 ; gain = 1462.297 ; free physical = 86425 ; free virtual = 121581
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:02:17 . Memory (MB): peak = 2665.367 ; gain = 1462.297 ; free physical = 86430 ; free virtual = 121586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:02:17 . Memory (MB): peak = 2666.367 ; gain = 1463.297 ; free physical = 86448 ; free virtual = 121605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:02:17 . Memory (MB): peak = 2666.367 ; gain = 1463.297 ; free physical = 86449 ; free virtual = 121606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:02:17 . Memory (MB): peak = 2666.367 ; gain = 1463.297 ; free physical = 86456 ; free virtual = 121613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:02:17 . Memory (MB): peak = 2666.367 ; gain = 1463.297 ; free physical = 86459 ; free virtual = 121616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |    14|
|2     |LUT1        |     7|
|3     |LUT2        |    60|
|4     |LUT3        |    18|
|5     |LUT4        |    35|
|6     |LUT5        |    54|
|7     |LUT6        |    76|
|8     |RAMB18E2    |     1|
|9     |RAMB36E2_36 |     1|
|10    |RAMB36E2_37 |     1|
|11    |RAMB36E2_38 |     1|
|12    |RAMB36E2_39 |     1|
|13    |RAMB36E2_40 |     1|
|14    |RAMB36E2_41 |     1|
|15    |RAMB36E2_42 |     1|
|16    |RAMB36E2_43 |     1|
|17    |RAMB36E2_44 |     1|
|18    |RAMB36E2_45 |     1|
|19    |RAMB36E2_46 |     1|
|20    |RAMB36E2_47 |     1|
|21    |RAMB36E2_48 |     1|
|22    |RAMB36E2_49 |     1|
|23    |RAMB36E2_50 |     1|
|24    |RAMB36E2_51 |     1|
|25    |RAMB36E2_52 |     1|
|26    |RAMB36E2_53 |     1|
|27    |RAMB36E2_54 |     1|
|28    |RAMB36E2_55 |     1|
|29    |RAMB36E2_56 |     1|
|30    |RAMB36E2_57 |     1|
|31    |RAMB36E2_58 |     1|
|32    |RAMB36E2_59 |     1|
|33    |RAMB36E2_60 |     1|
|34    |RAMB36E2_61 |     1|
|35    |RAMB36E2_62 |     1|
|36    |RAMB36E2_63 |     1|
|37    |RAMB36E2_64 |     1|
|38    |RAMB36E2_65 |     1|
|39    |RAMB36E2_66 |     1|
|40    |RAMB36E2_67 |     1|
|41    |RAMB36E2_68 |     1|
|42    |RAMB36E2_69 |     1|
|43    |RAMB36E2_70 |     1|
|44    |RAMB36E2_71 |     1|
|45    |FDRE        |   229|
|46    |FDSE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   538|
|2     |  RS_link7                                |RelayStation                       |   104|
|3     |  stream_in_link8                         |stream_shell                       |   168|
|4     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   167|
|5     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|6     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|7     |        rdp_inst                          |xpm_counter_updn                   |    32|
|8     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|9     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|10    |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|11    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|12    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|13    |  wt_36_2_inst                            |wt_36_2                            |   266|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:02:17 . Memory (MB): peak = 2666.367 ; gain = 1463.297 ; free physical = 86461 ; free virtual = 121618
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 829 warnings.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:02:18 . Memory (MB): peak = 2550.473 ; gain = 1347.406 ; free physical = 86491 ; free virtual = 121648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:46 . Memory (MB): peak = 2666.367 ; gain = 530.383 ; free physical = 86550 ; free virtual = 121707
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:02:17 . Memory (MB): peak = 2666.375 ; gain = 1463.297 ; free physical = 86551 ; free virtual = 121708
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:02:18 . Memory (MB): peak = 2550.473 ; gain = 1347.406 ; free physical = 86575 ; free virtual = 121732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link15/state_reg' (FDR) to 'stream_in_link15/val_out_reg'
INFO: [Synth 8-4480] The timing for the instance stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:02:19 . Memory (MB): peak = 2571.520 ; gain = 1368.453 ; free physical = 87439 ; free virtual = 122596
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:02:19 . Memory (MB): peak = 2571.520 ; gain = 1368.453 ; free physical = 87884 ; free virtual = 123042
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:02:19 . Memory (MB): peak = 2571.520 ; gain = 1368.453 ; free physical = 87882 ; free virtual = 123039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:02:19 . Memory (MB): peak = 2571.520 ; gain = 1368.453 ; free physical = 87881 ; free virtual = 123038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:02:19 . Memory (MB): peak = 2571.520 ; gain = 1368.453 ; free physical = 87881 ; free virtual = 123038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:02:19 . Memory (MB): peak = 2571.520 ; gain = 1368.453 ; free physical = 87884 ; free virtual = 123041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:02:19 . Memory (MB): peak = 2571.520 ; gain = 1368.453 ; free physical = 87882 ; free virtual = 123040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |    10|
|2     |LUT1        |     9|
|3     |LUT2        |    51|
|4     |LUT3        |    19|
|5     |LUT4        |    34|
|6     |LUT5        |    58|
|7     |LUT6        |    77|
|8     |RAMB18E2    |     1|
|9     |RAMB18E2_2  |     1|
|10    |RAMB36E2_10 |     1|
|11    |RAMB36E2_11 |     1|
|12    |RAMB36E2_12 |     1|
|13    |RAMB36E2_13 |     1|
|14    |RAMB36E2_14 |     1|
|15    |RAMB36E2_15 |     1|
|16    |RAMB36E2_8  |     1|
|17    |RAMB36E2_9  |     1|
|18    |FDRE        |   223|
|19    |FDSE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   499|
|2     |  RS_link4                                |RelayStation                       |   104|
|3     |  stream_in_link15                        |stream_shell                       |   168|
|4     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   167|
|5     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|6     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|7     |        rdp_inst                          |xpm_counter_updn                   |    32|
|8     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|9     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|10    |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|11    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|12    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|13    |  wt_10_8_inst                            |wt_10_8                            |   227|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:02:19 . Memory (MB): peak = 2571.520 ; gain = 1368.453 ; free physical = 87880 ; free virtual = 123037
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1089 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:57 ; elapsed = 00:01:33 . Memory (MB): peak = 2571.520 ; gain = 430.352 ; free physical = 87912 ; free virtual = 123070
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:02:20 . Memory (MB): peak = 2571.527 ; gain = 1368.453 ; free physical = 87911 ; free virtual = 123069
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:30 ; elapsed = 00:02:20 . Memory (MB): peak = 2697.375 ; gain = 1507.969 ; free physical = 87866 ; free virtual = 123027
# write_checkpoint -force page_netlist.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X3Y6/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell wt_10_8_inst/p_2_reg_133_reg_rep has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:02:22 . Memory (MB): peak = 2606.520 ; gain = 1417.117 ; free physical = 87754 ; free virtual = 122915
# write_checkpoint -force page_netlist.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:51:43 2021...
/tmp/direct_wires/workspace/F003_syn_bnn
cd workspace/F004_pr_bnn && ./main.sh
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
/tmp/direct_wires/workspace/F004_pr_bnn
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:02:22 . Memory (MB): peak = 2575.543 ; gain = 1372.477 ; free physical = 88986 ; free virtual = 124138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:02:23 . Memory (MB): peak = 2576.543 ; gain = 1373.477 ; free physical = 88950 ; free virtual = 124102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link17/state_reg' (FDR) to 'stream_in_link17/val_out_reg'
INFO: [Synth 8-4480] The timing for the instance stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:02:23 . Memory (MB): peak = 2612.574 ; gain = 1409.508 ; free physical = 88712 ; free virtual = 123864
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:02:25 . Memory (MB): peak = 2612.574 ; gain = 1409.508 ; free physical = 88375 ; free virtual = 123529
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:02:25 . Memory (MB): peak = 2612.574 ; gain = 1409.508 ; free physical = 88375 ; free virtual = 123529
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:02:25 . Memory (MB): peak = 2612.574 ; gain = 1409.508 ; free physical = 88372 ; free virtual = 123526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:02:25 . Memory (MB): peak = 2612.574 ; gain = 1409.508 ; free physical = 88371 ; free virtual = 123526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:02:25 . Memory (MB): peak = 2612.574 ; gain = 1409.508 ; free physical = 88369 ; free virtual = 123524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X0Y5/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:02:25 . Memory (MB): peak = 2612.574 ; gain = 1409.508 ; free physical = 88370 ; free virtual = 123523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |    13|
|2     |LUT1        |     6|
|3     |LUT2        |    62|
|4     |LUT3        |    22|
|5     |LUT4        |    31|
|6     |LUT5        |    24|
|7     |LUT6        |    64|
|8     |RAMB18E2    |     1|
|9     |RAMB36E2_20 |     1|
|10    |RAMB36E2_21 |     1|
|11    |RAMB36E2_22 |     1|
|12    |RAMB36E2_23 |     1|
|13    |RAMB36E2_24 |     1|
|14    |RAMB36E2_25 |     1|
|15    |RAMB36E2_26 |     1|
|16    |RAMB36E2_27 |     1|
|17    |RAMB36E2_28 |     1|
|18    |RAMB36E2_29 |     1|
|19    |RAMB36E2_30 |     1|
|20    |RAMB36E2_31 |     1|
|21    |RAMB36E2_32 |     1|
|22    |RAMB36E2_33 |     1|
|23    |RAMB36E2_34 |     1|
|24    |RAMB36E2_35 |     1|
|25    |RAMB36E2_36 |     1|
|26    |RAMB36E2_37 |     1|
|27    |RAMB36E2_38 |     1|
|28    |RAMB36E2_39 |     1|
|29    |FDRE        |   160|
|30    |FDSE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   411|
|2     |  stream_in_link17                        |stream_shell                       |   168|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   167|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  wt_20_10_inst                           |wt_20_10                           |   243|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:02:25 . Memory (MB): peak = 2612.574 ; gain = 1409.508 ; free physical = 88370 ; free virtual = 123523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 761 warnings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:50 . Memory (MB): peak = 2612.574 ; gain = 474.688 ; free physical = 88388 ; free virtual = 123541
Synthesis Optimization Complete : Time (s): cpu = 00:01:31 ; elapsed = 00:02:25 . Memory (MB): peak = 2612.582 ; gain = 1409.508 ; free physical = 88395 ; free virtual = 123548
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X3Y4/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:51:47 2021...
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:51:48 2021...
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:02:28 . Memory (MB): peak = 2643.582 ; gain = 1454.180 ; free physical = 91379 ; free virtual = 126520
# write_checkpoint -force page_netlist.dcp
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:02:30 . Memory (MB): peak = 2621.332 ; gain = 1418.266 ; free physical = 91179 ; free virtual = 126320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:30 . Memory (MB): peak = 2621.332 ; gain = 1418.266 ; free physical = 91151 ; free virtual = 126292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link19/state_reg' (FDR) to 'stream_in_link19/val_out_reg'
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:30 . Memory (MB): peak = 2622.332 ; gain = 1419.258 ; free physical = 91047 ; free virtual = 126190
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:46 ; elapsed = 00:02:30 . Memory (MB): peak = 2562.461 ; gain = 1359.391 ; free physical = 91039 ; free virtual = 126182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:02:30 . Memory (MB): peak = 2562.461 ; gain = 1359.391 ; free physical = 91009 ; free virtual = 126152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:02:30 . Memory (MB): peak = 2623.332 ; gain = 1420.258 ; free physical = 90972 ; free virtual = 126114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link21/state_reg' (FDR) to 'stream_in_link21/val_out_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:02:31 . Memory (MB): peak = 2664.363 ; gain = 1461.297 ; free physical = 90940 ; free virtual = 126083
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link6/state_reg' (FDR) to 'stream_in_link6/val_out_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:02:31 . Memory (MB): peak = 2586.500 ; gain = 1383.430 ; free physical = 90796 ; free virtual = 125939
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:02:31 . Memory (MB): peak = 2666.363 ; gain = 1463.289 ; free physical = 90094 ; free virtual = 125236
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:37 ; elapsed = 00:02:33 . Memory (MB): peak = 2665.363 ; gain = 1462.297 ; free physical = 89348 ; free virtual = 124496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:37 ; elapsed = 00:02:33 . Memory (MB): peak = 2665.363 ; gain = 1462.297 ; free physical = 89309 ; free virtual = 124457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:02:33 . Memory (MB): peak = 2665.363 ; gain = 1462.297 ; free physical = 89255 ; free virtual = 124405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:37 ; elapsed = 00:02:33 . Memory (MB): peak = 2665.363 ; gain = 1462.297 ; free physical = 89226 ; free virtual = 124375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:02:32 . Memory (MB): peak = 2587.500 ; gain = 1384.430 ; free physical = 89204 ; free virtual = 124354
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:02:32 . Memory (MB): peak = 2587.500 ; gain = 1384.430 ; free physical = 89345 ; free virtual = 124495
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:37 ; elapsed = 00:02:33 . Memory (MB): peak = 2665.363 ; gain = 1462.297 ; free physical = 89336 ; free virtual = 124486
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:37 ; elapsed = 00:02:33 . Memory (MB): peak = 2665.363 ; gain = 1462.297 ; free physical = 89302 ; free virtual = 124452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |    13|
|2     |LUT1        |     6|
|3     |LUT2        |    63|
|4     |LUT3        |    20|
|5     |LUT4        |    33|
|6     |LUT5        |    25|
|7     |LUT6        |    64|
|8     |RAMB18E2    |     1|
|9     |RAMB36E2_36 |     1|
|10    |RAMB36E2_37 |     1|
|11    |RAMB36E2_38 |     1|
|12    |RAMB36E2_39 |     1|
|13    |RAMB36E2_40 |     1|
|14    |RAMB36E2_41 |     1|
|15    |RAMB36E2_42 |     1|
|16    |RAMB36E2_43 |     1|
|17    |RAMB36E2_44 |     1|
|18    |RAMB36E2_45 |     1|
|19    |RAMB36E2_46 |     1|
|20    |RAMB36E2_47 |     1|
|21    |RAMB36E2_48 |     1|
|22    |RAMB36E2_49 |     1|
|23    |RAMB36E2_50 |     1|
|24    |RAMB36E2_51 |     1|
|25    |RAMB36E2_52 |     1|
|26    |RAMB36E2_53 |     1|
|27    |RAMB36E2_54 |     1|
|28    |RAMB36E2_55 |     1|
|29    |RAMB36E2_56 |     1|
|30    |RAMB36E2_57 |     1|
|31    |RAMB36E2_58 |     1|
|32    |RAMB36E2_59 |     1|
|33    |RAMB36E2_60 |     1|
|34    |RAMB36E2_61 |     1|
|35    |RAMB36E2_62 |     1|
|36    |RAMB36E2_63 |     1|
|37    |RAMB36E2_64 |     1|
|38    |RAMB36E2_65 |     1|
|39    |RAMB36E2_66 |     1|
|40    |RAMB36E2_67 |     1|
|41    |RAMB36E2_68 |     1|
|42    |RAMB36E2_69 |     1|
|43    |RAMB36E2_70 |     1|
|44    |RAMB36E2_71 |     1|
|45    |FDRE        |   162|
|46    |FDSE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   431|
|2     |  stream_in_link19                        |stream_shell                       |   168|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   167|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  wt_36_12_inst                           |wt_36_12                           |   263|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:37 ; elapsed = 00:02:33 . Memory (MB): peak = 2665.363 ; gain = 1462.297 ; free physical = 89206 ; free virtual = 124357
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:02:32 . Memory (MB): peak = 2587.500 ; gain = 1384.430 ; free physical = 89204 ; free virtual = 124355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 569 warnings.
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:48 ; elapsed = 00:02:32 . Memory (MB): peak = 2587.500 ; gain = 1384.430 ; free physical = 89192 ; free virtual = 124343
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:02:32 . Memory (MB): peak = 2587.500 ; gain = 1384.430 ; free physical = 89154 ; free virtual = 124306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:02:32 . Memory (MB): peak = 2587.500 ; gain = 1384.430 ; free physical = 89143 ; free virtual = 124294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |    10|
|2     |LUT1        |     7|
|3     |LUT2        |    47|
|4     |LUT3        |    15|
|5     |LUT4        |    24|
|6     |LUT5        |    51|
|7     |LUT6        |    33|
|8     |RAMB18E2    |     1|
|9     |RAMB36E2_16 |     1|
|10    |RAMB36E2_17 |     1|
|11    |RAMB36E2_18 |     1|
|12    |RAMB36E2_19 |     1|
|13    |RAMB36E2_20 |     1|
|14    |RAMB36E2_21 |     1|
|15    |RAMB36E2_22 |     1|
|16    |RAMB36E2_23 |     1|
|17    |RAMB36E2_24 |     1|
|18    |RAMB36E2_25 |     1|
|19    |RAMB36E2_26 |     1|
|20    |RAMB36E2_27 |     1|
|21    |RAMB36E2_28 |     1|
|22    |RAMB36E2_29 |     1|
|23    |RAMB36E2_30 |     1|
|24    |RAMB36E2_31 |     1|
|25    |FDRE        |   144|
|26    |FDSE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   356|
|2     |  stream_in_link21                        |stream_shell                       |   170|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   168|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  wt_12_14_inst                           |wt_12_14                           |   186|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:02:32 . Memory (MB): peak = 2587.500 ; gain = 1384.430 ; free physical = 89130 ; free virtual = 124281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1799 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:47 . Memory (MB): peak = 2665.363 ; gain = 530.383 ; free physical = 89218 ; free virtual = 124373
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:02:33 . Memory (MB): peak = 2665.371 ; gain = 1462.297 ; free physical = 89223 ; free virtual = 124378
INFO: [Project 1-571] Translating synthesized netlist
Synthesis Optimization Runtime : Time (s): cpu = 00:01:29 ; elapsed = 00:02:00 . Memory (MB): peak = 2587.500 ; gain = 447.344 ; free physical = 89236 ; free virtual = 124392
Synthesis Optimization Complete : Time (s): cpu = 00:01:48 ; elapsed = 00:02:32 . Memory (MB): peak = 2587.508 ; gain = 1384.430 ; free physical = 89228 ; free virtual = 124384
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:02:33 . Memory (MB): peak = 2574.551 ; gain = 1371.484 ; free physical = 89236 ; free virtual = 124393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:02:33 . Memory (MB): peak = 2575.551 ; gain = 1372.484 ; free physical = 89060 ; free virtual = 124217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link12/state_reg' (FDR) to 'stream_in_link12/val_out_reg'
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:02:32 . Memory (MB): peak = 2666.363 ; gain = 1463.289 ; free physical = 88895 ; free virtual = 124053
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:02:32 . Memory (MB): peak = 2666.363 ; gain = 1463.289 ; free physical = 88857 ; free virtual = 124014
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:02:32 . Memory (MB): peak = 2666.363 ; gain = 1463.289 ; free physical = 88941 ; free virtual = 124098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:02:32 . Memory (MB): peak = 2666.363 ; gain = 1463.289 ; free physical = 88914 ; free virtual = 124071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:02:32 . Memory (MB): peak = 2666.363 ; gain = 1463.289 ; free physical = 88899 ; free virtual = 124056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:02:32 . Memory (MB): peak = 2666.363 ; gain = 1463.289 ; free physical = 88983 ; free virtual = 124140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |    13|
|2     |LUT1        |    10|
|3     |LUT2        |    63|
|4     |LUT3        |    18|
|5     |LUT4        |    34|
|6     |LUT5        |    87|
|7     |LUT6        |    72|
|8     |RAMB18E2    |     1|
|9     |RAMB36E2_36 |     1|
|10    |RAMB36E2_37 |     1|
|11    |RAMB36E2_38 |     1|
|12    |RAMB36E2_39 |     1|
|13    |RAMB36E2_40 |     1|
|14    |RAMB36E2_41 |     1|
|15    |RAMB36E2_42 |     1|
|16    |RAMB36E2_43 |     1|
|17    |RAMB36E2_44 |     1|
|18    |RAMB36E2_45 |     1|
|19    |RAMB36E2_46 |     1|
|20    |RAMB36E2_47 |     1|
|21    |RAMB36E2_48 |     1|
|22    |RAMB36E2_49 |     1|
|23    |RAMB36E2_50 |     1|
|24    |RAMB36E2_51 |     1|
|25    |RAMB36E2_52 |     1|
|26    |RAMB36E2_53 |     1|
|27    |RAMB36E2_54 |     1|
|28    |RAMB36E2_55 |     1|
|29    |RAMB36E2_56 |     1|
|30    |RAMB36E2_57 |     1|
|31    |RAMB36E2_58 |     1|
|32    |RAMB36E2_59 |     1|
|33    |RAMB36E2_60 |     1|
|34    |RAMB36E2_61 |     1|
|35    |RAMB36E2_62 |     1|
|36    |RAMB36E2_63 |     1|
|37    |RAMB36E2_64 |     1|
|38    |RAMB36E2_65 |     1|
|39    |RAMB36E2_66 |     1|
|40    |RAMB36E2_67 |     1|
|41    |RAMB36E2_68 |     1|
|42    |RAMB36E2_69 |     1|
|43    |RAMB36E2_70 |     1|
|44    |RAMB36E2_71 |     1|
|45    |FDRE        |   294|
|46    |FDSE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   636|
|2     |  RS_link3                                |RelayStation                       |   104|
|3     |  RS_link7                                |RelayStation_0                     |   104|
|4     |  stream_in_link6                         |stream_shell                       |   168|
|5     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   167|
|6     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|7     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|8     |        rdp_inst                          |xpm_counter_updn                   |    32|
|9     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|10    |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|11    |        wrp_inst                          |xpm_counter_updn_1                 |    32|
|12    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_2 |    23|
|13    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|14    |  wt_36_1_inst                            |wt_36_1                            |   260|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:02:32 . Memory (MB): peak = 2666.363 ; gain = 1463.289 ; free physical = 88968 ; free virtual = 124125
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 765 warnings.
INFO: [Synth 8-4480] The timing for the instance stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:57 . Memory (MB): peak = 2666.363 ; gain = 530.391 ; free physical = 88945 ; free virtual = 124102
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:02:32 . Memory (MB): peak = 2666.371 ; gain = 1463.289 ; free physical = 88942 ; free virtual = 124099
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:35 ; elapsed = 00:02:34 . Memory (MB): peak = 2608.582 ; gain = 1405.516 ; free physical = 88957 ; free virtual = 124114
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Timing 38-35] Done setting XDC timing constraints.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:02:34 . Memory (MB): peak = 2620.824 ; gain = 1417.758 ; free physical = 88781 ; free virtual = 123938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Timing 38-480] Writing timing data to binary archive.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:34 . Memory (MB): peak = 2620.824 ; gain = 1417.758 ; free physical = 88697 ; free virtual = 123854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Synth 8-3886] merging instance 'stream_in_link9/state_reg' (FDR) to 'stream_in_link9/val_out_reg'
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Synth 8-4480] The timing for the instance stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X2Y1/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2724.270 ; gain = 80.688 ; free physical = 88559 ; free virtual = 123717
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:36 ; elapsed = 00:02:35 . Memory (MB): peak = 2609.582 ; gain = 1406.516 ; free physical = 88470 ; free virtual = 123629
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:36 ; elapsed = 00:02:35 . Memory (MB): peak = 2609.582 ; gain = 1406.516 ; free physical = 88462 ; free virtual = 123620
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:36 ; elapsed = 00:02:35 . Memory (MB): peak = 2609.582 ; gain = 1406.516 ; free physical = 88452 ; free virtual = 123611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:36 ; elapsed = 00:02:35 . Memory (MB): peak = 2609.582 ; gain = 1406.516 ; free physical = 88452 ; free virtual = 123611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:02:35 . Memory (MB): peak = 2664.855 ; gain = 1461.789 ; free physical = 88452 ; free virtual = 123611
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:36 ; elapsed = 00:02:35 . Memory (MB): peak = 2609.582 ; gain = 1406.516 ; free physical = 88452 ; free virtual = 123611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:36 ; elapsed = 00:02:35 . Memory (MB): peak = 2609.582 ; gain = 1406.516 ; free physical = 88451 ; free virtual = 123610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |    11|
|2     |LUT1        |     7|
|3     |LUT2        |    53|
|4     |LUT3        |    13|
|5     |LUT4        |    35|
|6     |LUT5        |    57|
|7     |LUT6        |    28|
|8     |RAMB18E2    |     1|
|9     |RAMB36E2_20 |     1|
|10    |RAMB36E2_21 |     1|
|11    |RAMB36E2_22 |     1|
|12    |RAMB36E2_23 |     1|
|13    |RAMB36E2_24 |     1|
|14    |RAMB36E2_25 |     1|
|15    |RAMB36E2_26 |     1|
|16    |RAMB36E2_27 |     1|
|17    |RAMB36E2_28 |     1|
|18    |RAMB36E2_29 |     1|
|19    |RAMB36E2_30 |     1|
|20    |RAMB36E2_31 |     1|
|21    |RAMB36E2_32 |     1|
|22    |RAMB36E2_33 |     1|
|23    |RAMB36E2_34 |     1|
|24    |RAMB36E2_35 |     1|
|25    |RAMB36E2_36 |     1|
|26    |RAMB36E2_37 |     1|
INFO: [Project 1-570] Preparing netlist for logic optimization
|27    |RAMB36E2_38 |     1|
|28    |RAMB36E2_39 |     1|
|29    |FDRE        |   108|
|30    |FDSE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   341|
|2     |  stream_in_link12                        |stream_shell                       |   180|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   179|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  wt_20_9_start_inst                      |wt_20_9_start                      |   161|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:36 ; elapsed = 00:02:35 . Memory (MB): peak = 2609.582 ; gain = 1406.516 ; free physical = 88447 ; free virtual = 123605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1213 warnings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Synthesis Optimization Runtime : Time (s): cpu = 00:01:08 ; elapsed = 00:01:48 . Memory (MB): peak = 2609.582 ; gain = 470.688 ; free physical = 88381 ; free virtual = 123540
Synthesis Optimization Complete : Time (s): cpu = 00:01:36 ; elapsed = 00:02:35 . Memory (MB): peak = 2609.590 ; gain = 1406.516 ; free physical = 88379 ; free virtual = 123538
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:51:56 2021...
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 283 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:36 . Memory (MB): peak = 2630.508 ; gain = 1441.102 ; free physical = 87978 ; free virtual = 123131
# write_checkpoint -force page_netlist.dcp
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:02:36 . Memory (MB): peak = 2664.855 ; gain = 1461.789 ; free physical = 87979 ; free virtual = 123132
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:02:36 . Memory (MB): peak = 2664.855 ; gain = 1461.789 ; free physical = 87970 ; free virtual = 123123
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:02:36 . Memory (MB): peak = 2664.855 ; gain = 1461.789 ; free physical = 87982 ; free virtual = 123135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:02:36 . Memory (MB): peak = 2664.855 ; gain = 1461.789 ; free physical = 87985 ; free virtual = 123138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:02:36 . Memory (MB): peak = 2664.855 ; gain = 1461.789 ; free physical = 87993 ; free virtual = 123147
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:02:36 . Memory (MB): peak = 2664.855 ; gain = 1461.789 ; free physical = 87980 ; free virtual = 123133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |    14|
|2     |LUT1        |     6|
|3     |LUT2        |    59|
|4     |LUT3        |    17|
|5     |LUT4        |    32|
|6     |LUT5        |    23|
|7     |LUT6        |    75|
|8     |RAMB18E2    |     1|
|9     |RAMB36E2_36 |     1|
|10    |RAMB36E2_37 |     1|
|11    |RAMB36E2_38 |     1|
|12    |RAMB36E2_39 |     1|
|13    |RAMB36E2_40 |     1|
|14    |RAMB36E2_41 |     1|
|15    |RAMB36E2_42 |     1|
|16    |RAMB36E2_43 |     1|
|17    |RAMB36E2_44 |     1|
|18    |RAMB36E2_45 |     1|
|19    |RAMB36E2_46 |     1|
|20    |RAMB36E2_47 |     1|
|21    |RAMB36E2_48 |     1|
|22    |RAMB36E2_49 |     1|
|23    |RAMB36E2_50 |     1|
|24    |RAMB36E2_51 |     1|
|25    |RAMB36E2_52 |     1|
|26    |RAMB36E2_53 |     1|
|27    |RAMB36E2_54 |     1|
|28    |RAMB36E2_55 |     1|
|29    |RAMB36E2_56 |     1|
|30    |RAMB36E2_57 |     1|
|31    |RAMB36E2_58 |     1|
|32    |RAMB36E2_59 |     1|
|33    |RAMB36E2_60 |     1|
|34    |RAMB36E2_61 |     1|
|35    |RAMB36E2_62 |     1|
|36    |RAMB36E2_63 |     1|
|37    |RAMB36E2_64 |     1|
|38    |RAMB36E2_65 |     1|
|39    |RAMB36E2_66 |     1|
|40    |RAMB36E2_67 |     1|
|41    |RAMB36E2_68 |     1|
|42    |RAMB36E2_69 |     1|
|43    |RAMB36E2_70 |     1|
|44    |RAMB36E2_71 |     1|
|45    |FDRE        |   162|
|46    |FDSE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   433|
|2     |  stream_in_link9                         |stream_shell                       |   168|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   167|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  wt_36_3_inst                            |wt_36_3                            |   265|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:02:36 . Memory (MB): peak = 2664.855 ; gain = 1461.789 ; free physical = 87990 ; free virtual = 123143
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 377 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:01:56 . Memory (MB): peak = 2664.855 ; gain = 530.383 ; free physical = 88121 ; free virtual = 123274
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:02:36 . Memory (MB): peak = 2664.863 ; gain = 1461.789 ; free physical = 88133 ; free virtual = 123286
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:02:37 . Memory (MB): peak = 2696.371 ; gain = 1506.969 ; free physical = 88178 ; free virtual = 123331
# write_checkpoint -force page_netlist.dcp
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_wt_32_5.tcl
# set logFileId [open ./runLogImpl_X2Y6.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_wt_20_10.tcl
# set logFileId [open ./runLogImpl_X2Y1.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_wt_36_0_start.tcl
# set logFileId [open ./runLogImpl_X0Y3.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:02:36 . Memory (MB): peak = 2698.371 ; gain = 1508.961 ; free physical = 89361 ; free virtual = 124512
# write_checkpoint -force page_netlist.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_switchbox.tcl
# set logFileId [open ./runLogImpl_X1Y5.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_switchbox.tcl
# set logFileId [open ./runLogImpl_X1Y3.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_bin_conv.tcl
# set logFileId [open ./runLogImpl_X2Y4.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_wt_12_14.tcl

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_fp_conv.tcl
# set logFileId [open ./runLogImpl_X3Y2.log "w"]
# set logFileId [open ./runLogImpl_X2Y3.log "w"]
# set_param general.maxThreads 2 
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_wt_10_8.tcl
# set logFileId [open ./runLogImpl_X3Y4.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_switchbox.tcl
# set logFileId [open ./runLogImpl_X1Y4.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_wt_36_12.tcl
# set logFileId [open ./runLogImpl_X3Y0.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_wt_20_11.tcl
# set logFileId [open ./runLogImpl_X2Y0.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1159.383 ; gain = 0.000 ; free physical = 89133 ; free virtual = 124283
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1159.383 ; gain = 0.000 ; free physical = 89112 ; free virtual = 124263

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_wt_36_2.tcl
# set logFileId [open ./runLogImpl_X0Y5.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 89100 ; free virtual = 124251
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_bin_dense.tcl
# set logFileId [open ./runLogImpl_X3Y3.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_wt_36_1.tcl

Starting open_checkpoint Task
# set logFileId [open ./runLogImpl_X0Y4.log "w"]
# set_param general.maxThreads 2 

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 89071 ; free virtual = 124222
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 89052 ; free virtual = 124203

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1159.395 ; gain = 0.000 ; free physical = 89050 ; free virtual = 124200

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1159.395 ; gain = 0.000 ; free physical = 89049 ; free virtual = 124199

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_wt_20_9_start.tcl
# set logFileId [open ./runLogImpl_X2Y2.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_wt_36_3.tcl
# set logFileId [open ./runLogImpl_X0Y6.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 89007 ; free virtual = 124157
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_switchbox.tcl
# set logFileId [open ./runLogImpl_X1Y6.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1159.383 ; gain = 0.000 ; free physical = 88944 ; free virtual = 124082
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst'

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 88930 ; free virtual = 124068

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_wt_36_13.tcl
# set logFileId [open ./runLogImpl_X3Y1.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1159.383 ; gain = 0.000 ; free physical = 88878 ; free virtual = 124018
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 88854 ; free virtual = 123995

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_wt_36_6.tcl
# set logFileId [open ./runLogImpl_X3Y6.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 88886 ; free virtual = 124029
INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:02:38 . Memory (MB): peak = 2644.598 ; gain = 1455.195 ; free physical = 88889 ; free virtual = 124033
# write_checkpoint -force page_netlist.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1159.383 ; gain = 0.000 ; free physical = 88794 ; free virtual = 123940

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 88790 ; free virtual = 123936

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 88743 ; free virtual = 123891

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_wt_32_4_start.tcl
# set logFileId [open ./runLogImpl_X2Y5.log "w"]
# set_param general.maxThreads 2 
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 88694 ; free virtual = 123843
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ./impl_wt_36_7.tcl
# set logFileId [open ./runLogImpl_X3Y5.log "w"]

Starting open_checkpoint Task
# set_param general.maxThreads 2 

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 88577 ; free virtual = 123728
# set start_time [clock seconds]
# open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 88553 ; free virtual = 123705
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:02:38 . Memory (MB): peak = 2611.336 ; gain = 1408.266 ; free physical = 88527 ; free virtual = 123679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1159.387 ; gain = 0.000 ; free physical = 88443 ; free virtual = 123598
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:02:38 . Memory (MB): peak = 2611.336 ; gain = 1408.266 ; free physical = 88381 ; free virtual = 123535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
INFO: [Synth 8-3886] merging instance 'stream_in_link14/state_reg' (FDR) to 'stream_in_link14/val_out_reg'

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 88208 ; free virtual = 123362
Command: open_checkpoint ../../F001_static_32_leaves/big_static_routed_32.dcp
INFO: [RTMG 210-279] Implementing memory 'bin_conv_n_inputsbkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'bin_conv_n_outputcud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'bin_conv_width_modEe_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_dmem_tmp_V_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_dmem_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bin_conv_fixed_bueOg_ram (RAM)' using block RAMs.
INFO: [Synth 8-4480] The timing for the instance stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance wt_36_7_inst/bin_dense_par_0_3_0_U/wt_36_7_bin_densebkb_rom_U/q0_reg_0_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:02:38 . Memory (MB): peak = 2631.367 ; gain = 1428.297 ; free physical = 88048 ; free virtual = 123202
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1159.391 ; gain = 0.000 ; free physical = 88018 ; free virtual = 123172
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:48 ; elapsed = 00:04:04 . Memory (MB): peak = 943.105 ; gain = 594.426 ; free physical = 87722 ; free virtual = 122879
INFO: [SYSC 207-301] Generating SystemC RTL for bin_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for bin_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for bin_conv.
INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:02:39 . Memory (MB): peak = 2695.863 ; gain = 1506.461 ; free physical = 87757 ; free virtual = 122914
# write_checkpoint -force page_netlist.dcp
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:02:38 . Memory (MB): peak = 2610.219 ; gain = 1407.148 ; free physical = 87649 ; free virtual = 122807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:02:38 . Memory (MB): peak = 2611.219 ; gain = 1408.148 ; free physical = 87525 ; free virtual = 122682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'stream_in_link7/val_out_reg' (FDR) to 'stream_in_link7/state_reg'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Synth 8-4480] The timing for the instance stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2631.367 ; gain = 1428.297 ; free physical = 87254 ; free virtual = 122420
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2631.367 ; gain = 1428.297 ; free physical = 87243 ; free virtual = 122409
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2631.367 ; gain = 1428.297 ; free physical = 87229 ; free virtual = 122395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2631.367 ; gain = 1428.297 ; free physical = 87221 ; free virtual = 122387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2631.367 ; gain = 1428.297 ; free physical = 87213 ; free virtual = 122379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2631.367 ; gain = 1428.297 ; free physical = 87212 ; free virtual = 122378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |    10|
|2     |LUT1        |     6|
|3     |LUT2        |    33|
|4     |LUT3        |    48|
|5     |LUT4        |    40|
|6     |LUT5        |    26|
|7     |LUT6        |    42|
|8     |RAMB18E2    |     1|
|9     |RAMB36E2    |     1|
|10    |RAMB36E2_1  |     1|
|11    |RAMB36E2_10 |     1|
|12    |RAMB36E2_11 |     1|
|13    |RAMB36E2_12 |     1|
|14    |RAMB36E2_13 |     1|
|15    |RAMB36E2_14 |     1|
|16    |RAMB36E2_15 |     1|
|17    |RAMB36E2_16 |     1|
|18    |RAMB36E2_17 |     1|
|19    |RAMB36E2_18 |     1|
|20    |RAMB36E2_19 |     1|
|21    |RAMB36E2_2  |     1|
|22    |RAMB36E2_20 |     1|
|23    |RAMB36E2_21 |     1|
|24    |RAMB36E2_22 |     1|
|25    |RAMB36E2_23 |     1|
|26    |RAMB36E2_24 |     1|
|27    |RAMB36E2_25 |     1|
|28    |RAMB36E2_26 |     1|
|29    |RAMB36E2_27 |     1|
|30    |RAMB36E2_28 |     1|
|31    |RAMB36E2_29 |     1|
|32    |RAMB36E2_3  |     1|
|33    |RAMB36E2_30 |     1|
|34    |RAMB36E2_31 |     1|
|35    |RAMB36E2_4  |     1|
|36    |RAMB36E2_5  |     1|
|37    |RAMB36E2_6  |     1|
|38    |RAMB36E2_7  |     1|
|39    |RAMB36E2_8  |     1|
|40    |RAMB36E2_9  |     1|
|41    |FDRE        |   163|
|42    |FDSE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   409|
|2     |  stream_in_link14                        |stream_shell                       |   168|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   167|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  wt_36_7_inst                            |wt_36_7                            |   241|
|13    |    bin_dense_par_0_3_0_U                 |wt_36_7_bin_densebkb               |    82|
|14    |      wt_36_7_bin_densebkb_rom_U          |wt_36_7_bin_densebkb_rom           |    82|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2631.367 ; gain = 1428.297 ; free physical = 87199 ; free virtual = 122365
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 835 warnings.
INFO: [Timing 38-480] Writing timing data to binary archive.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:13 ; elapsed = 00:01:56 . Memory (MB): peak = 2631.367 ; gain = 495.383 ; free physical = 87077 ; free virtual = 122238
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2631.375 ; gain = 1428.297 ; free physical = 87080 ; free virtual = 122241
INFO: [Project 1-571] Translating synthesized netlist
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:02:39 . Memory (MB): peak = 2649.250 ; gain = 1446.180 ; free physical = 86921 ; free virtual = 122082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:02:38 . Memory (MB): peak = 2621.332 ; gain = 1418.266 ; free physical = 86851 ; free virtual = 122012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X3Y2/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:02:38 . Memory (MB): peak = 2621.332 ; gain = 1418.266 ; free physical = 86632 ; free virtual = 121792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 32(NO_CHANGE)    | W |   | 128 x 32(NO_CHANGE)    |   | R | Port A and B     | 1      | 0      |                 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Synth 8-3886] merging instance 'stream_in_link20/state_reg' (FDR) to 'stream_in_link20/val_out_reg'
INFO: [Synth 8-4480] The timing for the instance stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:02:42 . Memory (MB): peak = 2546.465 ; gain = 1343.398 ; free physical = 86007 ; free virtual = 121171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:02:39 . Memory (MB): peak = 2664.363 ; gain = 1461.297 ; free physical = 85985 ; free virtual = 121149
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X3Y0/page_netlist.dcp' has been generated.
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.059 ; gain = 62.688 ; free physical = 85923 ; free virtual = 121086
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:52:02 2021...
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2649.250 ; gain = 1446.180 ; free physical = 85748 ; free virtual = 120906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2649.250 ; gain = 1446.180 ; free physical = 85745 ; free virtual = 120903
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2649.250 ; gain = 1446.180 ; free physical = 85738 ; free virtual = 120897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2649.250 ; gain = 1446.180 ; free physical = 85738 ; free virtual = 120897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2649.250 ; gain = 1446.180 ; free physical = 85740 ; free virtual = 120899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2649.250 ; gain = 1446.180 ; free physical = 85740 ; free virtual = 120899
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |     7|
|2     |LUT1        |     6|
|3     |LUT2        |    46|
|4     |LUT3        |    11|
|5     |LUT4        |    31|
|6     |LUT5        |    22|
|7     |LUT6        |    32|
|8     |RAMB18E2    |     1|
|9     |RAMB36E2_32 |     1|
|10    |RAMB36E2_33 |     1|
|11    |RAMB36E2_34 |     1|
|12    |RAMB36E2_35 |     1|
|13    |RAMB36E2_36 |     1|
|14    |RAMB36E2_37 |     1|
|15    |RAMB36E2_38 |     1|
|16    |RAMB36E2_39 |     1|
|17    |RAMB36E2_40 |     1|
|18    |RAMB36E2_41 |     1|
|19    |RAMB36E2_42 |     1|
|20    |RAMB36E2_43 |     1|
|21    |RAMB36E2_44 |     1|
|22    |RAMB36E2_45 |     1|
|23    |RAMB36E2_46 |     1|
|24    |RAMB36E2_47 |     1|
|25    |RAMB36E2_48 |     1|
|26    |RAMB36E2_49 |     1|
|27    |RAMB36E2_50 |     1|
|28    |RAMB36E2_51 |     1|
|29    |RAMB36E2_52 |     1|
|30    |RAMB36E2_53 |     1|
|31    |RAMB36E2_54 |     1|
|32    |RAMB36E2_55 |     1|
|33    |RAMB36E2_56 |     1|
|34    |RAMB36E2_57 |     1|
|35    |RAMB36E2_58 |     1|
|36    |RAMB36E2_59 |     1|
|37    |RAMB36E2_60 |     1|
|38    |RAMB36E2_61 |     1|
|39    |RAMB36E2_62 |     1|
|40    |RAMB36E2_63 |     1|
|41    |FDRE        |    92|
|42    |FDSE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   288|
|2     |  stream_in_link7                         |stream_shell                       |   190|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   188|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  wt_32_4_start_inst                      |wt_32_4_start                      |    98|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2649.250 ; gain = 1446.180 ; free physical = 85754 ; free virtual = 120913
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 913 warnings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:55 . Memory (MB): peak = 2649.250 ; gain = 512.383 ; free physical = 85785 ; free virtual = 120943
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:02:40 . Memory (MB): peak = 2649.258 ; gain = 1446.180 ; free physical = 85791 ; free virtual = 120950
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Timing 38-480] Writing timing data to binary archive.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:44 ; elapsed = 00:02:43 . Memory (MB): peak = 2548.465 ; gain = 1345.398 ; free physical = 85854 ; free virtual = 121013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name         | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+--------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base:    | gen_wr_a.gen_word_narrow.mem_reg | 128 x 128(NO_CHANGE)   | W |   | 128 x 128(NO_CHANGE)   |   | R | Port A and B     | 0      | 2      |                 | 
|fp_conv_lbuf_V_ram: | ram_reg                          | 256 x 20(WRITE_FIRST)  | W | R | 256 x 20(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      |                 | 
|fp_conv_dmem_V_ram: | ram_reg                          | 1 K x 64(WRITE_FIRST)  | W | R | 1 K x 64(READ_FIRST)   | W |   | Port A and B     | 0      | 2      |                 | 
+--------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X0Y4/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2759.059 ; gain = 60.688 ; free physical = 85881 ; free virtual = 121039
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:52:03 2021...
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:02:40 . Memory (MB): peak = 2664.363 ; gain = 1461.297 ; free physical = 86467 ; free virtual = 121615
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:42 ; elapsed = 00:02:40 . Memory (MB): peak = 2664.363 ; gain = 1461.297 ; free physical = 86641 ; free virtual = 121790
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:42 ; elapsed = 00:02:40 . Memory (MB): peak = 2665.363 ; gain = 1462.297 ; free physical = 87000 ; free virtual = 122148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:42 ; elapsed = 00:02:40 . Memory (MB): peak = 2665.363 ; gain = 1462.297 ; free physical = 87080 ; free virtual = 122229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:02:40 . Memory (MB): peak = 2665.363 ; gain = 1462.297 ; free physical = 87214 ; free virtual = 122363
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X2Y2/page_netlist.dcp' has been generated.
---------------------------------------------------------------------------------
Start Renaming Generated Nets
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2732.285 ; gain = 87.688 ; free physical = 87216 ; free virtual = 122364
---------------------------------------------------------------------------------
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:42 ; elapsed = 00:02:40 . Memory (MB): peak = 2665.363 ; gain = 1462.297 ; free physical = 87241 ; free virtual = 122389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |CARRY8      |    14|
|2     |LUT1        |     6|
|3     |LUT2        |    59|
|4     |LUT3        |    17|
|5     |LUT4        |    32|
|6     |LUT5        |    22|
|7     |LUT6        |    76|
|8     |RAMB18E2    |     1|
|9     |RAMB36E2_36 |     1|
|10    |RAMB36E2_37 |     1|
|11    |RAMB36E2_38 |     1|
|12    |RAMB36E2_39 |     1|
|13    |RAMB36E2_40 |     1|
|14    |RAMB36E2_41 |     1|
|15    |RAMB36E2_42 |     1|
|16    |RAMB36E2_43 |     1|
|17    |RAMB36E2_44 |     1|
|18    |RAMB36E2_45 |     1|
|19    |RAMB36E2_46 |     1|
|20    |RAMB36E2_47 |     1|
|21    |RAMB36E2_48 |     1|
|22    |RAMB36E2_49 |     1|
|23    |RAMB36E2_50 |     1|
|24    |RAMB36E2_51 |     1|
|25    |RAMB36E2_52 |     1|
|26    |RAMB36E2_53 |     1|
|27    |RAMB36E2_54 |     1|
|28    |RAMB36E2_55 |     1|
|29    |RAMB36E2_56 |     1|
|30    |RAMB36E2_57 |     1|
|31    |RAMB36E2_58 |     1|
|32    |RAMB36E2_59 |     1|
|33    |RAMB36E2_60 |     1|
|34    |RAMB36E2_61 |     1|
|35    |RAMB36E2_62 |     1|
|36    |RAMB36E2_63 |     1|
|37    |RAMB36E2_64 |     1|
|38    |RAMB36E2_65 |     1|
|39    |RAMB36E2_66 |     1|
|40    |RAMB36E2_67 |     1|
|41    |RAMB36E2_68 |     1|
|42    |RAMB36E2_69 |     1|
|43    |RAMB36E2_70 |     1|
|44    |RAMB36E2_71 |     1|
|45    |FDRE        |   163|
|46    |FDSE        |     8|
+------+------------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |   434|
|2     |  stream_in_link20                        |stream_shell                       |   168|
|3     |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   167|
|4     |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   166|
|5     |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     2|
|6     |        rdp_inst                          |xpm_counter_updn                   |    32|
|7     |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|8     |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|9     |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|10    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|11    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
|12    |  wt_36_13_inst                           |wt_36_13                           |   266|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:42 ; elapsed = 00:02:40 . Memory (MB): peak = 2665.363 ; gain = 1462.297 ; free physical = 87246 ; free virtual = 122393
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1217 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:54 . Memory (MB): peak = 2665.363 ; gain = 529.383 ; free physical = 87318 ; free virtual = 122466
Synthesis Optimization Complete : Time (s): cpu = 00:01:42 ; elapsed = 00:02:41 . Memory (MB): peak = 2665.371 ; gain = 1462.297 ; free physical = 87323 ; free virtual = 122470
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Synth 8-3886] merging instance 'stream_in_link1/state_reg' (FDR) to 'stream_in_link1/val_out_reg'
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:52:03 2021...
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:52:04 2021...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-83] Releasing license: Synthesis
133 Infos, 283 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:44 ; elapsed = 00:02:44 . Memory (MB): peak = 2636.367 ; gain = 1446.961 ; free physical = 89010 ; free virtual = 124141
# write_checkpoint -force page_netlist.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fp_conv_inst/lbuf_V_U/fp_conv_lbuf_V_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance fp_conv_inst/lbuf_V_U/fp_conv_lbuf_V_ram_U/ram_reg_bram_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:46 ; elapsed = 00:02:45 . Memory (MB): peak = 2580.988 ; gain = 1377.922 ; free physical = 90763 ; free virtual = 125895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X0Y6/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2758.551 ; gain = 62.688 ; free physical = 91948 ; free virtual = 127079
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link7/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 285 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:02:43 . Memory (MB): peak = 2696.371 ; gain = 1506.969 ; free physical = 92016 ; free virtual = 127147
# write_checkpoint -force page_netlist.dcp
INFO: [Common 17-83] Releasing license: Synthesis
99 Infos, 283 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:43 ; elapsed = 00:02:44 . Memory (MB): peak = 2682.266 ; gain = 1492.859 ; free physical = 92069 ; free virtual = 127200
# write_checkpoint -force page_netlist.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:52:06 2021...
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:02:46 . Memory (MB): peak = 2580.988 ; gain = 1377.922 ; free physical = 92089 ; free virtual = 127211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:02:46 . Memory (MB): peak = 2580.988 ; gain = 1377.922 ; free physical = 92097 ; free virtual = 127219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:02:46 . Memory (MB): peak = 2580.988 ; gain = 1377.922 ; free physical = 92146 ; free virtual = 127268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:48 ; elapsed = 00:02:46 . Memory (MB): peak = 2580.988 ; gain = 1377.922 ; free physical = 92153 ; free virtual = 127275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:02:47 . Memory (MB): peak = 2580.988 ; gain = 1377.922 ; free physical = 92183 ; free virtual = 127304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:02:47 . Memory (MB): peak = 2580.988 ; gain = 1377.922 ; free physical = 92192 ; free virtual = 127313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY8     |   158|
|2     |LUT1       |   128|
|3     |LUT2       |   857|
|4     |LUT3       |   233|
|5     |LUT4       |   143|
|6     |LUT5       |   282|
|7     |LUT6       |   740|
|8     |MUXF7      |   256|
|9     |MUXF8      |    96|
|10    |RAMB18E2_3 |     1|
|11    |RAMB18E2_4 |     1|
|12    |RAMB18E2_5 |     1|
|13    |RAMB36E2   |     2|
|14    |RAMB36E2_1 |     1|
|15    |RAMB36E2_3 |     2|
|16    |FDRE       |  2578|
|17    |FDSE       |     8|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------+-----------------------------------+------+
|      |Instance                                  |Module                             |Cells |
+------+------------------------------------------+-----------------------------------+------+
|1     |top                                       |                                   |  5487|
|2     |  RS_link12                               |RelayStation__parameterized0       |   104|
|3     |  RS_link5                                |RelayStation                       |   392|
|4     |  fp_conv_inst                            |fp_conv                            |  4476|
|5     |    dmem_V_U                              |fp_conv_dmem_V                     |    67|
|6     |      fp_conv_dmem_V_ram_U                |fp_conv_dmem_V_ram                 |    67|
|7     |    lbuf_V_U                              |fp_conv_lbuf_V                     |   109|
|8     |      fp_conv_lbuf_V_ram_U                |fp_conv_lbuf_V_ram                 |   109|
|9     |  stream_in_link1                         |stream_shell                       |   297|
|10    |    xpm_fifo_sync_inst                    |xpm_fifo_sync                      |   168|
|11    |      xpm_fifo_base_inst                  |xpm_fifo_base                      |   167|
|12    |        \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base                    |     3|
|13    |        rdp_inst                          |xpm_counter_updn                   |    32|
|14    |        rdpp1_inst                        |xpm_counter_updn__parameterized0   |    15|
|15    |        rst_d1_inst                       |xpm_fifo_reg_bit                   |     6|
|16    |        wrp_inst                          |xpm_counter_updn_0                 |    32|
|17    |        wrpp1_inst                        |xpm_counter_updn__parameterized0_1 |    23|
|18    |        xpm_fifo_rst_inst                 |xpm_fifo_rst                       |    13|
+------+------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:02:47 . Memory (MB): peak = 2580.988 ; gain = 1377.922 ; free physical = 92193 ; free virtual = 127314
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1134 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:23 ; elapsed = 00:02:06 . Memory (MB): peak = 2580.988 ; gain = 437.828 ; free physical = 92267 ; free virtual = 127389
Synthesis Optimization Complete : Time (s): cpu = 00:01:48 ; elapsed = 00:02:47 . Memory (MB): peak = 2580.996 ; gain = 1377.922 ; free physical = 92268 ; free virtual = 127389
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Netlist 29-17] Analyzing 510 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X3Y5/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [/opt/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:52:10 2021...
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell fp_conv_inst/p_s_reg_535_reg_rep has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell tmp_32_cast_reg_2834_reg[21]_i_2 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell tmp_32_cast_reg_2834_reg[21]_i_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-83] Releasing license: Synthesis
255 Infos, 339 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:50 . Memory (MB): peak = 2596.988 ; gain = 1407.586 ; free physical = 92497 ; free virtual = 127610
# write_checkpoint -force page_netlist.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X2Y5/page_netlist.dcp' has been generated.
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X3Y1/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2758.059 ; gain = 61.688 ; free physical = 93630 ; free virtual = 128745
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:52:12 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:52:12 2021...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F003_syn_bnn/X2Y3/page_netlist.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2720.676 ; gain = 123.688 ; free physical = 95680 ; free virtual = 130776
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "syn: $total_seconds seconds"
# report_utilization -hierarchical > utilization.rpt
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:52:17 2021...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:52:23 2021...
INFO: [HLS 200-112] Total elapsed time: 268.14 seconds; peak allocated memory: 416.431 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun May  9 17:52:24 2021...
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-478] Restoring timing data from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-478] Restoring timing data from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
Reading XDEF placement.
Reading placer database...
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF routing.
Reading XDEF placement.
Reading placer database...
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 81992 ; free virtual = 117083
Restored from archive | CPU: 1.840000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 81980 ; free virtual = 117071
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF placement.
Reading placer database...
open_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:01:02 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 81817 ; free virtual = 116908
# update_design -cell floorplan_static_i/pe_empty_X2Y4/inst -black_box
Reading XDEF routing.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 81648 ; free virtual = 116740
Restored from archive | CPU: 2.790000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 81640 ; free virtual = 116732
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 81639 ; free virtual = 116731
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Restored from archive | CPU: 1.840000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 81638 ; free virtual = 116730
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Reading XDEF routing.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 81426 ; free virtual = 116518
INFO: [Timing 38-479] Binary timing data restore complete.
Restored from archive | CPU: 1.850000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 81422 ; free virtual = 116514
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:01:04 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 81401 ; free virtual = 116493
# update_design -cell floorplan_static_i/pe_empty_X0Y3/inst -black_box
open_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:01:03 . Memory (MB): peak = 2221.805 ; gain = 1062.422 ; free physical = 81390 ; free virtual = 116482
# update_design -cell floorplan_static_i/pe_empty_X3Y3/inst -black_box
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
Reading XDEF routing.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
open_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:01:04 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 81148 ; free virtual = 116243
# update_design -cell floorplan_static_i/pe_empty_X2Y2/inst -black_box
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 81089 ; free virtual = 116183
Restored from archive | CPU: 2.950000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 81090 ; free virtual = 116184
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
Reading XDEF placement.
Reading placer database...
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
open_checkpoint: Time (s): cpu = 00:00:45 ; elapsed = 00:01:06 . Memory (MB): peak = 2221.805 ; gain = 1062.422 ; free physical = 80814 ; free virtual = 115910
# update_design -cell floorplan_static_i/pe_empty_X2Y6/inst -black_box
Reading XDEF routing.
INFO: [Project 1-853] Binary constraint restore complete.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80706 ; free virtual = 115803
Restored from archive | CPU: 1.830000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80704 ; free virtual = 115801
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Reading XDEF placement.
Reading placer database...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Project 1-856] Restoring constraints from binary archive.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80647 ; free virtual = 115744
Restored from archive | CPU: 1.860000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80645 ; free virtual = 115742
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Project 1-856] Restoring constraints from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
open_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 80587 ; free virtual = 115684
# update_design -cell floorplan_static_i/pe_empty_X0Y6/inst -black_box
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
open_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:01:07 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 80473 ; free virtual = 115571
# update_design -cell floorplan_static_i/pe_empty_X0Y4/inst -black_box
Reading XDEF routing.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.812 ; gain = 0.000 ; free physical = 80372 ; free virtual = 115472
Restored from archive | CPU: 1.940000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.812 ; gain = 0.000 ; free physical = 80373 ; free virtual = 115472
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
open_checkpoint: Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 2221.816 ; gain = 1062.422 ; free physical = 80238 ; free virtual = 115337
# update_design -cell floorplan_static_i/pe_empty_X1Y3/inst -black_box
Reading XDEF placement.
Reading placer database...
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Reading XDEF placement.
Reading placer database...
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
Reading XDEF routing.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 80011 ; free virtual = 115112
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
Restored from archive | CPU: 1.830000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 80001 ; free virtual = 115102
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Timing 38-479] Binary timing data restore complete.
Reading XDEF placement.
Reading placer database...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 79948 ; free virtual = 115048
Restored from archive | CPU: 1.870000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 79947 ; free virtual = 115047
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
open_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:01:11 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 79932 ; free virtual = 115032
# update_design -cell floorplan_static_i/pe_empty_X3Y0/inst -black_box
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
open_checkpoint: Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 79864 ; free virtual = 114966
# update_design -cell floorplan_static_i/pe_empty_X3Y5/inst -black_box
Reading XDEF routing.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 79842 ; free virtual = 114946
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y3/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES.
Restored from archive | CPU: 1.890000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 79840 ; free virtual = 114944
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF placement.
Reading placer database...
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y4/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X0Y3/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
open_checkpoint: Time (s): cpu = 00:00:48 ; elapsed = 00:01:12 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 79822 ; free virtual = 114928
# update_design -cell floorplan_static_i/pe_empty_X2Y5/inst -black_box
update_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.809 ; gain = 33.000 ; free physical = 79765 ; free virtual = 114872
# read_checkpoint -cell floorplan_static_i/pe_empty_X0Y3/inst ../../F003_syn_bnn/X0Y3/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X0Y3/inst ../../F003_syn_bnn/X0Y3/page_netlist.dcp
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
update_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.805 ; gain = 32.000 ; free physical = 79674 ; free virtual = 114782
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y3/inst ../../F003_syn_bnn/X3Y3/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y3/inst ../../F003_syn_bnn/X3Y3/page_netlist.dcp
Reading XDEF routing.
update_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2254.809 ; gain = 33.000 ; free physical = 79658 ; free virtual = 114766
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y4/inst ../../F003_syn_bnn/X2Y4/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y4/inst ../../F003_syn_bnn/X2Y4/page_netlist.dcp
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:53:12 2021...
INFO: [Project 1-853] Binary constraint restore complete.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 79767 ; free virtual = 114875
Restored from archive | CPU: 3.000000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.805 ; gain = 0.000 ; free physical = 79770 ; free virtual = 114877
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Reading XDEF placement.
Reading placer database...
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Reading XDEF placement.
Reading placer database...
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y6/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y2/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X0Y6/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Reading XDEF placement.
Reading placer database...
Reading XDEF placement.
Reading placer database...
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X0Y4/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-853] Binary constraint restore complete.
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
open_checkpoint: Time (s): cpu = 00:00:51 ; elapsed = 00:01:16 . Memory (MB): peak = 2221.809 ; gain = 1062.422 ; free physical = 80929 ; free virtual = 116042
# update_design -cell floorplan_static_i/pe_empty_X3Y6/inst -black_box
update_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.812 ; gain = 33.000 ; free physical = 80928 ; free virtual = 116042
# read_checkpoint -cell floorplan_static_i/pe_empty_X0Y6/inst ../../F003_syn_bnn/X0Y6/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X0Y6/inst ../../F003_syn_bnn/X0Y6/page_netlist.dcp
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
update_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2254.805 ; gain = 33.000 ; free physical = 80916 ; free virtual = 116029
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y6/inst ../../F003_syn_bnn/X2Y6/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y6/inst ../../F003_syn_bnn/X2Y6/page_netlist.dcp
Reading XDEF placement.
Reading placer database...
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Reading XDEF routing.
Reading XDEF routing.
Reading XDEF routing.
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80810 ; free virtual = 115926
Restored from archive | CPU: 1.880000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80811 ; free virtual = 115927
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 80811 ; free virtual = 115927
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X1Y3/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Restored from archive | CPU: 1.860000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 80799 ; free virtual = 115915
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2253.812 ; gain = 32.000 ; free physical = 80811 ; free virtual = 115927
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

# read_checkpoint -cell floorplan_static_i/pe_empty_X0Y4/inst ../../F003_syn_bnn/X0Y4/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X0Y4/inst ../../F003_syn_bnn/X0Y4/page_netlist.dcp
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80782 ; free virtual = 115898
Restored from archive | CPU: 2.940000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80777 ; free virtual = 115893
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
update_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2253.809 ; gain = 32.000 ; free physical = 80779 ; free virtual = 115895
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y2/inst ../../F003_syn_bnn/X2Y2/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y2/inst ../../F003_syn_bnn/X2Y2/page_netlist.dcp
INFO: [Project 1-853] Binary constraint restore complete.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80768 ; free virtual = 115883
Restored from archive | CPU: 2.970000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80769 ; free virtual = 115885
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Reading XDEF placement.
Reading placer database...
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
open_checkpoint: Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 2221.805 ; gain = 1062.422 ; free physical = 80759 ; free virtual = 115875
# update_design -cell floorplan_static_i/pe_empty_X3Y4/inst -black_box
open_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:01:18 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 80755 ; free virtual = 115871
# update_design -cell floorplan_static_i/pe_empty_X0Y5/inst -black_box
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.816 ; gain = 33.000 ; free physical = 80652 ; free virtual = 115771
# read_checkpoint -cell floorplan_static_i/pe_empty_X1Y3/inst ../../F003_syn_bnn/X1Y3/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X1Y3/inst ../../F003_syn_bnn/X1Y3/page_netlist.dcp
Reading XDEF routing.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-853] Binary constraint restore complete.
open_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 80645 ; free virtual = 115763
# update_design -cell floorplan_static_i/pe_empty_X1Y6/inst -black_box
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80618 ; free virtual = 115736
Reading XDEF placement.
Reading placer database...
Restored from archive | CPU: 2.990000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80605 ; free virtual = 115723
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Reading XDEF placement.
Reading placer database...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80590 ; free virtual = 115709
Restored from archive | CPU: 3.010000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80576 ; free virtual = 115695
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:01:19 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 80552 ; free virtual = 115671
# update_design -cell floorplan_static_i/pe_empty_X3Y1/inst -black_box
INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80488 ; free virtual = 115608
Restored from archive | CPU: 1.860000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.809 ; gain = 0.000 ; free physical = 80488 ; free virtual = 115609
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y0/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
open_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 80516 ; free virtual = 115639
# update_design -cell floorplan_static_i/pe_empty_X1Y5/inst -black_box
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y5/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
open_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:01:21 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 80476 ; free virtual = 115599
# update_design -cell floorplan_static_i/pe_empty_X2Y3/inst -black_box
open_checkpoint: Time (s): cpu = 00:00:53 ; elapsed = 00:01:21 . Memory (MB): peak = 2221.812 ; gain = 1062.422 ; free physical = 80463 ; free virtual = 115587
# update_design -cell floorplan_static_i/pe_empty_X1Y4/inst -black_box
Reading XDEF routing.
update_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2253.809 ; gain = 32.000 ; free physical = 80420 ; free virtual = 115544
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y0/inst ../../F003_syn_bnn/X3Y0/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y0/inst ../../F003_syn_bnn/X3Y0/page_netlist.dcp
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.812 ; gain = 0.000 ; free physical = 80356 ; free virtual = 115484
Restored from archive | CPU: 2.980000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.812 ; gain = 0.000 ; free physical = 80347 ; free virtual = 115474
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Reading XDEF routing.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Reading XDEF routing.
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y5/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 80383 ; free virtual = 115512
Restored from archive | CPU: 2.890000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 80391 ; free virtual = 115520
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2254.812 ; gain = 33.000 ; free physical = 80380 ; free virtual = 115509
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y5/inst ../../F003_syn_bnn/X3Y5/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y5/inst ../../F003_syn_bnn/X3Y5/page_netlist.dcp
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 80365 ; free virtual = 115493
Restored from archive | CPU: 3.000000 secs | Memory: 8.131096 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.801 ; gain = 0.000 ; free physical = 80366 ; free virtual = 115495
WARNING: [Constraints 18-4434] Global Clock Buffer 'floorplan_static_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG' is LOCed to site 'BUFG_PS_X0Y48'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results in UltraScale.
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
open_checkpoint: Time (s): cpu = 00:00:55 ; elapsed = 00:01:23 . Memory (MB): peak = 2221.816 ; gain = 1062.422 ; free physical = 80351 ; free virtual = 115479
# update_design -cell floorplan_static_i/pe_empty_X3Y2/inst -black_box
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2253.812 ; gain = 32.000 ; free physical = 80317 ; free virtual = 115446
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y5/inst ../../F003_syn_bnn/X2Y5/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y5/inst ../../F003_syn_bnn/X2Y5/page_netlist.dcp
open_checkpoint: Time (s): cpu = 00:00:55 ; elapsed = 00:01:23 . Memory (MB): peak = 2221.805 ; gain = 1062.422 ; free physical = 80315 ; free virtual = 115443
# update_design -cell floorplan_static_i/pe_empty_X2Y0/inst -black_box
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y3/page_netlist/pe_empty0101_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y3/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y3/page_netlist/pe_empty0101_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y3/inst'
open_checkpoint: Time (s): cpu = 00:00:56 ; elapsed = 00:01:24 . Memory (MB): peak = 2221.805 ; gain = 1062.422 ; free physical = 80283 ; free virtual = 115412
# update_design -cell floorplan_static_i/pe_empty_X2Y1/inst -black_box
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y6/page_netlist/pe_empty0011_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y6/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y6/page_netlist/pe_empty0011_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y6/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y6/page_netlist/pe_empty1011_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y6/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y6/page_netlist/pe_empty1011_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y6/inst'
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y4/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X0Y5/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y4/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y4/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y4/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y4/inst'
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.812 ; gain = 32.000 ; free physical = 80356 ; free virtual = 115491
# read_checkpoint -cell floorplan_static_i/pe_empty_X0Y5/inst ../../F003_syn_bnn/X0Y5/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X0Y5/inst ../../F003_syn_bnn/X0Y5/page_netlist.dcp
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y6/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.805 ; gain = 32.000 ; free physical = 80363 ; free virtual = 115498
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y4/inst ../../F003_syn_bnn/X3Y4/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y4/inst ../../F003_syn_bnn/X3Y4/page_netlist.dcp
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y3/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y3/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y3/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y3/inst'
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y3/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
update_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2253.809 ; gain = 32.000 ; free physical = 80325 ; free virtual = 115462
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y6/inst ../../F003_syn_bnn/X3Y6/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y6/inst ../../F003_syn_bnn/X3Y6/page_netlist.dcp
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y0/page_netlist/pe_empty1100_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y0/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y0/page_netlist/pe_empty1100_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y0/inst'
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
update_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.812 ; gain = 32.000 ; free physical = 80363 ; free virtual = 115501
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y3/inst ../../F003_syn_bnn/X2Y3/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y3/inst ../../F003_syn_bnn/X2Y3/page_netlist.dcp
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X1Y6/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y5/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y5/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y5/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y5/inst'
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y1/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y2/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y2/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y2/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y2/inst'
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X1Y5/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Netlist 29-17] Analyzing 510 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X1Y4/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y0/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y5/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y5/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y5/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y5/inst'
update_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2253.812 ; gain = 32.000 ; free physical = 80378 ; free virtual = 115521
# read_checkpoint -cell floorplan_static_i/pe_empty_X1Y6/inst ../../F003_syn_bnn/X1Y6/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X1Y6/inst ../../F003_syn_bnn/X1Y6/page_netlist.dcp
update_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.805 ; gain = 32.000 ; free physical = 80378 ; free virtual = 115521
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y0/inst ../../F003_syn_bnn/X2Y0/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y0/inst ../../F003_syn_bnn/X2Y0/page_netlist.dcp
update_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2253.812 ; gain = 32.000 ; free physical = 80391 ; free virtual = 115534
# read_checkpoint -cell floorplan_static_i/pe_empty_X1Y5/inst ../../F003_syn_bnn/X1Y5/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X1Y5/inst ../../F003_syn_bnn/X1Y5/page_netlist.dcp
update_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2254.812 ; gain = 33.000 ; free physical = 80370 ; free virtual = 115513
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y1/inst ../../F003_syn_bnn/X3Y1/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y1/inst ../../F003_syn_bnn/X3Y1/page_netlist.dcp
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X3Y2/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2253.812 ; gain = 32.000 ; free physical = 80323 ; free virtual = 115467
# read_checkpoint -cell floorplan_static_i/pe_empty_X1Y4/inst ../../F003_syn_bnn/X1Y4/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X1Y4/inst ../../F003_syn_bnn/X1Y4/page_netlist.dcp
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Designutils 20-2277] Running 'update_design -black_box' on cell floorplan_static_i/pe_empty_X2Y1/inst. The cell has HD.RECONFIGURABLE property set to true and it will be turned into a black-box cell after this command.
update_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2254.805 ; gain = 33.000 ; free physical = 80085 ; free virtual = 115231
# read_checkpoint -cell floorplan_static_i/pe_empty_X2Y1/inst ../../F003_syn_bnn/X2Y1/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X2Y1/inst ../../F003_syn_bnn/X2Y1/page_netlist.dcp
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y4/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y4/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y4/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y4/inst'
update_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2253.816 ; gain = 32.000 ; free physical = 80021 ; free virtual = 115166
# read_checkpoint -cell floorplan_static_i/pe_empty_X3Y2/inst ../../F003_syn_bnn/X3Y2/page_netlist.dcp
Command: read_checkpoint -cell floorplan_static_i/pe_empty_X3Y2/inst ../../F003_syn_bnn/X3Y2/page_netlist.dcp
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y5/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y5/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X0Y5/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X0Y5/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y3/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y3/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y3/page_netlist/pe_empty1111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y3/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y6/page_netlist/pe_empty1010_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y6/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y6/page_netlist/pe_empty1010_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y6/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y0/page_netlist/pe_empty0101_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y0/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y0/page_netlist/pe_empty0101_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y0/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y1/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y1/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y1/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y1/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y1/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y1/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X2Y1/page_netlist/pe_empty0111_late.xdc] for cell 'floorplan_static_i/pe_empty_X2Y1/inst'
Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y2/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y2/inst'
Finished Parsing XDC File [/tmp/direct_wires/workspace/F003_syn_bnn/X3Y2/page_netlist/pe_empty1110_late.xdc] for cell 'floorplan_static_i/pe_empty_X3Y2/inst'
read_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:01:01 . Memory (MB): peak = 2606.246 ; gain = 351.438 ; free physical = 75268 ; free virtual = 110412
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
read_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 2607.250 ; gain = 352.438 ; free physical = 74837 ; free virtual = 109981
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2624.258 ; gain = 16.008 ; free physical = 74741 ; free virtual = 109885

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 264e3e4f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2717.258 ; gain = 92.000 ; free physical = 74554 ; free virtual = 109699

Starting Logic Optimization Task
read_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 2607.254 ; gain = 352.438 ; free physical = 74457 ; free virtual = 109601
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
read_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 2606.246 ; gain = 352.438 ; free physical = 74283 ; free virtual = 109428
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 

Phase 1 Retarget
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
read_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:01:06 . Memory (MB): peak = 2606.250 ; gain = 352.438 ; free physical = 74255 ; free virtual = 109400
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2624.262 ; gain = 15.008 ; free physical = 74257 ; free virtual = 109402

Starting Cache Timing Information Task
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 1 Retarget | Checksum: 1f96bee02

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2728.262 ; gain = 11.004 ; free physical = 74212 ; free virtual = 109356
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f96bee02

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2728.262 ; gain = 11.004 ; free physical = 74181 ; free virtual = 109325
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19837d391

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2728.262 ; gain = 11.004 ; free physical = 74118 ; free virtual = 109262
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4 BUFG optimization | Checksum: 19837d391

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.262 ; gain = 11.004 ; free physical = 73971 ; free virtual = 109115
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
read_checkpoint: Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 2610.242 ; gain = 356.438 ; free physical = 73955 ; free virtual = 109099
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2626.266 ; gain = 17.008 ; free physical = 73933 ; free virtual = 109077

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 23050be5a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.262 ; gain = 93.000 ; free physical = 73933 ; free virtual = 109077

Starting Logic Optimization Task
Phase 5 Shift Register Optimization | Checksum: 1cead7082

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.262 ; gain = 11.004 ; free physical = 73924 ; free virtual = 109068
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 6 Post Processing Netlist | Checksum: 1cead7082

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.262 ; gain = 11.004 ; free physical = 73855 ; free virtual = 108999
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2728.262 ; gain = 0.000 ; free physical = 73831 ; free virtual = 108976
Ending Cache Timing Information Task | Checksum: 2bf7f7be2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.266 ; gain = 76.000 ; free physical = 73742 ; free virtual = 108887

Starting Logic Optimization Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2626.258 ; gain = 18.008 ; free physical = 73736 ; free virtual = 108880

Starting Cache Timing Information Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2627.262 ; gain = 19.008 ; free physical = 73694 ; free virtual = 108839

Starting Cache Timing Information Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-49] Retargeted 0 cell(s).
read_checkpoint: Time (s): cpu = 00:00:44 ; elapsed = 00:01:13 . Memory (MB): peak = 2606.242 ; gain = 351.438 ; free physical = 73557 ; free virtual = 108702
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Phase 1 Retarget | Checksum: 1f39d1149

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 73548 ; free virtual = 108693
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 2 Constant propagation | Checksum: 1f39d1149

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 73520 ; free virtual = 108664
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Cache Timing Information Task | Checksum: 24256d47c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.262 ; gain = 90.000 ; free physical = 73512 ; free virtual = 108656

Starting Logic Optimization Task
Phase 3 Sweep | Checksum: 18dc94024

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 73472 ; free virtual = 108616
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
Ending Cache Timing Information Task | Checksum: 3085d8479

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.258 ; gain = 91.000 ; free physical = 73467 ; free virtual = 108612

Starting Logic Optimization Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2628.254 ; gain = 16.008 ; free physical = 73449 ; free virtual = 108594

Starting Cache Timing Information Task

Phase 1 Retarget
Phase 4 BUFG optimization | Checksum: 18dc94024

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 73380 ; free virtual = 108524
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Logic Optimization Task | Checksum: 204e399e7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2728.262 ; gain = 11.004 ; free physical = 73320 ; free virtual = 108464

Starting Power Optimization Task
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 5 Shift Register Optimization | Checksum: 29d58bddf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 73303 ; free virtual = 108448
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Phase 1 Retarget | Checksum: 2e641383a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.270 ; gain = 11.004 ; free physical = 73283 ; free virtual = 108427
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
read_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:01:02 . Memory (MB): peak = 2605.242 ; gain = 351.438 ; free physical = 73277 ; free virtual = 108421
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
read_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:01:10 . Memory (MB): peak = 2606.250 ; gain = 351.438 ; free physical = 73271 ; free virtual = 108415
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Phase 6 Post Processing Netlist | Checksum: 29d58bddf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 73271 ; free virtual = 108415
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: opt_design

Starting Connectivity Check Task
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2728.266 ; gain = 0.000 ; free physical = 73262 ; free virtual = 108406
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Power Optimization Task | Checksum: 204e399e7

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2728.262 ; gain = 0.000 ; free physical = 73239 ; free virtual = 108384

Starting Final Cleanup Task
Phase 2 Constant propagation | Checksum: 2e641383a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.270 ; gain = 11.004 ; free physical = 73237 ; free virtual = 108381
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Final Cleanup Task | Checksum: 204e399e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2728.262 ; gain = 0.000 ; free physical = 73197 ; free virtual = 108342
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2728.262 ; gain = 122.016 ; free physical = 73197 ; free virtual = 108342
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X0Y3_opt.dcp

Phase 1 Retarget
INFO: [Timing 38-480] Writing timing data to binary archive.
Ending Cache Timing Information Task | Checksum: 355a7a6f2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2716.254 ; gain = 87.000 ; free physical = 73186 ; free virtual = 108331
Writing placer database...
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Starting Logic Optimization Task
Phase 3 Sweep | Checksum: 2e641383a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2714.270 ; gain = 11.004 ; free physical = 73177 ; free virtual = 108322
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-49] Retargeted 0 cell(s).
Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 1 Retarget | Checksum: 23692e6db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.266 ; gain = 11.004 ; free physical = 73134 ; free virtual = 108296
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2734.273 ; gain = 0.000 ; free physical = 73111 ; free virtual = 108279
Phase 2 Constant propagation | Checksum: 23692e6db

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2729.266 ; gain = 11.004 ; free physical = 73097 ; free virtual = 108270
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 4 BUFG optimization | Checksum: 2e641383a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2714.270 ; gain = 11.004 ; free physical = 73072 ; free virtual = 108253
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 3 Sweep | Checksum: 3258faf3f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2729.266 ; gain = 11.004 ; free physical = 73064 ; free virtual = 108248
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2626.254 ; gain = 18.008 ; free physical = 73051 ; free virtual = 108235

Starting Cache Timing Information Task
Phase 5 Shift Register Optimization | Checksum: 26e6d26c8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2714.270 ; gain = 11.004 ; free physical = 73050 ; free virtual = 108235
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist

Phase 1 Retarget
Phase 6 Post Processing Netlist | Checksum: 26e6d26c8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2714.270 ; gain = 11.004 ; free physical = 73039 ; free virtual = 108223
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Phase 4 BUFG optimization | Checksum: 3258faf3f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.266 ; gain = 11.004 ; free physical = 73038 ; free virtual = 108223
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2714.270 ; gain = 0.000 ; free physical = 73028 ; free virtual = 108213
Phase 5 Shift Register Optimization | Checksum: 20213f263

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.266 ; gain = 11.004 ; free physical = 73000 ; free virtual = 108185
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 6 Post Processing Netlist | Checksum: 20213f263

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.266 ; gain = 11.004 ; free physical = 72962 ; free virtual = 108147
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2729.266 ; gain = 0.000 ; free physical = 72960 ; free virtual = 108145
Ending Logic Optimization Task | Checksum: 1f23a28c2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 72957 ; free virtual = 108142

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Cache Timing Information Task | Checksum: 2720715c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2718.254 ; gain = 90.000 ; free physical = 72952 ; free virtual = 108137

Starting Logic Optimization Task
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Phase 1 Retarget | Checksum: 2bf3ee88d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.262 ; gain = 10.004 ; free physical = 72945 ; free virtual = 108130
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2623.254 ; gain = 16.008 ; free physical = 72946 ; free virtual = 108132

Starting Cache Timing Information Task
Ending Power Optimization Task | Checksum: 1f23a28c2

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2728.266 ; gain = 0.000 ; free physical = 72945 ; free virtual = 108131

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f23a28c2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2728.266 ; gain = 0.000 ; free physical = 72964 ; free virtual = 108150
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2728.266 ; gain = 121.016 ; free physical = 72964 ; free virtual = 108150
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X0Y6_opt.dcp
Phase 2 Constant propagation | Checksum: 2bf3ee88d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.262 ; gain = 10.004 ; free physical = 72950 ; free virtual = 108136
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...

Phase 1 Retarget
Writing XDEF routing.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing logical nets.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2625.262 ; gain = 17.008 ; free physical = 72932 ; free virtual = 108134

Starting Cache Timing Information Task
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2734.277 ; gain = 0.000 ; free physical = 72926 ; free virtual = 108132
Phase 3 Sweep | Checksum: 2127661e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2728.262 ; gain = 10.004 ; free physical = 72876 ; free virtual = 108088
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
read_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 2611.547 ; gain = 357.734 ; free physical = 72863 ; free virtual = 108077
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 4 BUFG optimization | Checksum: 2127661e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2728.262 ; gain = 10.004 ; free physical = 72783 ; free virtual = 108009
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 1 Retarget | Checksum: 34fc7641a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.258 ; gain = 9.004 ; free physical = 72781 ; free virtual = 108007
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Ending Cache Timing Information Task | Checksum: 21fe6c14a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2710.254 ; gain = 86.000 ; free physical = 72768 ; free virtual = 107994

Starting Logic Optimization Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2 Constant propagation | Checksum: 26fd5b236

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2725.258 ; gain = 9.004 ; free physical = 72737 ; free virtual = 107964
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 5 Shift Register Optimization | Checksum: 2cefb3607

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2728.262 ; gain = 10.004 ; free physical = 72737 ; free virtual = 107963
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2cefb3607

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2728.262 ; gain = 10.004 ; free physical = 72730 ; free virtual = 107957
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2728.262 ; gain = 0.000 ; free physical = 72732 ; free virtual = 107959

Phase 1 Retarget
Phase 3 Sweep | Checksum: 33624ddea

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2725.258 ; gain = 9.004 ; free physical = 72728 ; free virtual = 107955
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 246 cells

Phase 4 BUFG optimization
Ending Logic Optimization Task | Checksum: 217d1db6f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2714.270 ; gain = 11.004 ; free physical = 72726 ; free virtual = 107953

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Ending Power Optimization Task | Checksum: 217d1db6f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2714.270 ; gain = 0.000 ; free physical = 72721 ; free virtual = 107950

Starting Final Cleanup Task
Ending Cache Timing Information Task | Checksum: 166ed0469

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2717.262 ; gain = 91.000 ; free physical = 72714 ; free virtual = 107944
Phase 1 Retarget | Checksum: 29b489b0b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2728.258 ; gain = 10.004 ; free physical = 72711 ; free virtual = 107941
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation

Starting Logic Optimization Task
Ending Final Cleanup Task | Checksum: 217d1db6f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.270 ; gain = 0.000 ; free physical = 72712 ; free virtual = 107942
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2714.270 ; gain = 107.016 ; free physical = 72712 ; free virtual = 107942
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X1Y3_opt.dcp
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 BUFG optimization | Checksum: 33624ddea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2725.258 ; gain = 9.004 ; free physical = 72703 ; free virtual = 107933
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 2 Constant propagation | Checksum: 29b489b0b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2728.258 ; gain = 10.004 ; free physical = 72686 ; free virtual = 107918
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 5 Shift Register Optimization | Checksum: 294436043

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2725.258 ; gain = 9.004 ; free physical = 72690 ; free virtual = 107898
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X0Y3/X0Y3_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2734.273 ; gain = 6.012 ; free physical = 72690 ; free virtual = 107898
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'

Phase 6 Post Processing Netlist
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Phase 3 Sweep | Checksum: 249c2eb1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2728.258 ; gain = 10.004 ; free physical = 72680 ; free virtual = 107893
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells
INFO: [DRC 23-27] Running DRC with 2 threads

Phase 4 BUFG optimization
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2720.281 ; gain = 0.000 ; free physical = 72680 ; free virtual = 107894
Phase 6 Post Processing Netlist | Checksum: 294436043

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2725.258 ; gain = 9.004 ; free physical = 72661 ; free virtual = 107881
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2725.258 ; gain = 0.000 ; free physical = 72659 ; free virtual = 107882
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 4 BUFG optimization | Checksum: 249c2eb1a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.258 ; gain = 10.004 ; free physical = 72646 ; free virtual = 107876
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Ending Logic Optimization Task | Checksum: 2e2b1b449

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2729.266 ; gain = 11.004 ; free physical = 72650 ; free virtual = 107880

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Phase 5 Shift Register Optimization | Checksum: 220b89a07

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.258 ; gain = 10.004 ; free physical = 72654 ; free virtual = 107884
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist

Phase 1 Retarget
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2631.559 ; gain = 18.008 ; free physical = 72650 ; free virtual = 107880

Starting Cache Timing Information Task
Phase 6 Post Processing Netlist | Checksum: 220b89a07

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.258 ; gain = 10.004 ; free physical = 72650 ; free virtual = 107880
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2728.258 ; gain = 0.000 ; free physical = 72643 ; free virtual = 107873
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Power Optimization Task | Checksum: 2e2b1b449

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2729.266 ; gain = 0.000 ; free physical = 72611 ; free virtual = 107842

Starting Final Cleanup Task
INFO: [Opt 31-49] Retargeted 0 cell(s).
Ending Final Cleanup Task | Checksum: 2e2b1b449

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.266 ; gain = 0.000 ; free physical = 72528 ; free virtual = 107759
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2729.266 ; gain = 123.016 ; free physical = 72530 ; free virtual = 107761
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X0Y4_opt.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 1 Retarget | Checksum: 1b73c8fa9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2721.258 ; gain = 11.004 ; free physical = 72512 ; free virtual = 107743
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Writing XDEF routing.
Ending Logic Optimization Task | Checksum: 2100ff43b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2728.262 ; gain = 10.004 ; free physical = 72568 ; free virtual = 107810

Starting Power Optimization Task
Writing XDEF routing logical nets.
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.

Phase 1 Retarget
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2735.277 ; gain = 0.000 ; free physical = 72536 ; free virtual = 107792
Phase 2 Constant propagation | Checksum: 1b73c8fa9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2721.258 ; gain = 11.004 ; free physical = 72529 ; free virtual = 107786
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Power Optimization Task | Checksum: 2100ff43b

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2792.262 ; gain = 64.000 ; free physical = 72523 ; free virtual = 107784

Starting Final Cleanup Task
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Final Cleanup Task | Checksum: 2100ff43b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2792.262 ; gain = 0.000 ; free physical = 72451 ; free virtual = 107719
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2792.262 ; gain = 186.016 ; free physical = 72450 ; free virtual = 107719
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y0_opt.dcp
Ending Cache Timing Information Task | Checksum: 225d0ca91

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2729.559 ; gain = 98.000 ; free physical = 72399 ; free virtual = 107673
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Opt 31-49] Retargeted 0 cell(s).

Starting Logic Optimization Task
Phase 3 Sweep | Checksum: 1f891c616

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.258 ; gain = 11.004 ; free physical = 72364 ; free virtual = 107642
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
Writing XDEF routing.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X0Y6/X0Y6_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2734.277 ; gain = 6.012 ; free physical = 72355 ; free virtual = 107601
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Writing XDEF routing logical nets.
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2798.273 ; gain = 0.000 ; free physical = 72311 ; free virtual = 107566
Phase 1 Retarget | Checksum: 1ef8e486b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.266 ; gain = 11.004 ; free physical = 72283 ; free virtual = 107540
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 BUFG optimization | Checksum: 1f891c616

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.258 ; gain = 11.004 ; free physical = 72196 ; free virtual = 107460
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Ending Logic Optimization Task | Checksum: 1e86432a5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2725.258 ; gain = 9.004 ; free physical = 72143 ; free virtual = 107413

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 2 Constant propagation | Checksum: 1ef8e486b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.266 ; gain = 11.004 ; free physical = 72102 ; free virtual = 107375
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 5 Shift Register Optimization | Checksum: 268e76eab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2721.258 ; gain = 11.004 ; free physical = 72053 ; free virtual = 107328
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 1e86432a5

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2789.258 ; gain = 64.000 ; free physical = 72382 ; free virtual = 107659

Starting Final Cleanup Task
Phase 6 Post Processing Netlist | Checksum: 268e76eab

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2721.258 ; gain = 11.004 ; free physical = 72481 ; free virtual = 107757
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2721.258 ; gain = 0.000 ; free physical = 72481 ; free virtual = 107758
Ending Final Cleanup Task | Checksum: 1e86432a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.258 ; gain = 0.000 ; free physical = 72481 ; free virtual = 107758
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2789.258 ; gain = 179.016 ; free physical = 72481 ; free virtual = 107758
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y3_opt.dcp
Phase 3 Sweep | Checksum: 21fcd62e9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.266 ; gain = 11.004 ; free physical = 72476 ; free virtual = 107752
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells
read_checkpoint: Time (s): cpu = 00:00:43 ; elapsed = 00:01:10 . Memory (MB): peak = 2607.250 ; gain = 353.438 ; free physical = 72479 ; free virtual = 107756
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 

Phase 4 BUFG optimization
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 4 BUFG optimization | Checksum: 21fcd62e9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2728.266 ; gain = 11.004 ; free physical = 72406 ; free virtual = 107705
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2795.270 ; gain = 0.000 ; free physical = 72400 ; free virtual = 107701
Phase 5 Shift Register Optimization | Checksum: 270cbbe8b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2728.266 ; gain = 11.004 ; free physical = 72375 ; free virtual = 107685
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 270cbbe8b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2728.266 ; gain = 11.004 ; free physical = 72350 ; free virtual = 107671
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2728.266 ; gain = 0.000 ; free physical = 72351 ; free virtual = 107673

Phase 1 Retarget
read_checkpoint: Time (s): cpu = 00:00:48 ; elapsed = 00:01:18 . Memory (MB): peak = 2606.250 ; gain = 352.438 ; free physical = 72430 ; free virtual = 107755
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X1Y3/X1Y3_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2720.281 ; gain = 6.012 ; free physical = 72465 ; free virtual = 107749
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Ending Logic Optimization Task | Checksum: 1ecdd4485

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2728.258 ; gain = 10.004 ; free physical = 72463 ; free virtual = 107748

Starting Power Optimization Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-49] Retargeted 0 cell(s).
read_checkpoint: Time (s): cpu = 00:00:55 ; elapsed = 00:01:30 . Memory (MB): peak = 2605.246 ; gain = 351.438 ; free physical = 72181 ; free virtual = 107467
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
read_checkpoint: Time (s): cpu = 00:00:51 ; elapsed = 00:01:25 . Memory (MB): peak = 2606.250 ; gain = 352.438 ; free physical = 72181 ; free virtual = 107466
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
Ending Power Optimization Task | Checksum: 1ecdd4485

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2728.258 ; gain = 0.000 ; free physical = 72145 ; free virtual = 107431

Starting Final Cleanup Task
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 1 Retarget | Checksum: 2ed758f5d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2739.562 ; gain = 10.004 ; free physical = 72073 ; free virtual = 107360
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Ending Final Cleanup Task | Checksum: 1ecdd4485

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2728.258 ; gain = 0.000 ; free physical = 71983 ; free virtual = 107269
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2728.258 ; gain = 122.016 ; free physical = 71982 ; free virtual = 107268
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y6_opt.dcp
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 2 Constant propagation | Checksum: 2ed758f5d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2739.562 ; gain = 10.004 ; free physical = 71845 ; free virtual = 107131
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
read_checkpoint: Time (s): cpu = 00:00:49 ; elapsed = 00:01:19 . Memory (MB): peak = 2606.246 ; gain = 352.438 ; free physical = 71779 ; free virtual = 107071
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Writing XDEF routing.
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Writing XDEF routing logical nets.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2624.262 ; gain = 15.008 ; free physical = 71664 ; free virtual = 106973

Starting Cache Timing Information Task
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2734.270 ; gain = 0.000 ; free physical = 71751 ; free virtual = 107067
Ending Logic Optimization Task | Checksum: 26bcc13ec

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2721.258 ; gain = 11.004 ; free physical = 71767 ; free virtual = 107085

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Phase 3 Sweep | Checksum: 24f3168e2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2739.562 ; gain = 10.004 ; free physical = 71802 ; free virtual = 107129
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 26bcc13ec

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2721.258 ; gain = 0.000 ; free physical = 72093 ; free virtual = 107430

Starting Final Cleanup Task
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X0Y4/X0Y4_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2735.277 ; gain = 6.012 ; free physical = 72201 ; free virtual = 107497
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y0/X3Y0_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2798.273 ; gain = 6.012 ; free physical = 72315 ; free virtual = 107570
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Ending Final Cleanup Task | Checksum: 26bcc13ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.258 ; gain = 0.000 ; free physical = 72277 ; free virtual = 107532
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2721.258 ; gain = 116.016 ; free physical = 72277 ; free virtual = 107532
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y4_opt.dcp
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 4 BUFG optimization | Checksum: 24f3168e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2739.562 ; gain = 10.004 ; free physical = 72235 ; free virtual = 107490
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Ending Cache Timing Information Task | Checksum: 2a6b46dba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.262 ; gain = 78.000 ; free physical = 72212 ; free virtual = 107467
INFO: [Timing 38-480] Writing timing data to binary archive.

Starting Logic Optimization Task
Writing placer database...
Ending Logic Optimization Task | Checksum: 1f189a22f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2728.266 ; gain = 11.004 ; free physical = 72178 ; free virtual = 107436

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Writing XDEF routing.
INFO: [DRC 23-27] Running DRC with 2 threads
Writing XDEF routing logical nets.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2727.270 ; gain = 0.000 ; free physical = 72045 ; free virtual = 107324
Ending Power Optimization Task | Checksum: 1f189a22f

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2728.266 ; gain = 0.000 ; free physical = 72008 ; free virtual = 107291

Starting Final Cleanup Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2624.262 ; gain = 16.008 ; free physical = 71994 ; free virtual = 107278

Starting Cache Timing Information Task
Phase 5 Shift Register Optimization | Checksum: 179830965

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2739.562 ; gain = 10.004 ; free physical = 71928 ; free virtual = 107218
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Ending Final Cleanup Task | Checksum: 1f189a22f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2728.266 ; gain = 0.000 ; free physical = 71908 ; free virtual = 107200
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2728.266 ; gain = 122.016 ; free physical = 71907 ; free virtual = 107200
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y5_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2625.258 ; gain = 18.008 ; free physical = 71789 ; free virtual = 107093

Starting Cache Timing Information Task
Writing XDEF routing logical nets.
Phase 6 Post Processing Netlist | Checksum: 179830965

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2739.562 ; gain = 10.004 ; free physical = 71695 ; free virtual = 107007
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2734.277 ; gain = 0.000 ; free physical = 71771 ; free virtual = 107088

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2739.562 ; gain = 0.000 ; free physical = 71803 ; free virtual = 107123
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2624.262 ; gain = 16.008 ; free physical = 71805 ; free virtual = 107125

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2624.258 ; gain = 16.008 ; free physical = 71703 ; free virtual = 107044

Starting Cache Timing Information Task
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y3/X3Y3_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2795.270 ; gain = 6.012 ; free physical = 71651 ; free virtual = 106950
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2bdfb8b4c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.262 ; gain = 92.000 ; free physical = 71404 ; free virtual = 106703

Starting Logic Optimization Task
read_checkpoint: Time (s): cpu = 00:00:48 ; elapsed = 00:01:17 . Memory (MB): peak = 2605.242 ; gain = 350.438 ; free physical = 71305 ; free virtual = 106604
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 

Phase 1 Retarget
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Ending Cache Timing Information Task | Checksum: 169dca566

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2710.258 ; gain = 84.000 ; free physical = 71254 ; free virtual = 106554
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
INFO: [DRC 23-27] Running DRC with 2 threads
Running DRC as a precondition to command opt_design

Starting DRC Task

Starting Logic Optimization Task
INFO: [DRC 23-27] Running DRC with 2 threads
read_checkpoint: Time (s): cpu = 00:00:50 ; elapsed = 00:01:20 . Memory (MB): peak = 2607.250 ; gain = 352.438 ; free physical = 71194 ; free virtual = 106494
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 354346d75

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.262 ; gain = 86.000 ; free physical = 71171 ; free virtual = 106471

Starting Logic Optimization Task
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 220e0dcb4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 71086 ; free virtual = 106388
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Cache Timing Information Task | Checksum: 19e2a317c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.258 ; gain = 93.000 ; free physical = 71555 ; free virtual = 106858

Starting Logic Optimization Task
Phase 2 Constant propagation | Checksum: 220e0dcb4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 71626 ; free virtual = 106930
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
read_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:01:23 . Memory (MB): peak = 2607.008 ; gain = 353.195 ; free physical = 71537 ; free virtual = 106843
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X2Y6/X2Y6_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2734.270 ; gain = 6.012 ; free physical = 71595 ; free virtual = 106861
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 3 Sweep | Checksum: 220e0dcb4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 71644 ; free virtual = 106909
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization

Phase 1 Retarget
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3116.664 ; gain = 0.000 ; free physical = 71827 ; free virtual = 107096
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1467dbffc

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3116.664 ; gain = 0.000 ; free physical = 71824 ; free virtual = 107093
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).

Phase 1 Retarget
Phase 4 BUFG optimization | Checksum: 220e0dcb4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 71689 ; free virtual = 106961
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y4/X3Y4_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2727.270 ; gain = 6.012 ; free physical = 71735 ; free virtual = 106966
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 1 Retarget | Checksum: 29320b088

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 71710 ; free virtual = 106941
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2623.254 ; gain = 16.008 ; free physical = 71615 ; free virtual = 106846

Starting Cache Timing Information Task
Phase 5 Shift Register Optimization | Checksum: 29bf0b166

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 71576 ; free virtual = 106806
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 2 Constant propagation | Checksum: 29320b088

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 71538 ; free virtual = 106768
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Logic Optimization Task | Checksum: 1d20883e3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2739.562 ; gain = 10.004 ; free physical = 71470 ; free virtual = 106701

Starting Power Optimization Task
Phase 1 Retarget | Checksum: 1b309aa02

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2721.262 ; gain = 11.004 ; free physical = 71457 ; free virtual = 106688
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
read_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:01:25 . Memory (MB): peak = 2605.242 ; gain = 351.438 ; free physical = 71358 ; free virtual = 106588
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Phase 6 Post Processing Netlist | Checksum: 29bf0b166

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 71344 ; free virtual = 106576
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task
Phase 2 Constant propagation | Checksum: 1b309aa02

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2721.262 ; gain = 11.004 ; free physical = 71353 ; free virtual = 106585
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2625.262 ; gain = 16.008 ; free physical = 71354 ; free virtual = 106586

Starting Cache Timing Information Task

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2714.266 ; gain = 0.000 ; free physical = 71444 ; free virtual = 106677
Ending Power Optimization Task | Checksum: 1d20883e3

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2739.562 ; gain = 0.000 ; free physical = 71463 ; free virtual = 106697

Starting Final Cleanup Task

Phase 1 Retarget
Phase 3 Sweep | Checksum: 22322ebbb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 71485 ; free virtual = 106719
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells
Phase 1 Retarget | Checksum: 307be648c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2722.266 ; gain = 11.004 ; free physical = 71489 ; free virtual = 106723
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation

Phase 4 BUFG optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Final Cleanup Task | Checksum: 1d20883e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2739.562 ; gain = 0.000 ; free physical = 71405 ; free virtual = 106639
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2739.562 ; gain = 128.016 ; free physical = 71405 ; free virtual = 106639
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y3_opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 307be648c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2722.266 ; gain = 11.004 ; free physical = 71247 ; free virtual = 106486
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d93b01da

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.262 ; gain = 11.004 ; free physical = 71228 ; free virtual = 106470
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
Writing XDEF routing.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y5/X3Y5_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2734.277 ; gain = 6.012 ; free physical = 71249 ; free virtual = 106451
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Writing XDEF routing logical nets.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2745.574 ; gain = 0.000 ; free physical = 71113 ; free virtual = 106330
Ending Cache Timing Information Task | Checksum: 29c0601e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.254 ; gain = 87.000 ; free physical = 71182 ; free virtual = 106404
Phase 4 BUFG optimization | Checksum: 22322ebbb

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 71183 ; free virtual = 106405
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Phase 1 Retarget | Checksum: 21f888ff5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2729.262 ; gain = 11.004 ; free physical = 71299 ; free virtual = 106522
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Sweep | Checksum: 2e189f80f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2722.266 ; gain = 11.004 ; free physical = 71477 ; free virtual = 106704
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2624.020 ; gain = 15.008 ; free physical = 71536 ; free virtual = 106766

Starting Cache Timing Information Task
Phase 4 BUFG optimization | Checksum: 1d93b01da

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2721.262 ; gain = 11.004 ; free physical = 71587 ; free virtual = 106820
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 2 Constant propagation | Checksum: 21f888ff5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2729.262 ; gain = 11.004 ; free physical = 71575 ; free virtual = 106813
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 5 Shift Register Optimization | Checksum: 2b767a8d8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 71570 ; free virtual = 106808
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2a9d8712d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2718.262 ; gain = 92.000 ; free physical = 71380 ; free virtual = 106618

Starting Logic Optimization Task
Phase 5 Shift Register Optimization | Checksum: 188d1023b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2721.262 ; gain = 11.004 ; free physical = 71338 ; free virtual = 106577
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2b767a8d8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 71263 ; free virtual = 106501
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task
Phase 3 Sweep | Checksum: 2132f2a44

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2729.262 ; gain = 11.004 ; free physical = 71186 ; free virtual = 106425
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2728.266 ; gain = 0.000 ; free physical = 71185 ; free virtual = 106423
Phase 4 BUFG optimization | Checksum: 2e189f80f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.266 ; gain = 11.004 ; free physical = 71182 ; free virtual = 106421
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization

Phase 4 BUFG optimization
Phase 6 Post Processing Netlist | Checksum: 188d1023b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2721.262 ; gain = 11.004 ; free physical = 71002 ; free virtual = 106241
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task
read_checkpoint: Time (s): cpu = 00:00:52 ; elapsed = 00:01:25 . Memory (MB): peak = 2606.254 ; gain = 352.438 ; free physical = 70953 ; free virtual = 106192
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2721.262 ; gain = 0.000 ; free physical = 70921 ; free virtual = 106160
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
Ending Cache Timing Information Task | Checksum: 248df62a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.020 ; gain = 78.000 ; free physical = 70893 ; free virtual = 106132
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration

Starting Logic Optimization Task
Running DRC as a precondition to command opt_design

Starting DRC Task
Phase 5 Shift Register Optimization | Checksum: 27f81bd1a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.266 ; gain = 11.004 ; free physical = 70845 ; free virtual = 106083
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 6 Post Processing Netlist | Checksum: 27f81bd1a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2722.266 ; gain = 11.004 ; free physical = 71047 ; free virtual = 106286
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Phase 4 BUFG optimization | Checksum: 2132f2a44

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2729.262 ; gain = 11.004 ; free physical = 71039 ; free virtual = 106278
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization

Starting Connectivity Check Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3116.664 ; gain = 0.000 ; free physical = 71012 ; free virtual = 106250

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2722.266 ; gain = 0.000 ; free physical = 70999 ; free virtual = 106238
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3114.973 ; gain = 0.000 ; free physical = 71001 ; free virtual = 106239
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1b3dcb40a

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3114.973 ; gain = 0.000 ; free physical = 71004 ; free virtual = 106242
Phase 5 Shift Register Optimization | Checksum: 1f831eddd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2729.262 ; gain = 11.004 ; free physical = 71098 ; free virtual = 106337
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2625.254 ; gain = 18.008 ; free physical = 71200 ; free virtual = 106439

Starting Cache Timing Information Task

Phase 1 Retarget
Phase 6 Post Processing Netlist | Checksum: 1f831eddd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2729.262 ; gain = 11.004 ; free physical = 71460 ; free virtual = 106699
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Phase 1 Retarget

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2729.262 ; gain = 0.000 ; free physical = 71412 ; free virtual = 106651
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Ending Logic Optimization Task | Checksum: 226d07143

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 71295 ; free virtual = 106534

Starting Power Optimization Task
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Opt 31-49] Retargeted 0 cell(s).
read_checkpoint: Time (s): cpu = 00:00:56 ; elapsed = 00:01:31 . Memory (MB): peak = 2607.250 ; gain = 353.438 ; free physical = 71170 ; free virtual = 106409
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "read_checkpoint: $total_seconds seconds"
# set start_time [clock seconds]
# opt_design 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
Phase 1 Retarget | Checksum: 25ae8e7da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 71167 ; free virtual = 106406
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3114.672 ; gain = 0.000 ; free physical = 71145 ; free virtual = 106384
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Attempting to get a license: PartialReconfiguration
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1404ab832

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3114.672 ; gain = 0.000 ; free physical = 71140 ; free virtual = 106379
INFO: [Common 17-1540] The version limit for your license is '2020.08' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: PartialReconfiguration
Phase 1 Retarget | Checksum: 297d68ef2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2721.258 ; gain = 10.004 ; free physical = 71128 ; free virtual = 106368
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
Running DRC as a precondition to command opt_design

Starting DRC Task
Ending Power Optimization Task | Checksum: 226d07143

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2714.266 ; gain = 0.000 ; free physical = 71112 ; free virtual = 106351

Starting Final Cleanup Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 25ae8e7da

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 71103 ; free virtual = 106343
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
Ending Cache Timing Information Task | Checksum: 28222c562

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.254 ; gain = 85.000 ; free physical = 71171 ; free virtual = 106411
Phase 2 Constant propagation | Checksum: 297d68ef2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.258 ; gain = 10.004 ; free physical = 71178 ; free virtual = 106418
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Final Cleanup Task | Checksum: 226d07143

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.266 ; gain = 0.000 ; free physical = 71178 ; free virtual = 106418
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2714.266 ; gain = 107.016 ; free physical = 71179 ; free virtual = 106419
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X1Y5_opt.dcp

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Sweep | Checksum: 28b7f23cb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 71163 ; free virtual = 106408
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
Writing XDEF routing.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Sweep | Checksum: 1b6013450

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2721.258 ; gain = 10.004 ; free physical = 71121 ; free virtual = 106372
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
Writing XDEF routing logical nets.
INFO: [Opt 31-49] Retargeted 0 cell(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Writing XDEF routing special nets.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2626.266 ; gain = 18.008 ; free physical = 70996 ; free virtual = 106260

Starting Cache Timing Information Task
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2720.277 ; gain = 0.000 ; free physical = 70993 ; free virtual = 106257
Phase 1 Retarget | Checksum: 2dc8d59d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2714.023 ; gain = 11.004 ; free physical = 70910 ; free virtual = 106179
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 BUFG optimization | Checksum: 1b6013450

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2721.258 ; gain = 10.004 ; free physical = 70719 ; free virtual = 105998
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 4 BUFG optimization | Checksum: 28b7f23cb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 70800 ; free virtual = 106079
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 2 Constant propagation | Checksum: 2dc8d59d8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2714.023 ; gain = 11.004 ; free physical = 70807 ; free virtual = 106086
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 16d84c5e2

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2721.262 ; gain = 11.004 ; free physical = 71009 ; free virtual = 106288

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Ending Logic Optimization Task | Checksum: 301504960

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 71176 ; free virtual = 106455

Starting Power Optimization Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3115.969 ; gain = 0.000 ; free physical = 71206 ; free virtual = 106485
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 17f172ba2

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3115.969 ; gain = 0.000 ; free physical = 71216 ; free virtual = 106495
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Phase 5 Shift Register Optimization | Checksum: 27f3cfc96

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2721.258 ; gain = 10.004 ; free physical = 71244 ; free virtual = 106525
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 21 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Phase 5 Shift Register Optimization | Checksum: 37e8af03a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 71344 ; free virtual = 106627
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.

Phase 6 Post Processing Netlist
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Phase 3 Sweep | Checksum: 2dc8d59d8

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2714.023 ; gain = 11.004 ; free physical = 71350 ; free virtual = 106632
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 6 Post Processing Netlist | Checksum: 27f3cfc96

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2721.258 ; gain = 10.004 ; free physical = 71325 ; free virtual = 106610
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Ending Logic Optimization Task | Checksum: 2d0bd01ce

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2722.266 ; gain = 11.004 ; free physical = 71320 ; free virtual = 106605

Starting Power Optimization Task

Starting Connectivity Check Task
Ending Power Optimization Task | Checksum: 16d84c5e2

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2785.262 ; gain = 64.000 ; free physical = 71314 ; free virtual = 106600

Starting Final Cleanup Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2721.258 ; gain = 0.000 ; free physical = 71302 ; free virtual = 106587
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X2Y3/X2Y3_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2745.574 ; gain = 6.012 ; free physical = 71347 ; free virtual = 106587
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Ending Power Optimization Task | Checksum: 301504960

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2728.266 ; gain = 0.000 ; free physical = 71332 ; free virtual = 106572

Starting Final Cleanup Task
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Cache Timing Information Task | Checksum: 2a7fc74c0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2711.266 ; gain = 84.000 ; free physical = 71326 ; free virtual = 106566

Starting Logic Optimization Task
Phase 6 Post Processing Netlist | Checksum: 37e8af03a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 71291 ; free virtual = 106531
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.

Starting Connectivity Check Task
Ending Final Cleanup Task | Checksum: 16d84c5e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2785.262 ; gain = 0.000 ; free physical = 71290 ; free virtual = 106530
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2785.262 ; gain = 180.016 ; free physical = 71290 ; free virtual = 106529
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y2_opt.dcp

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2728.266 ; gain = 0.000 ; free physical = 71268 ; free virtual = 106507
Ending Final Cleanup Task | Checksum: 301504960

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2728.266 ; gain = 0.000 ; free physical = 71253 ; free virtual = 106493
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2728.266 ; gain = 122.016 ; free physical = 71254 ; free virtual = 106494
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X0Y5_opt.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Ending Power Optimization Task | Checksum: 2d0bd01ce

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2722.266 ; gain = 0.000 ; free physical = 71282 ; free virtual = 106521

Starting Final Cleanup Task
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 4 BUFG optimization | Checksum: 2dc8d59d8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2714.023 ; gain = 11.004 ; free physical = 71254 ; free virtual = 106496
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.

Phase 1 Retarget
Ending Final Cleanup Task | Checksum: 2d0bd01ce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.266 ; gain = 0.000 ; free physical = 71239 ; free virtual = 106490
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2722.266 ; gain = 116.016 ; free physical = 71238 ; free virtual = 106489
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y5_opt.dcp
Writing XDEF routing logical nets.
Ending Logic Optimization Task | Checksum: 27bc4d12c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2729.262 ; gain = 11.004 ; free physical = 71220 ; free virtual = 106476

Starting Power Optimization Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2624.262 ; gain = 15.008 ; free physical = 71209 ; free virtual = 106469

Starting Cache Timing Information Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3114.973 ; gain = 0.000 ; free physical = 71193 ; free virtual = 106458
Writing XDEF routing.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2791.273 ; gain = 0.000 ; free physical = 71154 ; free virtual = 106430
Writing XDEF routing logical nets.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Writing XDEF routing special nets.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2734.277 ; gain = 0.000 ; free physical = 70996 ; free virtual = 106290
Phase 5 Shift Register Optimization | Checksum: 2af1f837f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2714.023 ; gain = 11.004 ; free physical = 70980 ; free virtual = 106277
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1 Placer Initialization Netlist Sorting
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3094.277 ; gain = 0.000 ; free physical = 71014 ; free virtual = 106326
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18be68a98

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3094.277 ; gain = 0.000 ; free physical = 71017 ; free virtual = 106329
Writing XDEF routing logical nets.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Ending Power Optimization Task | Checksum: 27bc4d12c

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2729.262 ; gain = 0.000 ; free physical = 71100 ; free virtual = 106433

Starting Final Cleanup Task
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2728.277 ; gain = 0.000 ; free physical = 71134 ; free virtual = 106473
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3114.672 ; gain = 0.000 ; free physical = 71191 ; free virtual = 106539
Phase 6 Post Processing Netlist | Checksum: 2af1f837f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2714.023 ; gain = 11.004 ; free physical = 71222 ; free virtual = 106572
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Phase 1 Retarget | Checksum: 230560724

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2722.258 ; gain = 11.004 ; free physical = 71241 ; free virtual = 106591
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation

Starting Connectivity Check Task
Ending Final Cleanup Task | Checksum: 27bc4d12c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2729.262 ; gain = 0.000 ; free physical = 71281 ; free virtual = 106634
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2729.262 ; gain = 123.016 ; free physical = 71285 ; free virtual = 106639
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y6_opt.dcp

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2714.023 ; gain = 0.000 ; free physical = 71285 ; free virtual = 106639
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3119.965 ; gain = 0.000 ; free physical = 71283 ; free virtual = 106642
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f3076e5a

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3119.965 ; gain = 0.000 ; free physical = 71282 ; free virtual = 106640
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Ending Cache Timing Information Task | Checksum: 2cbbea48b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2703.262 ; gain = 78.000 ; free physical = 71278 ; free virtual = 106639
Phase 2 Constant propagation | Checksum: 230560724

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2722.258 ; gain = 11.004 ; free physical = 71270 ; free virtual = 106631
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep

Starting Logic Optimization Task
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2735.273 ; gain = 0.000 ; free physical = 71289 ; free virtual = 106672

Phase 1 Retarget
Phase 3 Sweep | Checksum: 269797a13

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2722.258 ; gain = 11.004 ; free physical = 71269 ; free virtual = 106660
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 4 BUFG optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 319f76170

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2721.270 ; gain = 10.004 ; free physical = 71183 ; free virtual = 106586
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 319f76170

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2721.270 ; gain = 10.004 ; free physical = 71134 ; free virtual = 106536
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 4 BUFG optimization | Checksum: 269797a13

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2722.258 ; gain = 11.004 ; free physical = 71127 ; free virtual = 106530
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 5 Shift Register Optimization | Checksum: 271faa9c1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.258 ; gain = 11.004 ; free physical = 71070 ; free virtual = 106476
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
Phase 3 Sweep | Checksum: 26766b2e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2721.270 ; gain = 10.004 ; free physical = 71070 ; free virtual = 106476
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 82 cells

Phase 6 Post Processing Netlist

Phase 4 BUFG optimization
Phase 6 Post Processing Netlist | Checksum: 271faa9c1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2722.258 ; gain = 11.004 ; free physical = 71003 ; free virtual = 106410
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2722.258 ; gain = 0.000 ; free physical = 70981 ; free virtual = 106389
Phase 4 BUFG optimization | Checksum: 26766b2e8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2721.270 ; gain = 10.004 ; free physical = 70935 ; free virtual = 106344
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X1Y5/X1Y5_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2720.277 ; gain = 6.012 ; free physical = 70970 ; free virtual = 106340
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3115.969 ; gain = 0.000 ; free physical = 70950 ; free virtual = 106320

Phase 1 Retarget
Ending Logic Optimization Task | Checksum: 2367711dc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2721.258 ; gain = 10.004 ; free physical = 70977 ; free virtual = 106347

Starting Power Optimization Task
Phase 5 Shift Register Optimization | Checksum: 2e289068c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.270 ; gain = 10.004 ; free physical = 70972 ; free virtual = 106342
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 6 Post Processing Netlist | Checksum: 2e289068c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2721.270 ; gain = 10.004 ; free physical = 70901 ; free virtual = 106271
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-49] Retargeted 0 cell(s).

Starting Connectivity Check Task
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 21 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2721.270 ; gain = 0.000 ; free physical = 70890 ; free virtual = 106261
Phase 1 Retarget | Checksum: 23b91c76b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 70977 ; free virtual = 106348
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 23b91c76b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 71045 ; free virtual = 106415
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Ending Power Optimization Task | Checksum: 2367711dc

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2721.258 ; gain = 0.000 ; free physical = 71048 ; free virtual = 106419

Starting Final Cleanup Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3119.965 ; gain = 0.000 ; free physical = 71072 ; free virtual = 106442
Ending Logic Optimization Task | Checksum: 2daaa00c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2728.266 ; gain = 10.004 ; free physical = 71098 ; free virtual = 106469

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Phase 3 Sweep | Checksum: 23b91c76b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 71158 ; free virtual = 106529
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Ending Final Cleanup Task | Checksum: 2367711dc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.258 ; gain = 0.000 ; free physical = 71166 ; free virtual = 106537
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2721.258 ; gain = 116.016 ; free physical = 71167 ; free virtual = 106538
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y1_opt.dcp
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3115.660 ; gain = 0.000 ; free physical = 71294 ; free virtual = 106666
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11417c142

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3115.660 ; gain = 0.000 ; free physical = 71294 ; free virtual = 106666
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Ending Power Optimization Task | Checksum: 2daaa00c4

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2728.266 ; gain = 0.000 ; free physical = 71278 ; free virtual = 106662

Starting Final Cleanup Task
Writing XDEF routing logical nets.
Phase 4 BUFG optimization | Checksum: 23b91c76b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 71265 ; free virtual = 106655
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3113.660 ; gain = 0.000 ; free physical = 71263 ; free virtual = 106656
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13c74479b

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3113.660 ; gain = 0.000 ; free physical = 71262 ; free virtual = 106656
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2727.270 ; gain = 0.000 ; free physical = 71257 ; free virtual = 106656
Ending Final Cleanup Task | Checksum: 2daaa00c4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2728.266 ; gain = 0.000 ; free physical = 71240 ; free virtual = 106644
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 2728.266 ; gain = 121.016 ; free physical = 71239 ; free virtual = 106644
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y1_opt.dcp
Ending Logic Optimization Task | Checksum: 2d9693fff

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2714.023 ; gain = 11.004 ; free physical = 71224 ; free virtual = 106636

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3094.277 ; gain = 0.000 ; free physical = 71221 ; free virtual = 106635
Phase 5 Shift Register Optimization | Checksum: 287f1a54e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 71222 ; free virtual = 106638
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...

Phase 6 Post Processing Netlist
Ending Power Optimization Task | Checksum: 2d9693fff

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2714.023 ; gain = 0.000 ; free physical = 71168 ; free virtual = 106595

Starting Final Cleanup Task
Writing XDEF routing.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X2Y5/X2Y5_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2728.277 ; gain = 6.012 ; free physical = 71198 ; free virtual = 106592
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Writing XDEF routing logical nets.
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X2Y2/X2Y2_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2791.273 ; gain = 6.012 ; free physical = 71230 ; free virtual = 106586
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Ending Final Cleanup Task | Checksum: 2d9693fff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.023 ; gain = 0.000 ; free physical = 71225 ; free virtual = 106581
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2714.023 ; gain = 107.016 ; free physical = 71223 ; free virtual = 106579
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X1Y6_opt.dcp
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2734.277 ; gain = 0.000 ; free physical = 71153 ; free virtual = 106520
Ending Logic Optimization Task | Checksum: 289ce89ec

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2722.258 ; gain = 11.004 ; free physical = 71141 ; free virtual = 106508

Starting Power Optimization Task
Phase 6 Post Processing Netlist | Checksum: 287f1a54e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 71133 ; free virtual = 106501
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.

Starting Connectivity Check Task
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2714.266 ; gain = 0.000 ; free physical = 71059 ; free virtual = 106434
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 21 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Writing XDEF routing.
Writing XDEF routing logical nets.
Ending Power Optimization Task | Checksum: 289ce89ec

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2722.258 ; gain = 0.000 ; free physical = 70948 ; free virtual = 106346

Starting Final Cleanup Task
Writing XDEF routing special nets.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2720.035 ; gain = 0.000 ; free physical = 70846 ; free virtual = 106257
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X0Y5/X0Y5_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2734.277 ; gain = 6.012 ; free physical = 70852 ; free virtual = 106225
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Ending Final Cleanup Task | Checksum: 289ce89ec

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.258 ; gain = 0.000 ; free physical = 70843 ; free virtual = 106217
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2722.258 ; gain = 117.016 ; free physical = 70842 ; free virtual = 106216
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X2Y0_opt.dcp
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Writing XDEF routing logical nets.
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Logic Optimization Task | Checksum: 2611c202e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2721.270 ; gain = 10.004 ; free physical = 70650 ; free virtual = 106053

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2728.270 ; gain = 0.000 ; free physical = 70754 ; free virtual = 106167
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y6/X3Y6_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2735.273 ; gain = 6.012 ; free physical = 70875 ; free virtual = 106252
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Power Optimization Task | Checksum: 2611c202e

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2721.270 ; gain = 0.000 ; free physical = 70773 ; free virtual = 106161

Starting Final Cleanup Task
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Final Cleanup Task | Checksum: 2611c202e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2721.270 ; gain = 0.000 ; free physical = 70641 ; free virtual = 106029
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2721.270 ; gain = 115.016 ; free physical = 70641 ; free virtual = 106029
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X3Y2_opt.dcp
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3116.668 ; gain = 0.000 ; free physical = 70565 ; free virtual = 105954
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1494ee5b1

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3116.668 ; gain = 0.000 ; free physical = 70526 ; free virtual = 105915
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2727.281 ; gain = 0.000 ; free physical = 70458 ; free virtual = 105870
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3113.660 ; gain = 0.000 ; free physical = 69946 ; free virtual = 105376
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3115.660 ; gain = 0.000 ; free physical = 69821 ; free virtual = 105254
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X2Y1/X2Y1_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2727.270 ; gain = 6.012 ; free physical = 70605 ; free virtual = 106005
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Logic Optimization Task | Checksum: 22a07a073

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2714.266 ; gain = 11.004 ; free physical = 70715 ; free virtual = 106115

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Ending Power Optimization Task | Checksum: 22a07a073

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2714.266 ; gain = 0.000 ; free physical = 70916 ; free virtual = 106321

Starting Final Cleanup Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y1/X3Y1_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2734.277 ; gain = 6.012 ; free physical = 70949 ; free virtual = 106313
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
Ending Final Cleanup Task | Checksum: 22a07a073

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2714.266 ; gain = 0.000 ; free physical = 70935 ; free virtual = 106300
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2714.266 ; gain = 107.016 ; free physical = 70936 ; free virtual = 106301
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "opt: $total_seconds seconds"
# write_checkpoint  -force  X1Y4_opt.dcp
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X1Y6/X1Y6_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2720.035 ; gain = 6.012 ; free physical = 70953 ; free virtual = 106280
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Writing placer database...
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2720.277 ; gain = 0.000 ; free physical = 70851 ; free virtual = 106204
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X2Y0/X2Y0_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2728.270 ; gain = 6.012 ; free physical = 70607 ; free virtual = 105936
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3116.668 ; gain = 0.000 ; free physical = 70057 ; free virtual = 105387
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y2/X3Y2_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2727.281 ; gain = 6.012 ; free physical = 69923 ; free virtual = 105217
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3107.574 ; gain = 0.000 ; free physical = 70504 ; free virtual = 105799
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f943aa48

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3107.574 ; gain = 0.000 ; free physical = 70519 ; free virtual = 105814
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3114.668 ; gain = 0.000 ; free physical = 70795 ; free virtual = 106090
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1404ab832

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3114.668 ; gain = 0.000 ; free physical = 70787 ; free virtual = 106082
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X1Y4/X1Y4_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.277 ; gain = 6.012 ; free physical = 70337 ; free virtual = 105597
# set start_time [clock seconds]
# place_design  
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3102.371 ; gain = 0.000 ; free physical = 70568 ; free virtual = 105828
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d93a98e5

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3102.371 ; gain = 0.000 ; free physical = 70570 ; free virtual = 105830
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3115.668 ; gain = 0.000 ; free physical = 70523 ; free virtual = 105783
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e9180c71
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3114.668 ; gain = 0.000 ; free physical = 70522 ; free virtual = 105782

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3115.668 ; gain = 0.000 ; free physical = 70521 ; free virtual = 105781
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3107.574 ; gain = 0.000 ; free physical = 70239 ; free virtual = 105499
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3115.969 ; gain = 0.000 ; free physical = 70217 ; free virtual = 105477
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 154d517a5

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3115.969 ; gain = 0.000 ; free physical = 70221 ; free virtual = 105482
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3120.664 ; gain = 0.000 ; free physical = 70605 ; free virtual = 105865
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18be5d7d0

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3120.664 ; gain = 0.000 ; free physical = 70604 ; free virtual = 105864
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 70573 ; free virtual = 105833
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1404ab832

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 70573 ; free virtual = 105833
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3102.371 ; gain = 0.000 ; free physical = 70441 ; free virtual = 105701
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3114.660 ; gain = 0.000 ; free physical = 70358 ; free virtual = 105618
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 196ede796

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3114.660 ; gain = 0.000 ; free physical = 70358 ; free virtual = 105618
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3115.668 ; gain = 0.000 ; free physical = 70346 ; free virtual = 105607
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3115.969 ; gain = 0.000 ; free physical = 70301 ; free virtual = 105562
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3115.668 ; gain = 0.000 ; free physical = 70668 ; free virtual = 105928
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d93a98e5

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3115.668 ; gain = 0.000 ; free physical = 70668 ; free virtual = 105928
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3114.672 ; gain = 0.000 ; free physical = 70610 ; free virtual = 105871
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 167881afe

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3114.672 ; gain = 0.000 ; free physical = 70609 ; free virtual = 105869
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3114.426 ; gain = 0.000 ; free physical = 70583 ; free virtual = 105843
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3120.664 ; gain = 0.000 ; free physical = 70583 ; free virtual = 105843
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Phase 1.1 Placer Initialization Netlist Sorting

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3432.355 ; gain = 0.000 ; free physical = 70553 ; free virtual = 105813

Phase 1.1 Placer Initialization Netlist Sorting
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15b53e700

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3432.355 ; gain = 0.000 ; free physical = 70558 ; free virtual = 105818
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3098.973 ; gain = 0.000 ; free physical = 70555 ; free virtual = 105815
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1404ab832

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3098.973 ; gain = 0.000 ; free physical = 70558 ; free virtual = 105818
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3114.660 ; gain = 0.000 ; free physical = 70563 ; free virtual = 105823
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3115.668 ; gain = 0.000 ; free physical = 70533 ; free virtual = 105793
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3114.672 ; gain = 0.000 ; free physical = 70494 ; free virtual = 105755
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3098.973 ; gain = 0.000 ; free physical = 70499 ; free virtual = 105759
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3432.355 ; gain = 0.000 ; free physical = 70446 ; free virtual = 105706

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16ba08652

Time (s): cpu = 00:02:14 ; elapsed = 00:02:11 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 68382 ; free virtual = 103644

Phase 1.3 Build Placer Netlist Model

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12a6cb300

Time (s): cpu = 00:02:24 ; elapsed = 00:02:21 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 67902 ; free virtual = 103165

Phase 1.3 Build Placer Netlist Model
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19d439fdd

Time (s): cpu = 00:02:12 ; elapsed = 00:02:12 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 67324 ; free virtual = 102587

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23b945581

Time (s): cpu = 00:02:22 ; elapsed = 00:02:20 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 66664 ; free virtual = 101927

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23b945581

Time (s): cpu = 00:02:22 ; elapsed = 00:02:21 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 66610 ; free virtual = 101874
Phase 1 Placer Initialization | Checksum: 23b945581

Time (s): cpu = 00:02:22 ; elapsed = 00:02:21 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 66578 ; free virtual = 101841

Phase 2 Global Placement
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.3 Build Placer Netlist Model | Checksum: 2274d6465

Time (s): cpu = 00:02:30 ; elapsed = 00:02:28 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 66408 ; free virtual = 101671

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2274d6465

Time (s): cpu = 00:02:31 ; elapsed = 00:02:28 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 66404 ; free virtual = 101667
Phase 1 Placer Initialization | Checksum: 2274d6465

Time (s): cpu = 00:02:31 ; elapsed = 00:02:29 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 66430 ; free virtual = 101694

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ace8260d

Time (s): cpu = 00:02:16 ; elapsed = 00:02:15 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 65926 ; free virtual = 101189

Phase 1.3 Build Placer Netlist Model

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1 Floorplanning

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.3 Build Placer Netlist Model | Checksum: 261904d21

Time (s): cpu = 00:02:20 ; elapsed = 00:02:21 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 65817 ; free virtual = 101080

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 261904d21

Time (s): cpu = 00:02:20 ; elapsed = 00:02:21 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 65814 ; free virtual = 101077
Phase 1 Placer Initialization | Checksum: 261904d21

Time (s): cpu = 00:02:21 ; elapsed = 00:02:22 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 65849 ; free virtual = 101112

Phase 2 Global Placement
Phase 2.1 Floorplanning | Checksum: 21b3e9b0e

Time (s): cpu = 00:02:29 ; elapsed = 00:02:27 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 65659 ; free virtual = 100922
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1 Floorplanning
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c01a0fdf

Time (s): cpu = 00:02:17 ; elapsed = 00:02:16 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 66022 ; free virtual = 101285

Phase 1.3 Build Placer Netlist Model
Phase 2.1 Floorplanning | Checksum: 183945175

Time (s): cpu = 00:02:38 ; elapsed = 00:02:35 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 66141 ; free virtual = 101404
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.3 Build Placer Netlist Model | Checksum: 294ed229f

Time (s): cpu = 00:02:25 ; elapsed = 00:02:24 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 65204 ; free virtual = 100468

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 294ed229f

Time (s): cpu = 00:02:25 ; elapsed = 00:02:24 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 65157 ; free virtual = 100421
Phase 1 Placer Initialization | Checksum: 294ed229f

Time (s): cpu = 00:02:25 ; elapsed = 00:02:24 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 65247 ; free virtual = 100511

Phase 2 Global Placement
Phase 2.1 Floorplanning | Checksum: 28b205575

Time (s): cpu = 00:02:27 ; elapsed = 00:02:27 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 65295 ; free virtual = 100558
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18d592a0e

Time (s): cpu = 00:02:14 ; elapsed = 00:02:04 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 65159 ; free virtual = 100422

Phase 1.3 Build Placer Netlist Model

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1 Floorplanning
Phase 1.3 Build Placer Netlist Model | Checksum: 1c8954ddd

Time (s): cpu = 00:02:23 ; elapsed = 00:02:22 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 64217 ; free virtual = 99481

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c8954ddd

Time (s): cpu = 00:02:23 ; elapsed = 00:02:22 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 64227 ; free virtual = 99490
Phase 1 Placer Initialization | Checksum: 1c8954ddd

Time (s): cpu = 00:02:23 ; elapsed = 00:02:23 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 64245 ; free virtual = 99509

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 2.1 Floorplanning | Checksum: 1dcbeeff6

Time (s): cpu = 00:02:34 ; elapsed = 00:02:33 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 63393 ; free virtual = 98657
Phase 1.3 Build Placer Netlist Model | Checksum: 2600ba893

Time (s): cpu = 00:02:22 ; elapsed = 00:02:12 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 63536 ; free virtual = 98799

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2600ba893

Time (s): cpu = 00:02:22 ; elapsed = 00:02:12 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 63647 ; free virtual = 98911
Phase 1 Placer Initialization | Checksum: 2600ba893

Time (s): cpu = 00:02:22 ; elapsed = 00:02:12 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 63599 ; free virtual = 98863

Phase 2 Global Placement
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Floorplanning | Checksum: 1c14a28cd

Time (s): cpu = 00:02:30 ; elapsed = 00:02:29 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 63861 ; free virtual = 99125

Phase 2.1 Floorplanning
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d7bcd8d6

Time (s): cpu = 00:02:10 ; elapsed = 00:02:07 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 63201 ; free virtual = 98465

Phase 1.3 Build Placer Netlist Model
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1516fabdb

Time (s): cpu = 00:02:06 ; elapsed = 00:02:04 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 63316 ; free virtual = 98580

Phase 1.3 Build Placer Netlist Model
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12598538d

Time (s): cpu = 00:02:13 ; elapsed = 00:02:11 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 62960 ; free virtual = 98224

Phase 1.3 Build Placer Netlist Model
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15f909163

Time (s): cpu = 00:02:08 ; elapsed = 00:02:05 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 62457 ; free virtual = 97721

Phase 1.3 Build Placer Netlist Model
Phase 2.1 Floorplanning | Checksum: 1badc10cc

Time (s): cpu = 00:02:30 ; elapsed = 00:02:20 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 62367 ; free virtual = 97630
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1404ab832

Time (s): cpu = 00:02:50 ; elapsed = 00:02:49 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 62213 ; free virtual = 97477

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18ab33d7f

Time (s): cpu = 00:02:12 ; elapsed = 00:02:10 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 62314 ; free virtual = 97578

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18ab33d7f

Time (s): cpu = 00:02:12 ; elapsed = 00:02:11 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 62330 ; free virtual = 97594
Phase 1 Placer Initialization | Checksum: 18ab33d7f

Time (s): cpu = 00:02:12 ; elapsed = 00:02:11 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 62455 ; free virtual = 97719

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 1.3 Build Placer Netlist Model | Checksum: 2cd82c925

Time (s): cpu = 00:02:18 ; elapsed = 00:02:17 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 62281 ; free virtual = 97545

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2cd82c925

Time (s): cpu = 00:02:18 ; elapsed = 00:02:17 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 62317 ; free virtual = 97581
Phase 1 Placer Initialization | Checksum: 2cd82c925

Time (s): cpu = 00:02:18 ; elapsed = 00:02:17 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 62327 ; free virtual = 97591

Phase 2 Global Placement
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.3 Build Placer Netlist Model | Checksum: 2048e835f

Time (s): cpu = 00:02:20 ; elapsed = 00:02:20 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 61188 ; free virtual = 96452

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2048e835f

Time (s): cpu = 00:02:20 ; elapsed = 00:02:20 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 61299 ; free virtual = 96564
Phase 1 Placer Initialization | Checksum: 2048e835f

Time (s): cpu = 00:02:21 ; elapsed = 00:02:20 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 61297 ; free virtual = 96561

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f33d9615

Time (s): cpu = 00:02:14 ; elapsed = 00:02:11 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 61083 ; free virtual = 96347

Phase 1.3 Build Placer Netlist Model

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3710.992 ; gain = 0.000 ; free physical = 61523 ; free virtual = 96787

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 161feb2c2

Time (s): cpu = 00:03:06 ; elapsed = 00:03:03 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 61575 ; free virtual = 96839
Phase 2.1 Floorplanning | Checksum: 2301bdb99

Time (s): cpu = 00:02:18 ; elapsed = 00:02:17 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 61287 ; free virtual = 96552
Phase 1.3 Build Placer Netlist Model | Checksum: 25d4de79a

Time (s): cpu = 00:02:16 ; elapsed = 00:02:15 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 61260 ; free virtual = 96524

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25d4de79a

Time (s): cpu = 00:02:16 ; elapsed = 00:02:15 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 61150 ; free virtual = 96414

Phase 2.1 Floorplanning
Phase 1 Placer Initialization | Checksum: 25d4de79a

Time (s): cpu = 00:02:16 ; elapsed = 00:02:16 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 60924 ; free virtual = 96188

Phase 2 Global Placement
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1 Floorplanning
Phase 1.3 Build Placer Netlist Model | Checksum: 16f7f563a

Time (s): cpu = 00:02:57 ; elapsed = 00:02:57 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 60897 ; free virtual = 96161

Phase 1.4 Constrain Clocks/Macros
Phase 2 Global Placement | Checksum: 18c2fafe1

Time (s): cpu = 00:03:10 ; elapsed = 00:03:06 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 60883 ; free virtual = 96147
Phase 1.4 Constrain Clocks/Macros | Checksum: 16f7f563a

Time (s): cpu = 00:02:57 ; elapsed = 00:02:57 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 60860 ; free virtual = 96125

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18c2fafe1

Time (s): cpu = 00:03:10 ; elapsed = 00:03:06 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 60796 ; free virtual = 96060
Phase 1 Placer Initialization | Checksum: 16f7f563a

Time (s): cpu = 00:02:57 ; elapsed = 00:02:58 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 60796 ; free virtual = 96060

Phase 2 Global Placement

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ec67550f

Time (s): cpu = 00:02:47 ; elapsed = 00:02:46 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 60800 ; free virtual = 96064

Phase 1.3 Build Placer Netlist Model
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f69bcb35

Time (s): cpu = 00:03:12 ; elapsed = 00:03:08 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 60891 ; free virtual = 96155

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12e6c7b9c

Time (s): cpu = 00:03:12 ; elapsed = 00:03:08 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 60950 ; free virtual = 96214

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12e6c7b9c

Time (s): cpu = 00:03:12 ; elapsed = 00:03:08 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 60930 ; free virtual = 96194

Phase 3.5 Small Shape Clustering

Phase 2.1 Floorplanning

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3728.316 ; gain = 0.000 ; free physical = 60610 ; free virtual = 95875

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 231428d7a

Time (s): cpu = 00:03:05 ; elapsed = 00:03:02 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 60501 ; free virtual = 95765
Phase 2.1 Floorplanning | Checksum: 23e01c188

Time (s): cpu = 00:02:28 ; elapsed = 00:02:26 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 60848 ; free virtual = 96112
Phase 2.1 Floorplanning | Checksum: 21c50e71b

Time (s): cpu = 00:02:29 ; elapsed = 00:02:28 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 60847 ; free virtual = 96111

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3673.938 ; gain = 0.000 ; free physical = 60928 ; free virtual = 96192

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 280a4d58e

Time (s): cpu = 00:02:59 ; elapsed = 00:03:00 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 60877 ; free virtual = 96141
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.3 Build Placer Netlist Model | Checksum: 16066b27d

Time (s): cpu = 00:02:22 ; elapsed = 00:02:20 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 60695 ; free virtual = 95960

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16066b27d

Time (s): cpu = 00:02:22 ; elapsed = 00:02:20 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 60596 ; free virtual = 95860

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 2 Global Placement | Checksum: 1494cf3e6

Time (s): cpu = 00:03:09 ; elapsed = 00:03:06 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 60644 ; free virtual = 95908
Phase 1 Placer Initialization | Checksum: 16066b27d

Time (s): cpu = 00:02:23 ; elapsed = 00:02:21 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 60635 ; free virtual = 95899

Phase 2 Global Placement

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1494cf3e6

Time (s): cpu = 00:03:09 ; elapsed = 00:03:06 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 60624 ; free virtual = 95888

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f502db70

Time (s): cpu = 00:03:02 ; elapsed = 00:02:59 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 60572 ; free virtual = 95836

Phase 1.3 Build Placer Netlist Model
Phase 2.1 Floorplanning | Checksum: 200eb3993

Time (s): cpu = 00:02:25 ; elapsed = 00:02:24 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 60245 ; free virtual = 95510
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18b9eb74f

Time (s): cpu = 00:03:11 ; elapsed = 00:03:07 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 60528 ; free virtual = 95793

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a5d24c41

Time (s): cpu = 00:03:11 ; elapsed = 00:03:07 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 60566 ; free virtual = 95830

Phase 3.4 Pipeline Register Optimization
Phase 3.5 Small Shape Clustering | Checksum: 1639fc55e

Time (s): cpu = 00:03:18 ; elapsed = 00:03:14 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 60562 ; free virtual = 95826
Phase 3.4 Pipeline Register Optimization | Checksum: 1a5d24c41

Time (s): cpu = 00:03:11 ; elapsed = 00:03:07 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 60558 ; free virtual = 95823
Phase 2.1 Floorplanning | Checksum: 1530339f0

Time (s): cpu = 00:03:05 ; elapsed = 00:03:05 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 60547 ; free virtual = 95811

Phase 3.5 Small Shape Clustering

Phase 3.6 DP Optimization

Phase 2.1 Floorplanning

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2 Global Placement | Checksum: 1ee71804f

Time (s): cpu = 00:03:04 ; elapsed = 00:03:03 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 60274 ; free virtual = 95538

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ee71804f

Time (s): cpu = 00:03:04 ; elapsed = 00:03:04 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 60222 ; free virtual = 95486

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1709e348e

Time (s): cpu = 00:02:52 ; elapsed = 00:02:51 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 60126 ; free virtual = 95390

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ea40de98

Time (s): cpu = 00:02:55 ; elapsed = 00:02:57 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 60153 ; free virtual = 95417

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ea40de98

Time (s): cpu = 00:02:56 ; elapsed = 00:02:57 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 60001 ; free virtual = 95266
Phase 1 Placer Initialization | Checksum: 1ea40de98

Time (s): cpu = 00:02:56 ; elapsed = 00:02:57 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 60128 ; free virtual = 95393

Phase 2 Global Placement
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a81364ca

Time (s): cpu = 00:03:07 ; elapsed = 00:03:06 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 60052 ; free virtual = 95316

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1de887e19

Time (s): cpu = 00:03:07 ; elapsed = 00:03:06 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 60026 ; free virtual = 95290

Phase 3.4 Pipeline Register Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3.4 Pipeline Register Optimization | Checksum: 1de887e19

Time (s): cpu = 00:03:07 ; elapsed = 00:03:07 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 60022 ; free virtual = 95286

Phase 3.5 Small Shape Clustering
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12139a610

Time (s): cpu = 00:02:42 ; elapsed = 00:02:42 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 59965 ; free virtual = 95230

Phase 1.3 Build Placer Netlist Model
Phase 2.1 Floorplanning | Checksum: 1f10af00b

Time (s): cpu = 00:02:30 ; elapsed = 00:02:28 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 59887 ; free virtual = 95151

Phase 2.1 Floorplanning
Phase 3.5 Small Shape Clustering | Checksum: 1d6d2abdf

Time (s): cpu = 00:03:16 ; elapsed = 00:03:13 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 59850 ; free virtual = 95114

Phase 3.6 DP Optimization
Phase 1.3 Build Placer Netlist Model | Checksum: 17e64a9ae

Time (s): cpu = 00:03:10 ; elapsed = 00:03:08 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 59439 ; free virtual = 94703

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17e64a9ae

Time (s): cpu = 00:03:10 ; elapsed = 00:03:08 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 59373 ; free virtual = 94637
Phase 1 Placer Initialization | Checksum: 17e64a9ae

Time (s): cpu = 00:03:10 ; elapsed = 00:03:09 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 59305 ; free virtual = 94569

Phase 2 Global Placement
Phase 1.3 Build Placer Netlist Model | Checksum: 1fbe0a493

Time (s): cpu = 00:02:58 ; elapsed = 00:02:58 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 59287 ; free virtual = 94551

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fbe0a493

Time (s): cpu = 00:02:58 ; elapsed = 00:02:58 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 59125 ; free virtual = 94390
Phase 1 Placer Initialization | Checksum: 1fbe0a493

Time (s): cpu = 00:02:58 ; elapsed = 00:02:58 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 58862 ; free virtual = 94127

Phase 2 Global Placement

Phase 2.2 Physical Synthesis In Placer

Phase 2.1 Floorplanning
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3678.934 ; gain = 0.000 ; free physical = 58779 ; free virtual = 94045

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 212e116be

Time (s): cpu = 00:03:12 ; elapsed = 00:03:10 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 58849 ; free virtual = 94114
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1 Floorplanning
Phase 1.3 Build Placer Netlist Model | Checksum: 1ace8fd5e

Time (s): cpu = 00:02:48 ; elapsed = 00:02:49 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 58460 ; free virtual = 93725

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ace8fd5e

Time (s): cpu = 00:02:48 ; elapsed = 00:02:49 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 58379 ; free virtual = 93645
Phase 1 Placer Initialization | Checksum: 1ace8fd5e

Time (s): cpu = 00:02:48 ; elapsed = 00:02:49 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 58634 ; free virtual = 93899

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 14803ea0f

Time (s): cpu = 00:03:14 ; elapsed = 00:03:11 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 58577 ; free virtual = 93843

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1551918a8

Time (s): cpu = 00:02:38 ; elapsed = 00:02:36 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 58541 ; free virtual = 93806

Phase 1.3 Build Placer Netlist Model
Phase 2.1 Floorplanning | Checksum: 1c3f7c33e

Time (s): cpu = 00:03:04 ; elapsed = 00:03:06 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 58541 ; free virtual = 93806
Phase 3.1 Commit Multi Column Macros | Checksum: 14803ea0f

Time (s): cpu = 00:03:14 ; elapsed = 00:03:11 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 58539 ; free virtual = 93805

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.5 Small Shape Clustering | Checksum: 23ae87216

Time (s): cpu = 00:03:16 ; elapsed = 00:03:15 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 59052 ; free virtual = 94317

Phase 3.6 DP Optimization

Phase 2.1 Floorplanning
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bab60689

Time (s): cpu = 00:03:17 ; elapsed = 00:03:14 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 58947 ; free virtual = 94213

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13b1ca050

Time (s): cpu = 00:03:18 ; elapsed = 00:03:14 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 58783 ; free virtual = 94048

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13b1ca050

Time (s): cpu = 00:03:18 ; elapsed = 00:03:14 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 58760 ; free virtual = 94025

Phase 3.5 Small Shape Clustering
Phase 3.6 DP Optimization | Checksum: 10113b7d7

Time (s): cpu = 00:03:34 ; elapsed = 00:03:29 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 58604 ; free virtual = 93870
Phase 2.1 Floorplanning | Checksum: 1dd4ff4d2

Time (s): cpu = 00:03:17 ; elapsed = 00:03:16 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 58595 ; free virtual = 93860

Phase 3.7 Flow Legalize Slice Clusters
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a4db3131

Time (s): cpu = 00:02:48 ; elapsed = 00:02:48 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 58539 ; free virtual = 93805

Phase 1.3 Build Placer Netlist Model
Phase 2.1 Floorplanning | Checksum: 2122c9dcf

Time (s): cpu = 00:03:06 ; elapsed = 00:03:06 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 58772 ; free virtual = 94037

Phase 2.2 Physical Synthesis In Placer
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1b4c73ba1

Time (s): cpu = 00:03:36 ; elapsed = 00:03:32 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 58974 ; free virtual = 94239

Phase 3.8 Slice Area Swap
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3672.633 ; gain = 0.000 ; free physical = 58917 ; free virtual = 94183

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.1 Floorplanning | Checksum: 1413e3307

Time (s): cpu = 00:02:55 ; elapsed = 00:02:56 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 58940 ; free virtual = 94205
Phase 2.2 Physical Synthesis In Placer | Checksum: 19e55fe33

Time (s): cpu = 00:02:47 ; elapsed = 00:02:45 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 58931 ; free virtual = 94196
Phase 3.8 Slice Area Swap | Checksum: 171d986aa

Time (s): cpu = 00:03:38 ; elapsed = 00:03:33 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 58763 ; free virtual = 94028

Phase 3.9 Commit Slice Clusters
Phase 3.6 DP Optimization | Checksum: 16641061d

Time (s): cpu = 00:03:31 ; elapsed = 00:03:27 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 58651 ; free virtual = 93916

Phase 3.7 Flow Legalize Slice Clusters
Phase 1.3 Build Placer Netlist Model | Checksum: 1929dc5d3

Time (s): cpu = 00:02:46 ; elapsed = 00:02:45 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 58509 ; free virtual = 93774

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1929dc5d3

Time (s): cpu = 00:02:46 ; elapsed = 00:02:45 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 58492 ; free virtual = 93757
Phase 1 Placer Initialization | Checksum: 1929dc5d3

Time (s): cpu = 00:02:46 ; elapsed = 00:02:45 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 58484 ; free virtual = 93749

Phase 2 Global Placement
Phase 3.5 Small Shape Clustering | Checksum: 160870906

Time (s): cpu = 00:03:24 ; elapsed = 00:03:21 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 58303 ; free virtual = 93569

Phase 3.6 DP Optimization

Phase 2.1 Floorplanning
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1ce0c71b7

Time (s): cpu = 00:03:33 ; elapsed = 00:03:29 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 58260 ; free virtual = 93526

Phase 3.8 Slice Area Swap

Phase 2.2 Physical Synthesis In Placer
Phase 2 Global Placement | Checksum: 164b88099

Time (s): cpu = 00:02:53 ; elapsed = 00:02:49 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 58313 ; free virtual = 93579

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3.1 Commit Multi Column Macros | Checksum: 164b88099

Time (s): cpu = 00:02:53 ; elapsed = 00:02:49 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 58311 ; free virtual = 93576
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3668.621 ; gain = 0.000 ; free physical = 58299 ; free virtual = 93564

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------



Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.8 Slice Area Swap | Checksum: 16287a8b2

Time (s): cpu = 00:03:34 ; elapsed = 00:03:30 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 58296 ; free virtual = 93561
Phase 2.2 Physical Synthesis In Placer | Checksum: 18b863e58

Time (s): cpu = 00:03:18 ; elapsed = 00:03:17 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 58290 ; free virtual = 93555

Phase 3.9 Commit Slice Clusters
Phase 1.3 Build Placer Netlist Model | Checksum: 1b8ec3907

Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 58209 ; free virtual = 93474

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b8ec3907

Time (s): cpu = 00:02:55 ; elapsed = 00:02:55 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 58205 ; free virtual = 93470
Phase 1 Placer Initialization | Checksum: 1b8ec3907

Time (s): cpu = 00:02:55 ; elapsed = 00:02:56 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 58150 ; free virtual = 93416

Phase 2 Global Placement
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a877d9b8

Time (s): cpu = 00:02:54 ; elapsed = 00:02:51 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 57965 ; free virtual = 93230

Phase 3.3 Area Swap Optimization

Phase 2.2 Physical Synthesis In Placer
Phase 3.3 Area Swap Optimization | Checksum: 17e68d4b0

Time (s): cpu = 00:02:55 ; elapsed = 00:02:51 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 58106 ; free virtual = 93372

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17e68d4b0

Time (s): cpu = 00:02:55 ; elapsed = 00:02:51 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 58103 ; free virtual = 93369

Phase 3.5 Small Shape Clustering
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3709.000 ; gain = 0.000 ; free physical = 58095 ; free virtual = 93360

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1a9345ca8

Time (s): cpu = 00:03:30 ; elapsed = 00:03:30 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 58084 ; free virtual = 93349

Phase 2.1 Floorplanning
Phase 2 Global Placement | Checksum: 1c5dec9cb

Time (s): cpu = 00:03:31 ; elapsed = 00:03:31 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57887 ; free virtual = 93153

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c5dec9cb

Time (s): cpu = 00:03:32 ; elapsed = 00:03:31 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57859 ; free virtual = 93125

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.6 DP Optimization | Checksum: 1725e0c42

Time (s): cpu = 00:03:30 ; elapsed = 00:03:29 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 58059 ; free virtual = 93324

Phase 3.7 Flow Legalize Slice Clusters
Phase 2.1 Floorplanning | Checksum: 1a152e77b

Time (s): cpu = 00:02:53 ; elapsed = 00:02:52 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 57968 ; free virtual = 93234
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14e4debc5

Time (s): cpu = 00:03:34 ; elapsed = 00:03:33 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57731 ; free virtual = 92996

Phase 3.3 Area Swap Optimization
Phase 3.9 Commit Slice Clusters | Checksum: 17a948f93

Time (s): cpu = 00:03:51 ; elapsed = 00:03:42 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 57719 ; free virtual = 92985
Phase 3.3 Area Swap Optimization | Checksum: 18faa16ec

Time (s): cpu = 00:03:34 ; elapsed = 00:03:33 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57725 ; free virtual = 92990

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18faa16ec

Time (s): cpu = 00:03:34 ; elapsed = 00:03:33 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57723 ; free virtual = 92989

Phase 3.10 Place Remaining

Phase 3.5 Small Shape Clustering

Phase 2.2 Physical Synthesis In Placer
Phase 3.10 Place Remaining | Checksum: 175a08be7

Time (s): cpu = 00:03:52 ; elapsed = 00:03:43 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 57723 ; free virtual = 92989

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3709.297 ; gain = 0.000 ; free physical = 57705 ; free virtual = 92971

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------



Phase 3.11 Re-assign LUT pins
Phase 2.2 Physical Synthesis In Placer | Checksum: 2c7d7a6d7

Time (s): cpu = 00:03:02 ; elapsed = 00:03:00 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 57707 ; free virtual = 92972
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3674.340 ; gain = 0.000 ; free physical = 57682 ; free virtual = 92948

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 128b9aeda

Time (s): cpu = 00:03:02 ; elapsed = 00:03:01 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 57668 ; free virtual = 92933
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1d3b63bf2

Time (s): cpu = 00:03:33 ; elapsed = 00:03:32 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 57601 ; free virtual = 92866

Phase 3.8 Slice Area Swap
Phase 2.1 Floorplanning | Checksum: 254359a37

Time (s): cpu = 00:03:02 ; elapsed = 00:03:02 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 57641 ; free virtual = 92906
Phase 3.5 Small Shape Clustering | Checksum: 213512e4e

Time (s): cpu = 00:03:01 ; elapsed = 00:02:57 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 57618 ; free virtual = 92883

Phase 3.6 DP Optimization
Phase 3.8 Slice Area Swap | Checksum: 1cf189bc4

Time (s): cpu = 00:03:34 ; elapsed = 00:03:33 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 57539 ; free virtual = 92805

Phase 3.9 Commit Slice Clusters
Phase 3.11 Re-assign LUT pins | Checksum: 1c3f46d7b

Time (s): cpu = 00:03:55 ; elapsed = 00:03:45 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 57568 ; free virtual = 92834

Phase 3.12 Pipeline Register Optimization
Phase 3.9 Commit Slice Clusters | Checksum: 1a9a9d761

Time (s): cpu = 00:03:48 ; elapsed = 00:03:39 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 57576 ; free virtual = 92842
Phase 3.12 Pipeline Register Optimization | Checksum: 1c3f46d7b

Time (s): cpu = 00:03:55 ; elapsed = 00:03:46 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 57573 ; free virtual = 92839
Phase 2 Global Placement | Checksum: 2391af41d

Time (s): cpu = 00:03:06 ; elapsed = 00:03:02 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 57573 ; free virtual = 92838

Phase 3 Detail Placement
Phase 3 Detail Placement | Checksum: 1c3f46d7b

Time (s): cpu = 00:03:55 ; elapsed = 00:03:46 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 57715 ; free virtual = 92981

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2391af41d

Time (s): cpu = 00:03:06 ; elapsed = 00:03:03 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 57712 ; free virtual = 92977

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 3.10 Place Remaining

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.10 Place Remaining | Checksum: 1bb0dfcbb

Time (s): cpu = 00:03:49 ; elapsed = 00:03:39 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 57693 ; free virtual = 92958

Phase 3.11 Re-assign LUT pins
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a0d7489c

Time (s): cpu = 00:03:08 ; elapsed = 00:03:04 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 57452 ; free virtual = 92717
Phase 2 Global Placement | Checksum: 1c7d042ab

Time (s): cpu = 00:03:08 ; elapsed = 00:03:06 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 57341 ; free virtual = 92606

Phase 3.3 Area Swap Optimization

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c7d042ab

Time (s): cpu = 00:03:08 ; elapsed = 00:03:06 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 57359 ; free virtual = 92624
Phase 3.3 Area Swap Optimization | Checksum: 1bb525394

Time (s): cpu = 00:03:08 ; elapsed = 00:03:05 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 57568 ; free virtual = 92833

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bb525394

Time (s): cpu = 00:03:08 ; elapsed = 00:03:05 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 57540 ; free virtual = 92805

Phase 3.2 Commit Most Macros & LUTRAMs

Phase 3.5 Small Shape Clustering
Phase 3.11 Re-assign LUT pins | Checksum: 1bad04b00

Time (s): cpu = 00:03:51 ; elapsed = 00:03:42 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 57397 ; free virtual = 92663

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 1bad04b00

Time (s): cpu = 00:03:52 ; elapsed = 00:03:42 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 57522 ; free virtual = 92787
Phase 3 Detail Placement | Checksum: 1bad04b00

Time (s): cpu = 00:03:52 ; elapsed = 00:03:42 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 57724 ; free virtual = 92989
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1853726a7

Phase 4.1.1.1 BUFG Insertion
Phase 3.5 Small Shape Clustering | Checksum: 1eb1763af

Time (s): cpu = 00:03:41 ; elapsed = 00:03:40 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57563 ; free virtual = 92828
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.

Phase 3.6 DP Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1853726a7

Time (s): cpu = 00:03:59 ; elapsed = 00:03:49 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 57504 ; free virtual = 92770
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.566. For the most accurate timing information please run report_timing.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12139a610

Time (s): cpu = 00:02:57 ; elapsed = 00:02:55 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 57455 ; free virtual = 92721

Phase 1.3 Build Placer Netlist Model
Phase 4.1.1 Post Placement Optimization | Checksum: 1edccdf54

Time (s): cpu = 00:03:59 ; elapsed = 00:03:50 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 57422 ; free virtual = 92688
Phase 4.1 Post Commit Optimization | Checksum: 1edccdf54

Time (s): cpu = 00:03:59 ; elapsed = 00:03:50 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 57406 ; free virtual = 92671

Phase 4.2 Post Placement Cleanup
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4.2 Post Placement Cleanup | Checksum: 1edccdf54

Time (s): cpu = 00:04:00 ; elapsed = 00:03:50 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 57663 ; free virtual = 92928
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1cc478ab8

Time (s): cpu = 00:03:03 ; elapsed = 00:03:03 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57680 ; free virtual = 92946

Phase 1.3 Build Placer Netlist Model

Phase 2.2 Physical Synthesis In Placer
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f35f940f

Time (s): cpu = 00:03:11 ; elapsed = 00:03:09 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 57675 ; free virtual = 92940

Phase 3.3 Area Swap Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3671.629 ; gain = 0.000 ; free physical = 57659 ; free virtual = 92925

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 191700fe2

Time (s): cpu = 00:03:03 ; elapsed = 00:03:02 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 57638 ; free virtual = 92904
Phase 3.3 Area Swap Optimization | Checksum: 14925832c

Time (s): cpu = 00:03:11 ; elapsed = 00:03:09 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 57635 ; free virtual = 92901

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14925832c

Time (s): cpu = 00:03:11 ; elapsed = 00:03:09 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 57634 ; free virtual = 92899

Phase 3.5 Small Shape Clustering

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3730.016 ; gain = 0.000 ; free physical = 57615 ; free virtual = 92880

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: d745e49e

Time (s): cpu = 00:03:02 ; elapsed = 00:03:00 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 57610 ; free virtual = 92876
Phase 3.6 DP Optimization | Checksum: 1935d94a9

Time (s): cpu = 00:03:41 ; elapsed = 00:03:37 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 57605 ; free virtual = 92870
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 3.7 Flow Legalize Slice Clusters

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bc6d50d9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c22b136b

Time (s): cpu = 00:02:58 ; elapsed = 00:02:58 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57582 ; free virtual = 92848

Phase 1.3 Build Placer Netlist Model
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bc6d50d9

Time (s): cpu = 00:03:56 ; elapsed = 00:03:46 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 57578 ; free virtual = 92844
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.336. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1eb32c4e2

Time (s): cpu = 00:03:56 ; elapsed = 00:03:46 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 57554 ; free virtual = 92819
Phase 4.1 Post Commit Optimization | Checksum: 1eb32c4e2

Time (s): cpu = 00:03:56 ; elapsed = 00:03:46 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 57559 ; free virtual = 92824

Phase 4.2 Post Placement Cleanup
Phase 2 Global Placement | Checksum: 131f92426

Time (s): cpu = 00:03:05 ; elapsed = 00:03:01 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 57586 ; free virtual = 92852

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 131f92426

Time (s): cpu = 00:03:05 ; elapsed = 00:03:02 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 57578 ; free virtual = 92844
Phase 4.2 Post Placement Cleanup | Checksum: 1eb32c4e2

Phase 3.2 Commit Most Macros & LUTRAMs

Time (s): cpu = 00:03:57 ; elapsed = 00:03:47 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 57576 ; free virtual = 92841
Phase 3.9 Commit Slice Clusters | Checksum: 160db767a

Time (s): cpu = 00:03:48 ; elapsed = 00:03:42 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 57562 ; free virtual = 92827
Phase 2 Global Placement | Checksum: 14def41b7

Time (s): cpu = 00:03:07 ; elapsed = 00:03:05 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 57576 ; free virtual = 92841

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros

Phase 3.10 Place Remaining
Phase 3.1 Commit Multi Column Macros | Checksum: 14def41b7

Time (s): cpu = 00:03:07 ; elapsed = 00:03:05 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 57554 ; free virtual = 92820
Phase 3.10 Place Remaining | Checksum: 218c7759d

Phase 3.2 Commit Most Macros & LUTRAMs

Time (s): cpu = 00:03:48 ; elapsed = 00:03:42 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 57559 ; free virtual = 92824
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1fc2263b8

Time (s): cpu = 00:03:43 ; elapsed = 00:03:39 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 57552 ; free virtual = 92817

Phase 3.8 Slice Area Swap

Phase 3.11 Re-assign LUT pins
Phase 3.8 Slice Area Swap | Checksum: 15235864c

Time (s): cpu = 00:03:44 ; elapsed = 00:03:40 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 57477 ; free virtual = 92742

Phase 3.9 Commit Slice Clusters
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1165e5791

Time (s): cpu = 00:03:07 ; elapsed = 00:03:03 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 57511 ; free virtual = 92777

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 79252f16

Time (s): cpu = 00:03:07 ; elapsed = 00:03:03 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 57490 ; free virtual = 92755

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 79252f16

Time (s): cpu = 00:03:07 ; elapsed = 00:03:03 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 57498 ; free virtual = 92763

Phase 3.5 Small Shape Clustering
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18b545c2f

Time (s): cpu = 00:03:09 ; elapsed = 00:03:07 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 57472 ; free virtual = 92738

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c0d737df

Time (s): cpu = 00:03:09 ; elapsed = 00:03:07 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 57437 ; free virtual = 92703

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c0d737df

Time (s): cpu = 00:03:09 ; elapsed = 00:03:07 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 57452 ; free virtual = 92717

Phase 3.5 Small Shape Clustering
Phase 3.11 Re-assign LUT pins | Checksum: 1f1262019

Time (s): cpu = 00:03:50 ; elapsed = 00:03:44 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 57446 ; free virtual = 92711

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 1f1262019

Time (s): cpu = 00:03:50 ; elapsed = 00:03:45 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 57447 ; free virtual = 92712
Phase 2 Global Placement | Checksum: 1bde7cafa

Time (s): cpu = 00:03:38 ; elapsed = 00:03:36 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 57454 ; free virtual = 92719

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3 Detail Placement | Checksum: 1f1262019

Time (s): cpu = 00:03:51 ; elapsed = 00:03:45 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 57476 ; free virtual = 92742
Phase 3.1 Commit Multi Column Macros | Checksum: 1bde7cafa

Time (s): cpu = 00:03:38 ; elapsed = 00:03:36 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 57484 ; free virtual = 92749

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 1.3 Build Placer Netlist Model | Checksum: 20802aea2

Time (s): cpu = 00:03:03 ; elapsed = 00:03:02 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 57443 ; free virtual = 92708

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20802aea2

Time (s): cpu = 00:03:03 ; elapsed = 00:03:02 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 57441 ; free virtual = 92706
Phase 1 Placer Initialization | Checksum: 20802aea2

Time (s): cpu = 00:03:03 ; elapsed = 00:03:02 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 57428 ; free virtual = 92694

Phase 2 Global Placement
Phase 3.5 Small Shape Clustering | Checksum: 13fa27e76

Time (s): cpu = 00:03:18 ; elapsed = 00:03:16 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 57443 ; free virtual = 92708
Phase 3.5 Small Shape Clustering | Checksum: 14f13feff

Time (s): cpu = 00:03:18 ; elapsed = 00:03:14 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 57428 ; free virtual = 92694

Phase 2.2 Physical Synthesis In Placer

Phase 3.6 DP Optimization

Phase 3.6 DP Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3671.629 ; gain = 0.000 ; free physical = 57411 ; free virtual = 92677

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 16e2ad8c7

Time (s): cpu = 00:03:37 ; elapsed = 00:03:37 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 57406 ; free virtual = 92671
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.3 Build Placer Netlist Model | Checksum: 204316f50

Time (s): cpu = 00:03:09 ; elapsed = 00:03:10 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57369 ; free virtual = 92635

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 204316f50

Time (s): cpu = 00:03:09 ; elapsed = 00:03:10 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57373 ; free virtual = 92638
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d60b3dab

Time (s): cpu = 00:03:40 ; elapsed = 00:03:38 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 57365 ; free virtual = 92630

Phase 3.3 Area Swap Optimization
Phase 1 Placer Initialization | Checksum: 204316f50

Time (s): cpu = 00:03:09 ; elapsed = 00:03:11 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57333 ; free virtual = 92599

Phase 2 Global Placement
Phase 3.3 Area Swap Optimization | Checksum: 164bbdf85

Time (s): cpu = 00:03:41 ; elapsed = 00:03:39 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 57335 ; free virtual = 92600

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 164bbdf85

Time (s): cpu = 00:03:41 ; elapsed = 00:03:39 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 57337 ; free virtual = 92603

Phase 3.5 Small Shape Clustering

Phase 2.1 Floorplanning
Phase 2 Global Placement | Checksum: 166a4adba

Time (s): cpu = 00:03:38 ; elapsed = 00:03:38 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 57328 ; free virtual = 92594

Phase 2.2 Physical Synthesis In Placer

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 166a4adba

Time (s): cpu = 00:03:39 ; elapsed = 00:03:39 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 57343 ; free virtual = 92609
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell

Phase 3.2 Commit Most Macros & LUTRAMs
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3671.637 ; gain = 0.000 ; free physical = 57341 ; free virtual = 92607

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2024344bd

Time (s): cpu = 00:03:22 ; elapsed = 00:03:23 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 57331 ; free virtual = 92597

Phase 4.1.1 Post Placement Optimization
Phase 3.6 DP Optimization | Checksum: 175036b9d

Time (s): cpu = 00:03:16 ; elapsed = 00:03:12 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 57342 ; free virtual = 92608

Phase 3.7 Flow Legalize Slice Clusters
Post Placement Optimization Initialization | Checksum: 137c112c9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 137c112c9

Time (s): cpu = 00:03:54 ; elapsed = 00:03:48 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 57354 ; free virtual = 92620
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.062. For the most accurate timing information please run report_timing.
Phase 2 Global Placement | Checksum: 12548b644

Time (s): cpu = 00:03:23 ; elapsed = 00:03:23 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 57363 ; free virtual = 92628
Phase 4.1.1 Post Placement Optimization | Checksum: 1490f73c1

Time (s): cpu = 00:03:55 ; elapsed = 00:03:48 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 57362 ; free virtual = 92628

Phase 3 Detail Placement
Phase 4.1 Post Commit Optimization | Checksum: 1490f73c1

Time (s): cpu = 00:03:55 ; elapsed = 00:03:48 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 57367 ; free virtual = 92633

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12548b644

Time (s): cpu = 00:03:23 ; elapsed = 00:03:23 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 57367 ; free virtual = 92632

Phase 3.2 Commit Most Macros & LUTRAMs

Phase 4.2 Post Placement Cleanup

Phase 2.2 Physical Synthesis In Placer
Phase 4.2 Post Placement Cleanup | Checksum: 1490f73c1

Time (s): cpu = 00:03:55 ; elapsed = 00:03:49 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 57333 ; free virtual = 92599
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell

Phase 2.1 Floorplanning
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3681.543 ; gain = 0.000 ; free physical = 57323 ; free virtual = 92589

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: c53166bc

Time (s): cpu = 00:03:37 ; elapsed = 00:03:25 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 57311 ; free virtual = 92577
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15a58659d

Time (s): cpu = 00:03:41 ; elapsed = 00:03:41 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 57296 ; free virtual = 92562

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 192d36457

Time (s): cpu = 00:03:41 ; elapsed = 00:03:41 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 57321 ; free virtual = 92586

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 192d36457

Time (s): cpu = 00:03:41 ; elapsed = 00:03:41 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 57320 ; free virtual = 92586
Phase 3.6 DP Optimization | Checksum: 1ec019d61

Time (s): cpu = 00:03:53 ; elapsed = 00:03:53 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57329 ; free virtual = 92594

Phase 2.2 Physical Synthesis In Placer

Phase 3.5 Small Shape Clustering
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 208132b84

Time (s): cpu = 00:03:25 ; elapsed = 00:03:25 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 57333 ; free virtual = 92598
Phase 1.3 Build Placer Netlist Model | Checksum: 2bc52c9bc

Time (s): cpu = 00:03:06 ; elapsed = 00:03:07 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57332 ; free virtual = 92597

Phase 1.4 Constrain Clocks/Macros
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 210f61af2

Time (s): cpu = 00:03:18 ; elapsed = 00:03:14 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 57331 ; free virtual = 92596

Phase 3.8 Slice Area Swap
Phase 1.4 Constrain Clocks/Macros | Checksum: 2bc52c9bc

Time (s): cpu = 00:03:06 ; elapsed = 00:03:07 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57309 ; free virtual = 92575
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell

Phase 3.7 Flow Legalize Slice Clusters
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3672.637 ; gain = 0.000 ; free physical = 57305 ; free virtual = 92571

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------



Phase 3.3 Area Swap Optimization
Phase 2.2 Physical Synthesis In Placer | Checksum: 16086c184

Time (s): cpu = 00:03:38 ; elapsed = 00:03:37 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 57304 ; free virtual = 92569
Phase 1 Placer Initialization | Checksum: 2bc52c9bc

Time (s): cpu = 00:03:06 ; elapsed = 00:03:07 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57301 ; free virtual = 92567

Phase 2 Global Placement
Phase 3.3 Area Swap Optimization | Checksum: 1aa0c9c1a

Time (s): cpu = 00:03:25 ; elapsed = 00:03:25 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 57299 ; free virtual = 92564

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1aa0c9c1a

Time (s): cpu = 00:03:25 ; elapsed = 00:03:25 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 57298 ; free virtual = 92564

Phase 3.5 Small Shape Clustering
Phase 2 Global Placement | Checksum: 108271cea

Time (s): cpu = 00:03:39 ; elapsed = 00:03:26 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 57313 ; free virtual = 92579

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 108271cea

Time (s): cpu = 00:03:39 ; elapsed = 00:03:26 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 57300 ; free virtual = 92565
Phase 3.8 Slice Area Swap | Checksum: 234c4d57f

Time (s): cpu = 00:03:19 ; elapsed = 00:03:15 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 57299 ; free virtual = 92565

Phase 3.2 Commit Most Macros & LUTRAMs

Phase 3.9 Commit Slice Clusters

Phase 2.1 Floorplanning
Phase 3.5 Small Shape Clustering | Checksum: 1ca019f5e

Time (s): cpu = 00:03:17 ; elapsed = 00:03:14 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 57302 ; free virtual = 92567

Phase 3.6 DP Optimization
Phase 3.9 Commit Slice Clusters | Checksum: 11fc269bc

Time (s): cpu = 00:03:58 ; elapsed = 00:03:49 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 57301 ; free virtual = 92566
Phase 3.5 Small Shape Clustering | Checksum: ae36e382

Time (s): cpu = 00:03:16 ; elapsed = 00:03:12 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 57294 ; free virtual = 92559

Phase 3.6 DP Optimization

Phase 3.10 Place Remaining
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 23918c916

Time (s): cpu = 00:03:56 ; elapsed = 00:03:55 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57284 ; free virtual = 92550

Phase 3.8 Slice Area Swap
Phase 3.10 Place Remaining | Checksum: 13c75a842

Time (s): cpu = 00:03:58 ; elapsed = 00:03:49 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 57259 ; free virtual = 92525

Phase 3.11 Re-assign LUT pins
Phase 2 Global Placement | Checksum: c37769bf

Time (s): cpu = 00:03:41 ; elapsed = 00:03:39 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 57277 ; free virtual = 92543

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c37769bf

Time (s): cpu = 00:03:41 ; elapsed = 00:03:40 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 57283 ; free virtual = 92549

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f6a519df

Time (s): cpu = 00:03:42 ; elapsed = 00:03:29 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 57263 ; free virtual = 92529

Phase 3.3 Area Swap Optimization
Phase 3.8 Slice Area Swap | Checksum: 186f55f72

Time (s): cpu = 00:03:57 ; elapsed = 00:03:56 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57238 ; free virtual = 92504
Phase 3.3 Area Swap Optimization | Checksum: 24036dc39

Time (s): cpu = 00:03:42 ; elapsed = 00:03:29 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 57239 ; free virtual = 92505

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 24036dc39

Time (s): cpu = 00:03:42 ; elapsed = 00:03:29 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 57237 ; free virtual = 92503
Phase 2.1 Floorplanning | Checksum: 1ac9bc163

Time (s): cpu = 00:03:11 ; elapsed = 00:03:10 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 57232 ; free virtual = 92498

Phase 3.9 Commit Slice Clusters

Phase 3.5 Small Shape Clustering

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3569.059 ; gain = 0.000 ; free physical = 57288 ; free virtual = 92553

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1763230e9

Time (s): cpu = 00:03:54 ; elapsed = 00:03:52 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 57291 ; free virtual = 92556
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25abe3cee

Time (s): cpu = 00:03:43 ; elapsed = 00:03:41 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 57281 ; free virtual = 92546

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 224df8bda

Time (s): cpu = 00:03:43 ; elapsed = 00:03:41 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 57271 ; free virtual = 92537

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 224df8bda

Time (s): cpu = 00:03:43 ; elapsed = 00:03:41 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 57270 ; free virtual = 92536

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1f92c9454

Time (s): cpu = 00:03:49 ; elapsed = 00:03:47 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 57270 ; free virtual = 92535

Phase 3.6 DP Optimization
Phase 2 Global Placement | Checksum: 11efaac4b

Time (s): cpu = 00:03:56 ; elapsed = 00:03:53 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 57265 ; free virtual = 92530

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11efaac4b

Time (s): cpu = 00:03:56 ; elapsed = 00:03:53 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 57265 ; free virtual = 92531
Phase 3.11 Re-assign LUT pins | Checksum: 17d848658

Time (s): cpu = 00:04:02 ; elapsed = 00:03:52 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 57257 ; free virtual = 92523

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.5 Small Shape Clustering | Checksum: 12e28d288

Time (s): cpu = 00:03:47 ; elapsed = 00:03:47 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 57264 ; free virtual = 92530

Phase 3.12 Pipeline Register Optimization

Phase 3.6 DP Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 17d848658

Time (s): cpu = 00:04:02 ; elapsed = 00:03:53 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 57262 ; free virtual = 92527
Phase 3 Detail Placement | Checksum: 17d848658

Time (s): cpu = 00:04:02 ; elapsed = 00:03:53 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 57260 ; free virtual = 92525

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 3.5 Small Shape Clustering | Checksum: 1b20eccf5

Time (s): cpu = 00:03:31 ; elapsed = 00:03:32 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 57224 ; free virtual = 92490
Phase 2.1 Floorplanning | Checksum: 236bf4dbb

Time (s): cpu = 00:03:19 ; elapsed = 00:03:21 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57224 ; free virtual = 92490

Phase 3.6 DP Optimization
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b36257fa

Time (s): cpu = 00:03:58 ; elapsed = 00:03:55 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 57169 ; free virtual = 92435
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 102306501

Time (s): cpu = 00:03:58 ; elapsed = 00:03:55 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 57151 ; free virtual = 92417

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 102306501

Time (s): cpu = 00:03:58 ; elapsed = 00:03:55 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 57150 ; free virtual = 92416

Phase 3.5 Small Shape Clustering
Phase 2.1 Floorplanning | Checksum: 289ab5e87

Time (s): cpu = 00:03:14 ; elapsed = 00:03:15 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57123 ; free virtual = 92388

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a9fa0972

Phase 4.1.1.1 BUFG Insertion
Phase 3.9 Commit Slice Clusters | Checksum: 1fbd3a9d9

Time (s): cpu = 00:03:34 ; elapsed = 00:03:24 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 57117 ; free virtual = 92383
Phase 3.6 DP Optimization | Checksum: 65b1bd17

Time (s): cpu = 00:03:32 ; elapsed = 00:03:29 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 57117 ; free virtual = 92383

Phase 3.7 Flow Legalize Slice Clusters

Phase 3.10 Place Remaining
Phase 3.5 Small Shape Clustering | Checksum: 22ee4112c

Time (s): cpu = 00:03:49 ; elapsed = 00:03:36 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 57101 ; free virtual = 92366
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.

Phase 3.6 DP Optimization
Phase 3.10 Place Remaining | Checksum: 20892f791

Time (s): cpu = 00:03:34 ; elapsed = 00:03:24 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 57104 ; free virtual = 92369
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a9fa0972

Time (s): cpu = 00:04:07 ; elapsed = 00:03:57 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 57082 ; free virtual = 92348

Phase 3.11 Re-assign LUT pins
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.087. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e18857f6

Time (s): cpu = 00:04:07 ; elapsed = 00:03:57 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 57064 ; free virtual = 92330
Phase 4.1 Post Commit Optimization | Checksum: 1e18857f6

Time (s): cpu = 00:04:07 ; elapsed = 00:03:57 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 57067 ; free virtual = 92332

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e18857f6

Time (s): cpu = 00:04:08 ; elapsed = 00:03:58 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 57050 ; free virtual = 92316

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3595.098 ; gain = 0.000 ; free physical = 57073 ; free virtual = 92339

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c938931e

Time (s): cpu = 00:03:26 ; elapsed = 00:03:24 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 57064 ; free virtual = 92330
Phase 3.9 Commit Slice Clusters | Checksum: 139c69f7d

Time (s): cpu = 00:04:12 ; elapsed = 00:04:05 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57067 ; free virtual = 92333

Phase 3.10 Place Remaining
Phase 3.5 Small Shape Clustering | Checksum: 2473daf59

Time (s): cpu = 00:03:51 ; elapsed = 00:03:49 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 57049 ; free virtual = 92314
Phase 3.10 Place Remaining | Checksum: 1f62bea21

Time (s): cpu = 00:04:12 ; elapsed = 00:04:05 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57052 ; free virtual = 92317
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 8c645d41

Time (s): cpu = 00:03:35 ; elapsed = 00:03:32 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 57053 ; free virtual = 92319

Phase 3.8 Slice Area Swap

Phase 3.6 DP Optimization

Phase 3.11 Re-assign LUT pins
Phase 3.11 Re-assign LUT pins | Checksum: 148439b75

Time (s): cpu = 00:03:37 ; elapsed = 00:03:27 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 57017 ; free virtual = 92283

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 148439b75

Time (s): cpu = 00:03:38 ; elapsed = 00:03:27 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 57023 ; free virtual = 92288
Phase 3 Detail Placement | Checksum: 148439b75

Time (s): cpu = 00:03:38 ; elapsed = 00:03:28 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 57016 ; free virtual = 92281
Phase 3.8 Slice Area Swap | Checksum: b36ba43f

Time (s): cpu = 00:03:36 ; elapsed = 00:03:33 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 57012 ; free virtual = 92278

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 3.9 Commit Slice Clusters
Phase 3.11 Re-assign LUT pins | Checksum: 1b3f043ac

Time (s): cpu = 00:04:14 ; elapsed = 00:04:07 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57016 ; free virtual = 92282

Phase 3.12 Pipeline Register Optimization
Phase 3.6 DP Optimization | Checksum: 20e7e7534

Time (s): cpu = 00:03:37 ; elapsed = 00:03:33 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 57046 ; free virtual = 92312
Phase 3.12 Pipeline Register Optimization | Checksum: 1b3f043ac

Time (s): cpu = 00:04:14 ; elapsed = 00:04:07 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57046 ; free virtual = 92312
Phase 3 Detail Placement | Checksum: 1b3f043ac

Time (s): cpu = 00:04:14 ; elapsed = 00:04:07 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57046 ; free virtual = 92311

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.6 DP Optimization | Checksum: 165c913bd

Time (s): cpu = 00:03:30 ; elapsed = 00:03:27 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 57042 ; free virtual = 92307

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 3.7 Flow Legalize Slice Clusters
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.3 Placer Reporting
Phase 3.5 Small Shape Clustering | Checksum: a09b132b

Time (s): cpu = 00:04:06 ; elapsed = 00:04:03 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 57031 ; free virtual = 92297

Phase 3.6 DP Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4.3 Placer Reporting | Checksum: 2c2c9459a

Time (s): cpu = 00:04:20 ; elapsed = 00:04:11 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 57006 ; free virtual = 92272

Phase 4.4 Final Placement Cleanup
Phase 3.6 DP Optimization | Checksum: 103c5b338

Time (s): cpu = 00:03:30 ; elapsed = 00:03:26 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 57021 ; free virtual = 92287

Phase 3.7 Flow Legalize Slice Clusters
Phase 4.4 Final Placement Cleanup | Checksum: 2a46d3dc6

Time (s): cpu = 00:04:21 ; elapsed = 00:04:11 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 57027 ; free virtual = 92292
Phase 3.6 DP Optimization | Checksum: 133fe9aa3

Time (s): cpu = 00:03:58 ; elapsed = 00:03:57 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 57032 ; free virtual = 92298

Phase 3.7 Flow Legalize Slice Clusters
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a46d3dc6

Time (s): cpu = 00:04:21 ; elapsed = 00:04:11 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 57055 ; free virtual = 92320
Phase 2 Global Placement | Checksum: 184684cbd

Time (s): cpu = 00:03:31 ; elapsed = 00:03:28 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 57097 ; free virtual = 92363

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros

Phase 4.1.1 Post Placement Optimization
Phase 3.1 Commit Multi Column Macros | Checksum: 184684cbd

Time (s): cpu = 00:03:31 ; elapsed = 00:03:28 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 57109 ; free virtual = 92375

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 117b17c5e

Phase 4.1.1.1 BUFG Insertion
Ending Placer Task | Checksum: 1cf794edd

Time (s): cpu = 00:04:21 ; elapsed = 00:04:11 . Memory (MB): peak = 3728.316 ; gain = 613.344 ; free physical = 57106 ; free virtual = 92371
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:54 ; elapsed = 00:04:33 . Memory (MB): peak = 3728.316 ; gain = 994.039 ; free physical = 57106 ; free virtual = 92372
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X0Y6_placed.dcp

Phase 3.2 Commit Most Macros & LUTRAMs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Post Placement Optimization Initialization | Checksum: dbba373f

Phase 4.1.1.1 BUFG Insertion
INFO: [Timing 38-480] Writing timing data to binary archive.
Phase 4.1.1.1 BUFG Insertion | Checksum: 117b17c5e
Writing placer database...

Time (s): cpu = 00:04:17 ; elapsed = 00:04:10 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57095 ; free virtual = 92360
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.196. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1153cf753

Time (s): cpu = 00:04:17 ; elapsed = 00:04:10 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57081 ; free virtual = 92352
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1 Post Commit Optimization | Checksum: 1153cf753

Time (s): cpu = 00:04:17 ; elapsed = 00:04:10 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57062 ; free virtual = 92339
Phase 4.1.1.1 BUFG Insertion | Checksum: dbba373f

Time (s): cpu = 00:03:42 ; elapsed = 00:03:32 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 57051 ; free virtual = 92334

Phase 4.2 Post Placement Cleanup
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.348. For the most accurate timing information please run report_timing.
Phase 4.2 Post Placement Cleanup | Checksum: 1153cf753

Time (s): cpu = 00:04:17 ; elapsed = 00:04:10 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 57047 ; free virtual = 92335
Phase 4.1.1 Post Placement Optimization | Checksum: db092989

Time (s): cpu = 00:03:42 ; elapsed = 00:03:32 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 57042 ; free virtual = 92332
Phase 4.1 Post Commit Optimization | Checksum: db092989

Time (s): cpu = 00:03:42 ; elapsed = 00:03:32 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 57031 ; free virtual = 92326
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1e39e3607

Time (s): cpu = 00:03:33 ; elapsed = 00:03:31 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 57033 ; free virtual = 92329

Phase 3.8 Slice Area Swap
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1e79c149e

Time (s): cpu = 00:03:40 ; elapsed = 00:03:36 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 57002 ; free virtual = 92298

Phase 3.8 Slice Area Swap

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: db092989

Time (s): cpu = 00:03:43 ; elapsed = 00:03:32 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 56975 ; free virtual = 92280
Phase 3.6 DP Optimization | Checksum: 139adf4fe

Time (s): cpu = 00:03:43 ; elapsed = 00:03:44 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 56989 ; free virtual = 92296
Phase 3.8 Slice Area Swap | Checksum: 1e984dcc5

Time (s): cpu = 00:03:34 ; elapsed = 00:03:31 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 56979 ; free virtual = 92287
Phase 3.8 Slice Area Swap | Checksum: 1d77befad

Time (s): cpu = 00:03:41 ; elapsed = 00:03:37 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 56987 ; free virtual = 92294

Phase 3.9 Commit Slice Clusters

Phase 3.9 Commit Slice Clusters

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 9c1bf36d

Time (s): cpu = 00:03:33 ; elapsed = 00:03:29 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 57030 ; free virtual = 92343

Phase 3.8 Slice Area Swap
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13697aa2f

Time (s): cpu = 00:03:34 ; elapsed = 00:03:31 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 56998 ; free virtual = 92312

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a0049046

Time (s): cpu = 00:03:34 ; elapsed = 00:03:31 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 56977 ; free virtual = 92295

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a0049046

Time (s): cpu = 00:03:34 ; elapsed = 00:03:31 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 56972 ; free virtual = 92290
Phase 3.8 Slice Area Swap | Checksum: f441326d

Time (s): cpu = 00:03:33 ; elapsed = 00:03:29 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 56965 ; free virtual = 92284

Phase 3.5 Small Shape Clustering

Phase 3.9 Commit Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1dc6b0745

Time (s): cpu = 00:04:01 ; elapsed = 00:04:01 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 56995 ; free virtual = 92317

Phase 3.8 Slice Area Swap
Phase 3.6 DP Optimization | Checksum: 14df24468

Time (s): cpu = 00:04:04 ; elapsed = 00:04:02 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 56940 ; free virtual = 92266

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.8 Slice Area Swap | Checksum: 122b9700c

Time (s): cpu = 00:04:03 ; elapsed = 00:04:03 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 56830 ; free virtual = 92164

Phase 3.9 Commit Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1fe415ceb

Time (s): cpu = 00:03:47 ; elapsed = 00:03:47 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 56862 ; free virtual = 92196

Phase 3.8 Slice Area Swap
Phase 3.9 Commit Slice Clusters | Checksum: 1117bea79

Time (s): cpu = 00:03:51 ; elapsed = 00:03:42 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 56794 ; free virtual = 92132
Writing XDEF routing.
Writing XDEF routing logical nets.

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 147da696a

Time (s): cpu = 00:03:51 ; elapsed = 00:03:42 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 56768 ; free virtual = 92113
Writing XDEF routing special nets.

Phase 3.11 Re-assign LUT pins
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3732.324 ; gain = 0.000 ; free physical = 56770 ; free virtual = 92120
Phase 3.8 Slice Area Swap | Checksum: 1fd974598

Time (s): cpu = 00:03:47 ; elapsed = 00:03:48 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 56755 ; free virtual = 92105

Phase 3.9 Commit Slice Clusters
Phase 3.6 DP Optimization | Checksum: 1be9aa864

Phase 4.3 Placer Reporting

Time (s): cpu = 00:04:03 ; elapsed = 00:03:49 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 56776 ; free virtual = 92127

Phase 3.7 Flow Legalize Slice Clusters

Phase 4.3 Placer Reporting
Phase 3.6 DP Optimization | Checksum: 2382a3956

Time (s): cpu = 00:04:02 ; elapsed = 00:04:01 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 56805 ; free virtual = 92156
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 2171aa687

Time (s): cpu = 00:04:08 ; elapsed = 00:04:06 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 56804 ; free virtual = 92155

Phase 2.2 Physical Synthesis In Placer

Phase 3.8 Slice Area Swap

Phase 3.7 Flow Legalize Slice Clusters
Phase 4.3 Placer Reporting | Checksum: 24b5d9e25

Time (s): cpu = 00:04:35 ; elapsed = 00:04:26 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 56768 ; free virtual = 92119

Phase 4.4 Final Placement Cleanup
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3668.629 ; gain = 0.000 ; free physical = 56763 ; free virtual = 92114

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 4.3 Placer Reporting | Checksum: 150c8f46a

Time (s): cpu = 00:04:20 ; elapsed = 00:04:14 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 56766 ; free virtual = 92117

Phase 4.4 Final Placement Cleanup
Phase 2.2 Physical Synthesis In Placer | Checksum: 20f6a1c48

Time (s): cpu = 00:03:44 ; elapsed = 00:03:44 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 56762 ; free virtual = 92113
Phase 3.11 Re-assign LUT pins | Checksum: 169023f17

Time (s): cpu = 00:03:53 ; elapsed = 00:03:44 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 56752 ; free virtual = 92104

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 169023f17

Time (s): cpu = 00:03:53 ; elapsed = 00:03:44 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 56760 ; free virtual = 92111
Phase 4.4 Final Placement Cleanup | Checksum: 18ff8c7fb

Time (s): cpu = 00:04:21 ; elapsed = 00:04:14 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 56757 ; free virtual = 92108
Phase 3 Detail Placement | Checksum: 169023f17

Time (s): cpu = 00:03:53 ; elapsed = 00:03:44 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 56739 ; free virtual = 92090
Phase 4.4 Final Placement Cleanup | Checksum: 288077675

Time (s): cpu = 00:04:35 ; elapsed = 00:04:26 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 56740 ; free virtual = 92092

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 3.8 Slice Area Swap | Checksum: 1525c6de2

Time (s): cpu = 00:04:08 ; elapsed = 00:04:06 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 56729 ; free virtual = 92080

Phase 3.9 Commit Slice Clusters
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18ff8c7fb

Time (s): cpu = 00:04:21 ; elapsed = 00:04:15 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 56755 ; free virtual = 92108
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 288077675

Time (s): cpu = 00:04:36 ; elapsed = 00:04:27 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 56805 ; free virtual = 92160
Ending Placer Task | Checksum: 107c38d45

Time (s): cpu = 00:04:21 ; elapsed = 00:04:15 . Memory (MB): peak = 3673.938 ; gain = 557.969 ; free physical = 56848 ; free virtual = 92203
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:52 ; elapsed = 00:04:34 . Memory (MB): peak = 3673.938 ; gain = 875.664 ; free physical = 56850 ; free virtual = 92206
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X3Y0_placed.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Placer Task | Checksum: 20aa1aa98

Time (s): cpu = 00:04:36 ; elapsed = 00:04:27 . Memory (MB): peak = 3710.992 ; gain = 594.328 ; free physical = 56838 ; free virtual = 92193
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:05 ; elapsed = 00:04:46 . Memory (MB): peak = 3710.992 ; gain = 976.719 ; free physical = 56833 ; free virtual = 92189
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X0Y3_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 3.9 Commit Slice Clusters | Checksum: 2726fba33

Time (s): cpu = 00:03:54 ; elapsed = 00:03:45 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 56782 ; free virtual = 92177
Phase 3.6 DP Optimization | Checksum: a7359c3a

Time (s): cpu = 00:04:17 ; elapsed = 00:04:14 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 56782 ; free virtual = 92177
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X0Y6/X0Y6_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3732.324 ; gain = 4.008 ; free physical = 56863 ; free virtual = 92180
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'

Phase 3.7 Flow Legalize Slice Clusters
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 288bdf724

Time (s): cpu = 00:03:54 ; elapsed = 00:03:45 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 56842 ; free virtual = 92176

Phase 3.11 Re-assign LUT pins
Phase 3.9 Commit Slice Clusters | Checksum: 1652e19a3

Time (s): cpu = 00:03:48 ; elapsed = 00:03:40 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 56817 ; free virtual = 92162
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 23095fd5b

Time (s): cpu = 00:04:07 ; elapsed = 00:03:53 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 56789 ; free virtual = 92136

Phase 3.8 Slice Area Swap

Phase 4.1.1 Post Placement Optimization

Phase 3.10 Place Remaining
Post Placement Optimization Initialization | Checksum: 230ca515b

Phase 4.1.1.1 BUFG Insertion
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 25c15b721

Time (s): cpu = 00:04:06 ; elapsed = 00:04:04 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 56758 ; free virtual = 92119

Phase 3.8 Slice Area Swap
Phase 3.5 Small Shape Clustering | Checksum: 1d663c0db

Time (s): cpu = 00:03:42 ; elapsed = 00:03:39 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 56723 ; free virtual = 92084
Phase 3.10 Place Remaining | Checksum: 103f74312

Time (s): cpu = 00:03:49 ; elapsed = 00:03:40 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 56726 ; free virtual = 92088

Phase 3.11 Re-assign LUT pins

Phase 3.6 DP Optimization
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 230ca515b

Time (s): cpu = 00:03:57 ; elapsed = 00:03:48 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 56706 ; free virtual = 92078
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.863. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f586aa28

Time (s): cpu = 00:03:57 ; elapsed = 00:03:48 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 56697 ; free virtual = 92074
Phase 3.8 Slice Area Swap | Checksum: 1f8e7d723

Time (s): cpu = 00:04:07 ; elapsed = 00:04:05 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 56666 ; free virtual = 92044
Phase 4.1 Post Commit Optimization | Checksum: 1f586aa28

Time (s): cpu = 00:03:57 ; elapsed = 00:03:48 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 56680 ; free virtual = 92060

Phase 3.9 Commit Slice Clusters
Phase 3.8 Slice Area Swap | Checksum: 214b201f4

Time (s): cpu = 00:04:08 ; elapsed = 00:03:54 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 56696 ; free virtual = 92081

Phase 4.2 Post Placement Cleanup
Phase 3.9 Commit Slice Clusters | Checksum: bf4d8c6d

Time (s): cpu = 00:03:47 ; elapsed = 00:03:39 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 56699 ; free virtual = 92087

Phase 3.9 Commit Slice Clusters
Phase 4.2 Post Placement Cleanup | Checksum: 1f586aa28

Time (s): cpu = 00:03:58 ; elapsed = 00:03:48 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 56712 ; free virtual = 92100
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 98948d66

Time (s): cpu = 00:04:19 ; elapsed = 00:04:16 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 56730 ; free virtual = 92121

Phase 3.8 Slice Area Swap

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 144798d64

Time (s): cpu = 00:03:48 ; elapsed = 00:03:39 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 56680 ; free virtual = 92077

Phase 3.11 Re-assign LUT pins
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3715.000 ; gain = 0.000 ; free physical = 56655 ; free virtual = 92069
Phase 3.11 Re-assign LUT pins | Checksum: 190b27513

Time (s): cpu = 00:03:57 ; elapsed = 00:03:48 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 56650 ; free virtual = 92065

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 190b27513

Time (s): cpu = 00:03:57 ; elapsed = 00:03:48 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 56655 ; free virtual = 92071
Phase 3 Detail Placement | Checksum: 190b27513

Time (s): cpu = 00:03:57 ; elapsed = 00:03:48 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 56640 ; free virtual = 92057
Phase 3.8 Slice Area Swap | Checksum: 63f7dccd

Time (s): cpu = 00:04:21 ; elapsed = 00:04:18 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 56639 ; free virtual = 92056

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 3.9 Commit Slice Clusters
Phase 3.11 Re-assign LUT pins | Checksum: e205a630

Time (s): cpu = 00:03:51 ; elapsed = 00:03:43 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 56664 ; free virtual = 92083

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: e205a630

Time (s): cpu = 00:03:52 ; elapsed = 00:03:43 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 56668 ; free virtual = 92089
Phase 3 Detail Placement | Checksum: e205a630

Time (s): cpu = 00:03:52 ; elapsed = 00:03:43 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 56663 ; free virtual = 92085

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 3.9 Commit Slice Clusters | Checksum: 118541318

Time (s): cpu = 00:04:19 ; elapsed = 00:04:12 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 56654 ; free virtual = 92078
Phase 3.11 Re-assign LUT pins | Checksum: 1834258a9

Time (s): cpu = 00:03:50 ; elapsed = 00:03:41 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 56655 ; free virtual = 92081

Phase 3.12 Pipeline Register Optimization

Phase 3.10 Place Remaining
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3.9 Commit Slice Clusters | Checksum: e02b3973

Time (s): cpu = 00:04:01 ; elapsed = 00:03:56 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 56665 ; free virtual = 92092
Phase 3.12 Pipeline Register Optimization | Checksum: 1834258a9

Time (s): cpu = 00:03:50 ; elapsed = 00:03:41 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 56664 ; free virtual = 92091
Phase 3.10 Place Remaining | Checksum: b811c309

Time (s): cpu = 00:04:19 ; elapsed = 00:04:12 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 56659 ; free virtual = 92086
Phase 3 Detail Placement | Checksum: 1834258a9

Time (s): cpu = 00:03:50 ; elapsed = 00:03:41 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 56656 ; free virtual = 92084

Phase 3.10 Place Remaining

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 3.11 Re-assign LUT pins
Phase 3.10 Place Remaining | Checksum: 1a49b3ffa

Time (s): cpu = 00:04:01 ; elapsed = 00:03:56 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 56669 ; free virtual = 92099
Writing XDEF routing.

Phase 2.2 Physical Synthesis In Placer
Writing XDEF routing logical nets.

Phase 3.11 Re-assign LUT pins
Writing XDEF routing special nets.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3670.941 ; gain = 0.000 ; free physical = 56634 ; free virtual = 92074

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


INFO: [Timing 38-35] Done setting XDC timing constraints.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3677.945 ; gain = 0.000 ; free physical = 56639 ; free virtual = 92080
Phase 2.2 Physical Synthesis In Placer | Checksum: 1f7b90bb9

Time (s): cpu = 00:03:39 ; elapsed = 00:03:39 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 56643 ; free virtual = 92084
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2 Global Placement | Checksum: 18284fe98

Time (s): cpu = 00:03:40 ; elapsed = 00:03:39 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 56614 ; free virtual = 92055

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18284fe98

Time (s): cpu = 00:03:41 ; elapsed = 00:03:39 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 56607 ; free virtual = 92048

Phase 3.2 Commit Most Macros & LUTRAMs

Phase 4.1.1 Post Placement Optimization
Phase 3.11 Re-assign LUT pins | Checksum: 21862b45

Time (s): cpu = 00:04:21 ; elapsed = 00:04:14 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 56607 ; free virtual = 92051

Phase 3.12 Pipeline Register Optimization
Post Placement Optimization Initialization | Checksum: 81d27ce5

Phase 4.1.1.1 BUFG Insertion
Phase 3.12 Pipeline Register Optimization | Checksum: 21862b45

Time (s): cpu = 00:04:21 ; elapsed = 00:04:14 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 56617 ; free virtual = 92061
Phase 3 Detail Placement | Checksum: 21862b45

Time (s): cpu = 00:04:21 ; elapsed = 00:04:14 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 56619 ; free virtual = 92063
Phase 3.9 Commit Slice Clusters | Checksum: 1d2756b47

Time (s): cpu = 00:04:23 ; elapsed = 00:04:15 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 56617 ; free virtual = 92062
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 3.10 Place Remaining

Phase 4.1.1 Post Placement Optimization
Phase 4.1.1.1 BUFG Insertion | Checksum: 81d27ce5

Time (s): cpu = 00:04:01 ; elapsed = 00:03:52 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 56617 ; free virtual = 92063
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.284. For the most accurate timing information please run report_timing.
Phase 3.10 Place Remaining | Checksum: 1b30faa5e

Time (s): cpu = 00:04:23 ; elapsed = 00:04:15 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 56612 ; free virtual = 92058
Post Placement Optimization Initialization | Checksum: ec0505ea

Phase 4.1.1.1 BUFG Insertion

Phase 3.11 Re-assign LUT pins
Phase 3.11 Re-assign LUT pins | Checksum: 1c91668cd

Time (s): cpu = 00:04:03 ; elapsed = 00:03:59 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 56605 ; free virtual = 92051

Phase 3.12 Pipeline Register Optimization
Phase 4.1.1 Post Placement Optimization | Checksum: ee2c996f

Time (s): cpu = 00:04:01 ; elapsed = 00:03:52 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 56613 ; free virtual = 92059

Phase 4.1.1 Post Placement Optimization
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 3.12 Pipeline Register Optimization | Checksum: 1c91668cd

Time (s): cpu = 00:04:03 ; elapsed = 00:03:59 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 56613 ; free virtual = 92060
Phase 4.1 Post Commit Optimization | Checksum: ee2c996f

Time (s): cpu = 00:04:01 ; elapsed = 00:03:52 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 56615 ; free virtual = 92061
Phase 4.1.1.1 BUFG Insertion | Checksum: ec0505ea

Time (s): cpu = 00:03:55 ; elapsed = 00:03:47 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 56609 ; free virtual = 92056
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.577. For the most accurate timing information please run report_timing.
Post Placement Optimization Initialization | Checksum: 14f642ba9

Phase 4.1.1.1 BUFG Insertion
Phase 3 Detail Placement | Checksum: 1c91668cd

Time (s): cpu = 00:04:04 ; elapsed = 00:03:59 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 56599 ; free virtual = 92046

Phase 4.2 Post Placement Cleanup
Phase 4.1.1 Post Placement Optimization | Checksum: 12ff312c4

Time (s): cpu = 00:03:56 ; elapsed = 00:03:47 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 56607 ; free virtual = 92055
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4.1 Post Commit Optimization | Checksum: 12ff312c4

Time (s): cpu = 00:03:56 ; elapsed = 00:03:47 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 56605 ; free virtual = 92053

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.2 Post Placement Cleanup | Checksum: ee2c996f

Time (s): cpu = 00:04:02 ; elapsed = 00:03:53 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 56608 ; free virtual = 92057
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e79dd4e5

Time (s): cpu = 00:03:42 ; elapsed = 00:03:41 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 56604 ; free virtual = 92053

Phase 4.2 Post Placement Cleanup
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y0/X3Y0_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3677.945 ; gain = 4.008 ; free physical = 56695 ; free virtual = 92059
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Phase 3.3 Area Swap Optimization
Phase 4.1.1.1 BUFG Insertion | Checksum: 14f642ba9

Time (s): cpu = 00:03:53 ; elapsed = 00:03:44 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 56674 ; free virtual = 92038
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.724. For the most accurate timing information please run report_timing.
Phase 4.2 Post Placement Cleanup | Checksum: 12ff312c4

Time (s): cpu = 00:03:56 ; elapsed = 00:03:47 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 56698 ; free virtual = 92062
Phase 3.3 Area Swap Optimization | Checksum: 2151cc94c

Time (s): cpu = 00:03:42 ; elapsed = 00:03:41 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 56700 ; free virtual = 92064

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2151cc94c

Time (s): cpu = 00:03:42 ; elapsed = 00:03:41 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 56694 ; free virtual = 92058
Phase 4.1.1 Post Placement Optimization | Checksum: 190700cdc

Time (s): cpu = 00:03:53 ; elapsed = 00:03:44 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 56690 ; free virtual = 92056

Phase 3.5 Small Shape Clustering
Phase 4.1 Post Commit Optimization | Checksum: 190700cdc

Time (s): cpu = 00:03:53 ; elapsed = 00:03:45 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 56667 ; free virtual = 92034
Phase 2 Global Placement | Checksum: 2146b47e9

Time (s): cpu = 00:03:55 ; elapsed = 00:03:54 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 56683 ; free virtual = 92050
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros

Phase 4.2 Post Placement Cleanup
Phase 3.1 Commit Multi Column Macros | Checksum: 2146b47e9

Time (s): cpu = 00:03:55 ; elapsed = 00:03:54 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 56687 ; free virtual = 92054

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 4.2 Post Placement Cleanup | Checksum: 190700cdc

Time (s): cpu = 00:03:54 ; elapsed = 00:03:45 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 56672 ; free virtual = 92040
Phase 3.11 Re-assign LUT pins | Checksum: 2a5ffbb2b

Time (s): cpu = 00:04:25 ; elapsed = 00:04:17 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 56636 ; free virtual = 92004

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 112f2a23a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.

Phase 4.1.1 Post Placement Optimization
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X0Y3/X0Y3_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3715.000 ; gain = 4.008 ; free physical = 56701 ; free virtual = 91989
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Phase 4.1.1.1 BUFG Insertion | Checksum: 112f2a23a

Time (s): cpu = 00:04:24 ; elapsed = 00:04:17 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 56718 ; free virtual = 92006
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.682. For the most accurate timing information please run report_timing.
Post Placement Optimization Initialization | Checksum: 278038f5f

Phase 4.1.1.1 BUFG Insertion
Phase 4.1.1 Post Placement Optimization | Checksum: 1b195f653

Time (s): cpu = 00:04:24 ; elapsed = 00:04:17 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 56716 ; free virtual = 92003
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1 Post Commit Optimization | Checksum: 1b195f653

Time (s): cpu = 00:04:25 ; elapsed = 00:04:18 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 56699 ; free virtual = 91987
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26af442a8

Time (s): cpu = 00:03:57 ; elapsed = 00:03:56 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 56696 ; free virtual = 91984

Phase 3.3 Area Swap Optimization
Phase 4.1.1.1 BUFG Insertion | Checksum: 278038f5f

Time (s): cpu = 00:04:06 ; elapsed = 00:04:02 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 56690 ; free virtual = 91978
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.282. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 3.9 Commit Slice Clusters | Checksum: cdc68a77

Time (s): cpu = 00:04:20 ; elapsed = 00:04:13 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 56690 ; free virtual = 91977
Phase 3.3 Area Swap Optimization | Checksum: 1b399d7e1

Time (s): cpu = 00:03:57 ; elapsed = 00:03:56 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 56693 ; free virtual = 91980

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b399d7e1

Time (s): cpu = 00:03:57 ; elapsed = 00:03:56 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 56694 ; free virtual = 91981
Phase 4.2 Post Placement Cleanup | Checksum: 1b195f653

Time (s): cpu = 00:04:25 ; elapsed = 00:04:18 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 56699 ; free virtual = 91986
Phase 4.1.1 Post Placement Optimization | Checksum: 18788bd77

Time (s): cpu = 00:04:06 ; elapsed = 00:04:02 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 56697 ; free virtual = 91985

Phase 3.5 Small Shape Clustering

Phase 3.10 Place Remaining
Phase 4.1 Post Commit Optimization | Checksum: 18788bd77

Time (s): cpu = 00:04:07 ; elapsed = 00:04:02 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 56677 ; free virtual = 91965
Phase 3.10 Place Remaining | Checksum: eee5148b

Time (s): cpu = 00:04:21 ; elapsed = 00:04:14 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 56690 ; free virtual = 91977

Phase 4.2 Post Placement Cleanup

Phase 3.11 Re-assign LUT pins
Phase 4.2 Post Placement Cleanup | Checksum: 18788bd77

Time (s): cpu = 00:04:07 ; elapsed = 00:04:02 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 56689 ; free virtual = 91977

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3827.105 ; gain = 0.000 ; free physical = 56664 ; free virtual = 91952

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 3.9 Commit Slice Clusters | Checksum: 58182272

Time (s): cpu = 00:04:35 ; elapsed = 00:04:26 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 56653 ; free virtual = 91940
Phase 2.2 Physical Synthesis In Placer | Checksum: 13e94decd

Time (s): cpu = 00:03:45 ; elapsed = 00:03:45 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 56652 ; free virtual = 91939

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 5f716f97

Time (s): cpu = 00:04:35 ; elapsed = 00:04:26 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 56629 ; free virtual = 91917
Phase 3.9 Commit Slice Clusters | Checksum: 16ac3c510

Time (s): cpu = 00:04:25 ; elapsed = 00:04:04 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 56629 ; free virtual = 91916

Phase 3.11 Re-assign LUT pins

Phase 4.3 Placer Reporting

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 1900e0e97

Time (s): cpu = 00:04:26 ; elapsed = 00:04:04 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 56629 ; free virtual = 91917
Phase 4.3 Placer Reporting | Checksum: 17991ba59

Time (s): cpu = 00:04:39 ; elapsed = 00:04:32 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 56633 ; free virtual = 91921

Phase 4.4 Final Placement Cleanup

Phase 3.11 Re-assign LUT pins

Phase 4.3 Placer Reporting
Phase 4.4 Final Placement Cleanup | Checksum: 17991ba59

Time (s): cpu = 00:04:39 ; elapsed = 00:04:32 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 56652 ; free virtual = 91940
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17991ba59

Time (s): cpu = 00:04:39 ; elapsed = 00:04:32 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 56653 ; free virtual = 91941

Phase 2.2 Physical Synthesis In Placer
Phase 4.3 Placer Reporting | Checksum: 2388b79cf

Time (s): cpu = 00:04:36 ; elapsed = 00:04:27 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 56716 ; free virtual = 92004

Phase 4.4 Final Placement Cleanup
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3.11 Re-assign LUT pins | Checksum: 14b36dfe9

Time (s): cpu = 00:04:24 ; elapsed = 00:04:17 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 56711 ; free virtual = 91999
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3669.395 ; gain = 0.000 ; free physical = 56719 ; free virtual = 92007

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------



Phase 3.12 Pipeline Register Optimization
Phase 2.2 Physical Synthesis In Placer | Checksum: 2bac927a6

Time (s): cpu = 00:03:53 ; elapsed = 00:03:54 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 56717 ; free virtual = 92004
Ending Placer Task | Checksum: 106549a63

Time (s): cpu = 00:04:39 ; elapsed = 00:04:32 . Memory (MB): peak = 3709.000 ; gain = 594.328 ; free physical = 56715 ; free virtual = 92002
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:09 ; elapsed = 00:04:53 . Memory (MB): peak = 3709.000 ; gain = 988.719 ; free physical = 56709 ; free virtual = 91997
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X1Y3_placed.dcp
Phase 3.12 Pipeline Register Optimization | Checksum: 14b36dfe9

Time (s): cpu = 00:04:24 ; elapsed = 00:04:17 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 56718 ; free virtual = 92006
INFO: [Timing 38-480] Writing timing data to binary archive.
Phase 3 Detail Placement | Checksum: 14b36dfe9

Time (s): cpu = 00:04:24 ; elapsed = 00:04:17 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 56699 ; free virtual = 91987
Writing placer database...
Phase 4.4 Final Placement Cleanup | Checksum: 14d3f06e2

Time (s): cpu = 00:04:37 ; elapsed = 00:04:27 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 56693 ; free virtual = 91984

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 3.11 Re-assign LUT pins | Checksum: d7a8dd1f

Time (s): cpu = 00:04:37 ; elapsed = 00:04:28 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 56672 ; free virtual = 91971

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: d7a8dd1f

Time (s): cpu = 00:04:38 ; elapsed = 00:04:28 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 56688 ; free virtual = 91992
Phase 2 Global Placement | Checksum: 22546bc69

Time (s): cpu = 00:03:54 ; elapsed = 00:03:55 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 56681 ; free virtual = 91984
Phase 2 Global Placement | Checksum: 10d3c4ba3

Time (s): cpu = 00:03:49 ; elapsed = 00:03:48 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 56694 ; free virtual = 92002

Phase 3 Detail Placement
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14d3f06e2

Time (s): cpu = 00:04:37 ; elapsed = 00:04:28 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 56701 ; free virtual = 92010

Phase 3.1 Commit Multi Column Macros
Phase 3 Detail Placement | Checksum: d7a8dd1f

Time (s): cpu = 00:04:38 ; elapsed = 00:04:29 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 56705 ; free virtual = 92014
Phase 3.1 Commit Multi Column Macros | Checksum: 22546bc69

Time (s): cpu = 00:03:54 ; elapsed = 00:03:55 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 56710 ; free virtual = 92019
Phase 3.11 Re-assign LUT pins | Checksum: 1bb119689

Time (s): cpu = 00:04:28 ; elapsed = 00:04:07 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 56713 ; free virtual = 92022

Phase 3.12 Pipeline Register Optimization

Phase 3 Detail Placement

Phase 3.2 Commit Most Macros & LUTRAMs

Phase 3.1 Commit Multi Column Macros
Phase 3.6 DP Optimization | Checksum: 15a1a8aa1

Time (s): cpu = 00:03:56 ; elapsed = 00:03:53 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 56771 ; free virtual = 92084

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 3.1 Commit Multi Column Macros | Checksum: 10d3c4ba3

Time (s): cpu = 00:03:49 ; elapsed = 00:03:48 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 56768 ; free virtual = 92081
Phase 3.12 Pipeline Register Optimization | Checksum: 1bb119689

Time (s): cpu = 00:04:28 ; elapsed = 00:04:07 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 56767 ; free virtual = 92081

Phase 3.2 Commit Most Macros & LUTRAMs

Phase 3.7 Flow Legalize Slice Clusters
Phase 3 Detail Placement | Checksum: 1bb119689

Time (s): cpu = 00:04:28 ; elapsed = 00:04:07 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 56767 ; free virtual = 92085
Ending Placer Task | Checksum: d951d174

Time (s): cpu = 00:04:37 ; elapsed = 00:04:28 . Memory (MB): peak = 3678.934 ; gain = 558.969 ; free physical = 56767 ; free virtual = 92090

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:07 ; elapsed = 00:04:47 . Memory (MB): peak = 3678.934 ; gain = 883.664 ; free physical = 56752 ; free virtual = 92077
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X3Y3_placed.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2208d79eb

Time (s): cpu = 00:03:56 ; elapsed = 00:03:56 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 56670 ; free virtual = 92029

Phase 3.3 Area Swap Optimization

Phase 4.1.1 Post Placement Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d2eb9b8e

Time (s): cpu = 00:03:56 ; elapsed = 00:03:57 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 56646 ; free virtual = 92014

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d2eb9b8e

Time (s): cpu = 00:03:56 ; elapsed = 00:03:57 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 56643 ; free virtual = 92013
Post Placement Optimization Initialization | Checksum: 25b6a0efe

Phase 4.1.1.1 BUFG Insertion

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1bf3f9daa

Time (s): cpu = 00:03:51 ; elapsed = 00:03:50 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 56625 ; free virtual = 91998
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.

Phase 3.6 DP Optimization
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f397ed0b

Time (s): cpu = 00:03:51 ; elapsed = 00:03:50 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 56615 ; free virtual = 91995
Phase 4.1.1.1 BUFG Insertion | Checksum: 25b6a0efe

Time (s): cpu = 00:04:27 ; elapsed = 00:04:20 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 56614 ; free virtual = 91995
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.517. For the most accurate timing information please run report_timing.

Phase 3.3 Area Swap Optimization
Phase 4.1.1 Post Placement Optimization | Checksum: 1a7f9ce2e

Time (s): cpu = 00:04:27 ; elapsed = 00:04:20 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 56561 ; free virtual = 91944
Phase 3.5 Small Shape Clustering | Checksum: 23ea17e41

Time (s): cpu = 00:04:04 ; elapsed = 00:04:03 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 56557 ; free virtual = 91941
Phase 3.3 Area Swap Optimization | Checksum: 1eb4df894

Time (s): cpu = 00:03:51 ; elapsed = 00:03:50 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 56554 ; free virtual = 91938

Phase 3.4 Pipeline Register Optimization

Phase 3.6 DP Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1eb4df894

Time (s): cpu = 00:03:51 ; elapsed = 00:03:50 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 56543 ; free virtual = 91927
Phase 4.1 Post Commit Optimization | Checksum: 1a7f9ce2e

Time (s): cpu = 00:04:28 ; elapsed = 00:04:20 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 56535 ; free virtual = 91920

Phase 3.5 Small Shape Clustering

Phase 4.2 Post Placement Cleanup

Phase 3.12 Pipeline Register Optimization
Phase 4.2 Post Placement Cleanup | Checksum: 1a7f9ce2e

Time (s): cpu = 00:04:28 ; elapsed = 00:04:20 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 56506 ; free virtual = 91894
Phase 3.12 Pipeline Register Optimization | Checksum: 2d80e8cc9

Time (s): cpu = 00:04:33 ; elapsed = 00:04:26 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 56478 ; free virtual = 91869
Phase 3 Detail Placement | Checksum: 2d80e8cc9

Time (s): cpu = 00:04:33 ; elapsed = 00:04:26 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 56437 ; free virtual = 91831

Phase 4.1.1 Post Placement Optimization
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1d550a298

Time (s): cpu = 00:03:59 ; elapsed = 00:03:56 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 56382 ; free virtual = 91780

Phase 3.8 Slice Area Swap
Post Placement Optimization Initialization | Checksum: 220d95a3f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 220d95a3f

Time (s): cpu = 00:04:42 ; elapsed = 00:04:33 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 56077 ; free virtual = 91485
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.354. For the most accurate timing information please run report_timing.
Phase 3.8 Slice Area Swap | Checksum: 1bd26b764

Time (s): cpu = 00:04:00 ; elapsed = 00:03:57 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 55963 ; free virtual = 91374
Phase 4.1.1 Post Placement Optimization | Checksum: 156476373

Time (s): cpu = 00:04:42 ; elapsed = 00:04:33 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 55930 ; free virtual = 91341

Phase 3.9 Commit Slice Clusters
Phase 4.1 Post Commit Optimization | Checksum: 156476373

Time (s): cpu = 00:04:43 ; elapsed = 00:04:33 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 55920 ; free virtual = 91335

Phase 4.3 Placer Reporting

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 156476373

Time (s): cpu = 00:04:43 ; elapsed = 00:04:33 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 55940 ; free virtual = 91360
Writing XDEF routing.
Writing XDEF routing logical nets.

Phase 4.1.1 Post Placement Optimization
Phase 4.3 Placer Reporting | Checksum: 178105f3a

Time (s): cpu = 00:04:10 ; elapsed = 00:04:00 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 56039 ; free virtual = 91469

Phase 4.4 Final Placement Cleanup
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3713.008 ; gain = 0.000 ; free physical = 56066 ; free virtual = 91499
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
Post Placement Optimization Initialization | Checksum: 19da590be

Phase 4.1.1.1 BUFG Insertion

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.4 Final Placement Cleanup | Checksum: 202f060f2

Time (s): cpu = 00:04:11 ; elapsed = 00:04:01 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 56080 ; free virtual = 91522
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 202f060f2

Time (s): cpu = 00:04:11 ; elapsed = 00:04:01 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 56386 ; free virtual = 91843
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3682.941 ; gain = 0.000 ; free physical = 56419 ; free virtual = 91879
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19da590be

Time (s): cpu = 00:04:36 ; elapsed = 00:04:13 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 56415 ; free virtual = 91877
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.596. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b5bf2327

Time (s): cpu = 00:04:36 ; elapsed = 00:04:13 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 56416 ; free virtual = 91878
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X1Y3/X1Y3_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3713.008 ; gain = 4.008 ; free physical = 56494 ; free virtual = 91875
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Ending Placer Task | Checksum: 17d8026dc

Time (s): cpu = 00:04:11 ; elapsed = 00:04:01 . Memory (MB): peak = 3672.633 ; gain = 551.969 ; free physical = 56493 ; free virtual = 91874
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:42 ; elapsed = 00:04:26 . Memory (MB): peak = 3672.633 ; gain = 937.359 ; free physical = 56490 ; free virtual = 91870
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X3Y6_placed.dcp
Phase 4.1 Post Commit Optimization | Checksum: 1b5bf2327

Time (s): cpu = 00:04:37 ; elapsed = 00:04:13 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 56488 ; free virtual = 91869
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads

Phase 4.2 Post Placement Cleanup
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 4.2 Post Placement Cleanup | Checksum: 1b5bf2327

Time (s): cpu = 00:04:37 ; elapsed = 00:04:14 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 56471 ; free virtual = 91852

Phase 4.1.1 Post Placement Optimization
Phase 3.5 Small Shape Clustering | Checksum: 2815da6b5

Time (s): cpu = 00:04:03 ; elapsed = 00:04:03 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 56366 ; free virtual = 91792
Post Placement Optimization Initialization | Checksum: 13833fa5f

Phase 4.1.1.1 BUFG Insertion

Phase 3.6 DP Optimization
Phase 3.5 Small Shape Clustering | Checksum: 147ce348f

Time (s): cpu = 00:03:57 ; elapsed = 00:03:56 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 56349 ; free virtual = 91775

Phase 3.6 DP Optimization
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13833fa5f

Time (s): cpu = 00:04:39 ; elapsed = 00:04:32 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 56247 ; free virtual = 91682
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.677. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f10cee2e

Time (s): cpu = 00:04:40 ; elapsed = 00:04:32 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 56178 ; free virtual = 91617
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y3/X3Y3_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3682.941 ; gain = 4.008 ; free physical = 56224 ; free virtual = 91579
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Phase 4.1 Post Commit Optimization | Checksum: 1f10cee2e

Time (s): cpu = 00:04:40 ; elapsed = 00:04:32 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 56212 ; free virtual = 91568
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f10cee2e

Time (s): cpu = 00:04:40 ; elapsed = 00:04:32 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 56163 ; free virtual = 91523
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f10cee2e

Time (s): cpu = 00:04:40 ; elapsed = 00:04:32 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 56075 ; free virtual = 91435
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3676.641 ; gain = 0.000 ; free physical = 55718 ; free virtual = 91102
Ending Placer Task | Checksum: f94002ac

Time (s): cpu = 00:04:43 ; elapsed = 00:04:35 . Memory (MB): peak = 3668.621 ; gain = 552.961 ; free physical = 55966 ; free virtual = 91350
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 14 Errors encountered.
place_design failed
INFO: [Common 17-206] Exiting Vivado at Sun May  9 17:59:50 2021...
Phase 3.9 Commit Slice Clusters | Checksum: 10496cf28

Time (s): cpu = 00:04:14 ; elapsed = 00:04:06 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 58181 ; free virtual = 93566

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 131e21ae8

Time (s): cpu = 00:04:15 ; elapsed = 00:04:06 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 58403 ; free virtual = 93788

Phase 3.11 Re-assign LUT pins
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7fd53f53 ConstDB: 0 ShapeSum: 780d8ed2 RouteDB: d79680b8
Phase 3.11 Re-assign LUT pins | Checksum: 20fe1562d

Time (s): cpu = 00:04:17 ; elapsed = 00:04:08 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 58466 ; free virtual = 93853

Phase 1 Build RT Design

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 20fe1562d

Time (s): cpu = 00:04:17 ; elapsed = 00:04:08 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 58538 ; free virtual = 93926
Phase 3 Detail Placement | Checksum: 20fe1562d

Time (s): cpu = 00:04:17 ; elapsed = 00:04:09 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 58497 ; free virtual = 93885

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 3.6 DP Optimization | Checksum: 17fbf1c20

Time (s): cpu = 00:04:05 ; elapsed = 00:04:04 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 58504 ; free virtual = 93893

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.6 DP Optimization | Checksum: 1a05c1c08

Time (s): cpu = 00:04:18 ; elapsed = 00:04:17 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 58518 ; free virtual = 93907

Phase 3.7 Flow Legalize Slice Clusters
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y6/X3Y6_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3676.641 ; gain = 4.008 ; free physical = 58565 ; free virtual = 93874
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Phase 4.1.1 Post Placement Optimization

Phase 4.3 Placer Reporting
Post Placement Optimization Initialization | Checksum: 1ebb714cc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.3 Placer Reporting | Checksum: 202c692ee

Time (s): cpu = 00:04:29 ; elapsed = 00:04:24 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 58517 ; free virtual = 93826

Phase 4.4 Final Placement Cleanup
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ebb714cc

Time (s): cpu = 00:04:20 ; elapsed = 00:04:11 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 58533 ; free virtual = 93842
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.635. For the most accurate timing information please run report_timing.

Phase 4.3 Placer Reporting
Phase 4.1.1 Post Placement Optimization | Checksum: 17416b5d4

Time (s): cpu = 00:04:20 ; elapsed = 00:04:11 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 58514 ; free virtual = 93823
Phase 4.4 Final Placement Cleanup | Checksum: 144cf700a

Time (s): cpu = 00:04:29 ; elapsed = 00:04:24 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 58509 ; free virtual = 93818
Phase 4.1 Post Commit Optimization | Checksum: 17416b5d4

Time (s): cpu = 00:04:20 ; elapsed = 00:04:11 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 58512 ; free virtual = 93821
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 19409d277

Time (s): cpu = 00:04:07 ; elapsed = 00:04:06 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 58518 ; free virtual = 93827

Phase 3.8 Slice Area Swap

Phase 4.2 Post Placement Cleanup
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 144cf700a

Time (s): cpu = 00:04:29 ; elapsed = 00:04:25 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 58484 ; free virtual = 93793
Phase 4.2 Post Placement Cleanup | Checksum: 17416b5d4

Time (s): cpu = 00:04:21 ; elapsed = 00:04:12 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 58522 ; free virtual = 93831
Phase 4.3 Placer Reporting | Checksum: 287f1836e

Time (s): cpu = 00:04:28 ; elapsed = 00:04:20 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 58520 ; free virtual = 93829

Phase 4.4 Final Placement Cleanup
Ending Placer Task | Checksum: 13a65b3c0

Time (s): cpu = 00:04:29 ; elapsed = 00:04:25 . Memory (MB): peak = 3671.637 ; gain = 556.969 ; free physical = 58523 ; free virtual = 93832
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:58 ; elapsed = 00:04:44 . Memory (MB): peak = 3671.637 ; gain = 951.359 ; free physical = 58519 ; free virtual = 93828
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X1Y5_placed.dcp
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 173ff17de

Time (s): cpu = 00:04:21 ; elapsed = 00:04:20 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 58519 ; free virtual = 93828

Phase 3.8 Slice Area Swap
Phase 3.6 DP Optimization | Checksum: 17a21e925

Time (s): cpu = 00:04:08 ; elapsed = 00:04:07 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 58505 ; free virtual = 93814
Phase 3.8 Slice Area Swap | Checksum: 19534934a

Time (s): cpu = 00:04:08 ; elapsed = 00:04:07 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 58500 ; free virtual = 93809
Phase 3.6 DP Optimization | Checksum: 26d8c4497

Time (s): cpu = 00:04:14 ; elapsed = 00:04:14 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 58510 ; free virtual = 93819

Phase 3.7 Flow Legalize Slice Clusters

Phase 3.9 Commit Slice Clusters

Phase 3.7 Flow Legalize Slice Clusters
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 4.4 Final Placement Cleanup | Checksum: 2c122c9d7

Time (s): cpu = 00:04:29 ; elapsed = 00:04:20 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 58509 ; free virtual = 93820
Phase 3.8 Slice Area Swap | Checksum: 195ce1298

Time (s): cpu = 00:04:22 ; elapsed = 00:04:20 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 58506 ; free virtual = 93824

Phase 3.9 Commit Slice Clusters

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 206a59dbf

Time (s): cpu = 00:04:20 ; elapsed = 00:04:11 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 58494 ; free virtual = 93824

Phase 4.4 Final Placement Cleanup
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c122c9d7

Time (s): cpu = 00:04:30 ; elapsed = 00:04:21 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 58494 ; free virtual = 93824
Phase 4.4 Final Placement Cleanup | Checksum: 2558f4775

Time (s): cpu = 00:04:20 ; elapsed = 00:04:11 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 58553 ; free virtual = 93892

Phase 4.3 Placer Reporting
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2558f4775

Time (s): cpu = 00:04:20 ; elapsed = 00:04:12 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 58572 ; free virtual = 93919
Ending Placer Task | Checksum: 22a8c6fcc

Time (s): cpu = 00:04:30 ; elapsed = 00:04:21 . Memory (MB): peak = 3674.340 ; gain = 571.969 ; free physical = 58607 ; free virtual = 93955
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:01 ; elapsed = 00:04:41 . Memory (MB): peak = 3674.340 ; gain = 940.062 ; free physical = 58651 ; free virtual = 94000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X0Y5_placed.dcp
Running DRC as a precondition to command route_design
Phase 4.3 Placer Reporting | Checksum: 11a3f853e

Time (s): cpu = 00:04:29 ; elapsed = 00:04:20 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 58647 ; free virtual = 93998

Phase 4.4 Final Placement Cleanup
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 4.4 Final Placement Cleanup | Checksum: 1516189e9

Time (s): cpu = 00:04:29 ; elapsed = 00:04:21 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 58589 ; free virtual = 93943
Running DRC as a precondition to command route_design
Ending Placer Task | Checksum: 1af069c48

Time (s): cpu = 00:04:20 ; elapsed = 00:04:12 . Memory (MB): peak = 3730.016 ; gain = 615.344 ; free physical = 58553 ; free virtual = 93913
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:50 ; elapsed = 00:04:30 . Memory (MB): peak = 3730.016 ; gain = 1002.734 ; free physical = 58532 ; free virtual = 93895
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X3Y2_placed.dcp
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1516189e9

Time (s): cpu = 00:04:30 ; elapsed = 00:04:21 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 58487 ; free virtual = 93860
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 1b3eda10c

Time (s): cpu = 00:04:11 ; elapsed = 00:04:10 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 58514 ; free virtual = 93893

Phase 3.8 Slice Area Swap
Ending Placer Task | Checksum: 6ffe9ce8

Time (s): cpu = 00:04:30 ; elapsed = 00:04:21 . Memory (MB): peak = 3709.297 ; gain = 593.328 ; free physical = 58408 ; free virtual = 93819
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:04 ; elapsed = 00:04:43 . Memory (MB): peak = 3709.297 ; gain = 918.023 ; free physical = 58400 ; free virtual = 93816
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X2Y2_placed.dcp
Phase 3.8 Slice Area Swap | Checksum: 1798d8321

Time (s): cpu = 00:04:12 ; elapsed = 00:04:10 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 58350 ; free virtual = 93785
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...

Phase 3.9 Commit Slice Clusters
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Phase 4.3 Placer Reporting


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 239aad22d

Time (s): cpu = 00:04:17 ; elapsed = 00:04:18 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 58422 ; free virtual = 93884

Phase 3.8 Slice Area Swap
Phase 4.3 Placer Reporting | Checksum: 204fc36b2

Time (s): cpu = 00:04:26 ; elapsed = 00:04:17 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 58310 ; free virtual = 93799

Phase 4.4 Final Placement Cleanup
Checksum: PlaceDB: c5c108b4 ConstDB: 0 ShapeSum: e74fe313 RouteDB: 5d90bed1

Phase 1 Build RT Design
Phase 3.8 Slice Area Swap | Checksum: 247bfc129

Time (s): cpu = 00:04:18 ; elapsed = 00:04:19 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 58130 ; free virtual = 93640

Phase 3.9 Commit Slice Clusters
Phase 4.4 Final Placement Cleanup | Checksum: 20d00eacf

Time (s): cpu = 00:04:26 ; elapsed = 00:04:18 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 58098 ; free virtual = 93614
Writing XDEF routing.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Writing XDEF routing logical nets.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20d00eacf

Time (s): cpu = 00:04:27 ; elapsed = 00:04:18 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 57962 ; free virtual = 93501

Phase 4.3 Placer Reporting
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3675.645 ; gain = 0.000 ; free physical = 57987 ; free virtual = 93533
Checksum: PlaceDB: 3a7b9e9e ConstDB: 0 ShapeSum: c58e6dfe RouteDB: 7b980a9
Phase 4.3 Placer Reporting | Checksum: 1ccc5cc6b

Time (s): cpu = 00:04:54 ; elapsed = 00:04:47 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 57868 ; free virtual = 93422

Phase 4.4 Final Placement Cleanup

Phase 1 Build RT Design
Ending Placer Task | Checksum: 182edc04f

Time (s): cpu = 00:04:27 ; elapsed = 00:04:18 . Memory (MB): peak = 3671.629 ; gain = 556.969 ; free physical = 57757 ; free virtual = 93315
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:58 ; elapsed = 00:04:40 . Memory (MB): peak = 3671.629 ; gain = 944.359 ; free physical = 57706 ; free virtual = 93265
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X2Y1_placed.dcp
Phase 4.4 Final Placement Cleanup | Checksum: 1ebbfe1da

Time (s): cpu = 00:04:54 ; elapsed = 00:04:48 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 57568 ; free virtual = 93133
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ebbfe1da

Time (s): cpu = 00:04:55 ; elapsed = 00:04:48 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 57288 ; free virtual = 92878
Writing XDEF routing.
Writing XDEF routing logical nets.
Ending Placer Task | Checksum: 122438b70

Time (s): cpu = 00:04:55 ; elapsed = 00:04:49 . Memory (MB): peak = 3671.629 ; gain = 557.969 ; free physical = 57835 ; free virtual = 93483
Writing XDEF routing special nets.
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:26 ; elapsed = 00:05:09 . Memory (MB): peak = 3671.629 ; gain = 944.359 ; free physical = 57858 ; free virtual = 93513
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X3Y4_placed.dcp
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3678.348 ; gain = 0.000 ; free physical = 57860 ; free virtual = 93516
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3734.023 ; gain = 0.000 ; free physical = 57768 ; free virtual = 93443
Phase 3.9 Commit Slice Clusters | Checksum: 1f7679e9c

Time (s): cpu = 00:04:23 ; elapsed = 00:04:16 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 57725 ; free virtual = 93411

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 1609a733a

Time (s): cpu = 00:04:23 ; elapsed = 00:04:16 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 57611 ; free virtual = 93310
Phase 3.9 Commit Slice Clusters | Checksum: 1e4daa0e8

Time (s): cpu = 00:04:36 ; elapsed = 00:04:29 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 57550 ; free virtual = 93256

Phase 3.11 Re-assign LUT pins

Phase 3.10 Place Remaining
Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 3.10 Place Remaining | Checksum: 1a589bb29

Time (s): cpu = 00:04:37 ; elapsed = 00:04:29 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 57350 ; free virtual = 93084

Phase 3.11 Re-assign LUT pins
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X1Y5/X1Y5_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3675.645 ; gain = 4.008 ; free physical = 57357 ; free virtual = 93016
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Writing XDEF routing special nets.
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3713.305 ; gain = 0.000 ; free physical = 57329 ; free virtual = 92993
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads

Phase 4.3 Placer Reporting
Phase 3.11 Re-assign LUT pins | Checksum: 14c4c42cc

Time (s): cpu = 00:04:26 ; elapsed = 00:04:19 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 57391 ; free virtual = 93103
Phase 4.3 Placer Reporting | Checksum: 22d44f5d0

Time (s): cpu = 00:04:56 ; elapsed = 00:04:49 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 57401 ; free virtual = 93114

Phase 4.4 Final Placement Cleanup

Phase 3.12 Pipeline Register Optimization
Writing XDEF routing.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X0Y5/X0Y5_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3678.348 ; gain = 4.008 ; free physical = 57542 ; free virtual = 93171
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Phase 3.12 Pipeline Register Optimization | Checksum: 14c4c42cc

Time (s): cpu = 00:04:26 ; elapsed = 00:04:19 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 57544 ; free virtual = 93174
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Writing XDEF routing logical nets.
Phase 3 Detail Placement | Checksum: 14c4c42cc

Time (s): cpu = 00:04:26 ; elapsed = 00:04:19 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 57551 ; free virtual = 93186
Writing XDEF routing special nets.

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3675.637 ; gain = 0.000 ; free physical = 57580 ; free virtual = 93223
Phase 4.4 Final Placement Cleanup | Checksum: 1c6b983f9

Time (s): cpu = 00:04:56 ; elapsed = 00:04:49 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 57524 ; free virtual = 93171
Phase 3.11 Re-assign LUT pins | Checksum: 222686238

Time (s): cpu = 00:04:40 ; elapsed = 00:04:32 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 57536 ; free virtual = 93186
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X2Y2/X2Y2_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3713.305 ; gain = 4.008 ; free physical = 57630 ; free virtual = 93197
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y2/X3Y2_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3734.023 ; gain = 4.008 ; free physical = 57716 ; free virtual = 93199
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c6b983f9

Time (s): cpu = 00:04:57 ; elapsed = 00:04:50 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 57702 ; free virtual = 93186
Phase 3.9 Commit Slice Clusters | Checksum: 11c0d0ca8

Time (s): cpu = 00:04:27 ; elapsed = 00:04:20 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57772 ; free virtual = 93256

Phase 3.10 Place Remaining
Phase 3.10 Place Remaining | Checksum: 145bb38b9

Time (s): cpu = 00:04:28 ; elapsed = 00:04:20 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57718 ; free virtual = 93206
Ending Placer Task | Checksum: 196a061a2

Time (s): cpu = 00:04:57 ; elapsed = 00:04:50 . Memory (MB): peak = 3672.637 ; gain = 555.969 ; free physical = 57704 ; free virtual = 93192

Phase 3.11 Re-assign LUT pins
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:30 ; elapsed = 00:05:12 . Memory (MB): peak = 3672.637 ; gain = 938.359 ; free physical = 57689 ; free virtual = 93178
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X3Y5_placed.dcp

Phase 4.1.1 Post Placement Optimization
Writing XDEF routing.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 3.9 Commit Slice Clusters | Checksum: 23a3de4a4

Time (s): cpu = 00:04:33 ; elapsed = 00:04:28 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57670 ; free virtual = 93164
Writing XDEF routing logical nets.
Post Placement Optimization Initialization | Checksum: 25c0b6327

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.

Phase 3.10 Place Remaining
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3675.637 ; gain = 0.000 ; free physical = 57624 ; free virtual = 93137
Phase 4.1.1.1 BUFG Insertion | Checksum: 25c0b6327

Time (s): cpu = 00:04:28 ; elapsed = 00:04:21 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 57629 ; free virtual = 93143
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.340. For the most accurate timing information please run report_timing.
Phase 3.10 Place Remaining | Checksum: 169102b24

Time (s): cpu = 00:04:33 ; elapsed = 00:04:28 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57616 ; free virtual = 93132
Phase 4.1.1 Post Placement Optimization | Checksum: 22f6a9fa1

Time (s): cpu = 00:04:28 ; elapsed = 00:04:21 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 57609 ; free virtual = 93126

Phase 3.11 Re-assign LUT pins
Phase 4.1 Post Commit Optimization | Checksum: 22f6a9fa1

Time (s): cpu = 00:04:29 ; elapsed = 00:04:21 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 57592 ; free virtual = 93112

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22f6a9fa1

Time (s): cpu = 00:04:29 ; elapsed = 00:04:22 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 57558 ; free virtual = 93090
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X2Y1/X2Y1_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3675.637 ; gain = 4.008 ; free physical = 57589 ; free virtual = 93064
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Phase 4.3 Placer Reporting
Phase 3.11 Re-assign LUT pins | Checksum: 218c19d74

Time (s): cpu = 00:04:31 ; elapsed = 00:04:23 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57584 ; free virtual = 93062

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 218c19d74

Time (s): cpu = 00:04:31 ; elapsed = 00:04:23 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57585 ; free virtual = 93065
Phase 3 Detail Placement | Checksum: 218c19d74

Time (s): cpu = 00:04:31 ; elapsed = 00:04:24 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57571 ; free virtual = 93053

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.3 Placer Reporting | Checksum: 1bf3b38f5

Time (s): cpu = 00:05:14 ; elapsed = 00:05:05 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 57574 ; free virtual = 93059

Phase 4.4 Final Placement Cleanup
Phase 3.11 Re-assign LUT pins | Checksum: 1d56d41a6

Time (s): cpu = 00:04:36 ; elapsed = 00:04:31 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57564 ; free virtual = 93049

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 1d56d41a6

Time (s): cpu = 00:04:36 ; elapsed = 00:04:31 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57570 ; free virtual = 93058
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y4/X3Y4_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3675.637 ; gain = 4.008 ; free physical = 57649 ; free virtual = 93056
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Phase 3 Detail Placement | Checksum: 1d56d41a6

Time (s): cpu = 00:04:36 ; elapsed = 00:04:31 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57651 ; free virtual = 93058

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.4 Final Placement Cleanup | Checksum: 13afcfce7

Time (s): cpu = 00:05:15 ; elapsed = 00:05:05 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 57645 ; free virtual = 93053
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 3.12 Pipeline Register Optimization
Phase 3.12 Pipeline Register Optimization | Checksum: 22063606c

Time (s): cpu = 00:04:45 ; elapsed = 00:04:37 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 57613 ; free virtual = 93022
Phase 3 Detail Placement | Checksum: 22063606c

Time (s): cpu = 00:04:45 ; elapsed = 00:04:38 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 57601 ; free virtual = 93012
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 13afcfce7

Phase 4.3 Placer Reporting

Time (s): cpu = 00:05:15 ; elapsed = 00:05:06 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 57605 ; free virtual = 93017
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 4.3 Placer Reporting | Checksum: 216ab8128

Time (s): cpu = 00:05:07 ; elapsed = 00:04:44 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 57549 ; free virtual = 92970

Phase 4.4 Final Placement Cleanup
Ending Placer Task | Checksum: 11d362f5f

Time (s): cpu = 00:05:15 ; elapsed = 00:05:06 . Memory (MB): peak = 3569.059 ; gain = 474.781 ; free physical = 57544 ; free virtual = 92965
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:50 ; elapsed = 00:05:28 . Memory (MB): peak = 3569.059 ; gain = 833.781 ; free physical = 57534 ; free virtual = 92955
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X0Y4_placed.dcp
Writing XDEF routing.
Writing XDEF routing logical nets.
INFO: [Timing 38-480] Writing timing data to binary archive.

Phase 4.1.1 Post Placement Optimization
Writing placer database...

Phase 4.1.1 Post Placement Optimization
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3676.645 ; gain = 0.000 ; free physical = 57395 ; free virtual = 92835
Phase 4.4 Final Placement Cleanup | Checksum: 2c0da5e88

Time (s): cpu = 00:05:08 ; elapsed = 00:04:45 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 57393 ; free virtual = 92835
Post Placement Optimization Initialization | Checksum: f94deb0e

Phase 4.1.1.1 BUFG Insertion
Post Placement Optimization Initialization | Checksum: 1503cd3f2

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1503cd3f2

Time (s): cpu = 00:04:39 ; elapsed = 00:04:34 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57292 ; free virtual = 92747
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.843. For the most accurate timing information please run report_timing.
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c0da5e88

Time (s): cpu = 00:05:08 ; elapsed = 00:04:46 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 57266 ; free virtual = 92724
Phase 4.1.1.1 BUFG Insertion | Checksum: f94deb0e

Time (s): cpu = 00:04:35 ; elapsed = 00:04:27 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57265 ; free virtual = 92724
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.560. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b1e8dfa3

Time (s): cpu = 00:04:39 ; elapsed = 00:04:34 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57321 ; free virtual = 92782
Phase 4.1 Post Commit Optimization | Checksum: 1b1e8dfa3

Time (s): cpu = 00:04:39 ; elapsed = 00:04:34 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57284 ; free virtual = 92749
Phase 4.1.1 Post Placement Optimization | Checksum: 1b75ee009

Time (s): cpu = 00:04:35 ; elapsed = 00:04:27 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57271 ; free virtual = 92738

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.2 Post Placement Cleanup
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Phase 4.1 Post Commit Optimization | Checksum: 1b75ee009

Time (s): cpu = 00:04:35 ; elapsed = 00:04:27 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57316 ; free virtual = 92790


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Phase 4.2 Post Placement Cleanup | Checksum: 1b1e8dfa3

Time (s): cpu = 00:04:39 ; elapsed = 00:04:34 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57303 ; free virtual = 92779
Ending Placer Task | Checksum: 22c3ba246

Time (s): cpu = 00:05:08 ; elapsed = 00:04:46 . Memory (MB): peak = 3681.543 ; gain = 573.969 ; free physical = 57288 ; free virtual = 92766

Phase 4.2 Post Placement Cleanup
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:45 ; elapsed = 00:05:10 . Memory (MB): peak = 3681.543 ; gain = 935.969 ; free physical = 57301 ; free virtual = 92779
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X2Y3_placed.dcp
Phase 4.2 Post Placement Cleanup | Checksum: 1b75ee009

Time (s): cpu = 00:04:36 ; elapsed = 00:04:28 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57254 ; free virtual = 92735
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Checksum: PlaceDB: 92373d4d ConstDB: 0 ShapeSum: fc89a10 RouteDB: 6454c306

Phase 1 Build RT Design
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Checksum: PlaceDB: 81d88c61 ConstDB: 0 ShapeSum: 76233a RouteDB: 570321d9
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3573.066 ; gain = 0.000 ; free physical = 57184 ; free virtual = 92765

Phase 4.1.1 Post Placement Optimization

Phase 1 Build RT Design
Post Placement Optimization Initialization | Checksum: 1b030faae

Phase 4.1.1.1 BUFG Insertion
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y5/X3Y5_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3676.645 ; gain = 4.008 ; free physical = 57106 ; free virtual = 92607
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b030faae

Time (s): cpu = 00:04:51 ; elapsed = 00:04:43 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 57043 ; free virtual = 92548
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.568. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 25c059e2d

Time (s): cpu = 00:04:51 ; elapsed = 00:04:43 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 57020 ; free virtual = 92527
Phase 4.1 Post Commit Optimization | Checksum: 25c059e2d

Time (s): cpu = 00:04:51 ; elapsed = 00:04:44 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 56996 ; free virtual = 92504
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 25c059e2d

Time (s): cpu = 00:04:51 ; elapsed = 00:04:44 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 56954 ; free virtual = 92465
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 25c059e2d

Time (s): cpu = 00:04:52 ; elapsed = 00:04:44 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 56921 ; free virtual = 92434
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3685.551 ; gain = 0.000 ; free physical = 57271 ; free virtual = 92802
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X0Y4/X0Y4_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3573.066 ; gain = 4.008 ; free physical = 57106 ; free virtual = 92563
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Ending Placer Task | Checksum: 18ecec8b9

Time (s): cpu = 00:04:55 ; elapsed = 00:04:47 . Memory (MB): peak = 3668.629 ; gain = 552.961 ; free physical = 57110 ; free virtual = 92566
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 14 Errors encountered.
place_design failed
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:00:24 2021...
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X2Y3/X2Y3_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3685.551 ; gain = 4.008 ; free physical = 58383 ; free virtual = 93758
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fa49d17e

Time (s): cpu = 00:04:53 ; elapsed = 00:04:45 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 58100 ; free virtual = 93474

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 28529d336

Time (s): cpu = 00:04:53 ; elapsed = 00:04:45 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 57853 ; free virtual = 93227
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28529d336

Time (s): cpu = 00:04:54 ; elapsed = 00:04:45 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 57760 ; free virtual = 93134
Ending Placer Task | Checksum: 2182dcc55

Time (s): cpu = 00:04:54 ; elapsed = 00:04:45 . Memory (MB): peak = 3595.098 ; gain = 479.430 ; free physical = 57993 ; free virtual = 93367
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:26 ; elapsed = 00:05:06 . Memory (MB): peak = 3595.098 ; gain = 860.820 ; free physical = 58025 ; free virtual = 93398
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X3Y1_placed.dcp
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 326b2b12 ConstDB: 0 ShapeSum: ae0dc619 RouteDB: 9d0735b1

Phase 1 Build RT Design
Writing XDEF routing.
Writing XDEF routing logical nets.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3599.105 ; gain = 0.000 ; free physical = 58387 ; free virtual = 93846

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 23d84866a

Time (s): cpu = 00:04:55 ; elapsed = 00:04:48 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 58219 ; free virtual = 93678

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 17f8d6386

Time (s): cpu = 00:04:55 ; elapsed = 00:04:48 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 58364 ; free virtual = 93823
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d5c8b342 ConstDB: 0 ShapeSum: c258e344 RouteDB: 926ad946

Phase 1 Build RT Design
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17f8d6386

Time (s): cpu = 00:04:56 ; elapsed = 00:04:49 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 58094 ; free virtual = 93558
Ending Placer Task | Checksum: db36f42d

Time (s): cpu = 00:04:56 ; elapsed = 00:04:49 . Memory (MB): peak = 3670.941 ; gain = 571.969 ; free physical = 58065 ; free virtual = 93532
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:22 ; elapsed = 00:05:06 . Memory (MB): peak = 3670.941 ; gain = 950.664 ; free physical = 58078 ; free virtual = 93545
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X1Y4_placed.dcp
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y1/X3Y1_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3599.105 ; gain = 4.008 ; free physical = 58127 ; free virtual = 93508
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 23c8a65 ConstDB: 0 ShapeSum: 41af26b4 RouteDB: 2c12ebcf

Phase 1 Build RT Design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b16b542d ConstDB: 0 ShapeSum: 8765b738 RouteDB: 763590e3

Phase 1 Build RT Design
Checksum: PlaceDB: af5f4439 ConstDB: 0 ShapeSum: fc89a10 RouteDB: 7b3dd577

Phase 1 Build RT Design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b490c83 ConstDB: 0 ShapeSum: a29b8fde RouteDB: d50923ee

Phase 1 Build RT Design
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3674.949 ; gain = 0.000 ; free physical = 57636 ; free virtual = 93100

Phase 4.3 Placer Reporting

Phase 4.3 Placer Reporting
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X1Y4/X1Y4_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3674.949 ; gain = 4.008 ; free physical = 57701 ; free virtual = 93089
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Phase 4.3 Placer Reporting | Checksum: 2a3f25356

Time (s): cpu = 00:05:05 ; elapsed = 00:04:58 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57694 ; free virtual = 93083

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 33eb4e0c0

Time (s): cpu = 00:05:06 ; elapsed = 00:04:58 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57630 ; free virtual = 93018
Phase 4.3 Placer Reporting | Checksum: 29624ae4e

Time (s): cpu = 00:05:10 ; elapsed = 00:05:05 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57614 ; free virtual = 93002

Phase 4.4 Final Placement Cleanup
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 33eb4e0c0

Time (s): cpu = 00:05:06 ; elapsed = 00:04:58 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57577 ; free virtual = 92965
Ending Placer Task | Checksum: 267e45c4b

Time (s): cpu = 00:05:06 ; elapsed = 00:04:58 . Memory (MB): peak = 3827.105 ; gain = 394.750 ; free physical = 57513 ; free virtual = 92901
Phase 4.4 Final Placement Cleanup | Checksum: 284c7dd02

Time (s): cpu = 00:05:10 ; elapsed = 00:05:06 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57507 ; free virtual = 92895
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:33 ; elapsed = 00:05:23 . Memory (MB): peak = 3827.105 ; gain = 1098.836 ; free physical = 57486 ; free virtual = 92874
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X2Y0_placed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 284c7dd02

Time (s): cpu = 00:05:11 ; elapsed = 00:05:06 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57440 ; free virtual = 92830


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Ending Placer Task | Checksum: 1b815d4e8

Time (s): cpu = 00:05:11 ; elapsed = 00:05:06 . Memory (MB): peak = 3669.395 ; gain = 554.969 ; free physical = 57349 ; free virtual = 92751
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:39 ; elapsed = 00:05:25 . Memory (MB): peak = 3669.395 ; gain = 949.359 ; free physical = 57332 ; free virtual = 92737
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "place: $total_seconds seconds"
# write_checkpoint  -force  X1Y6_placed.dcp
Checksum: PlaceDB: 14cb46dd ConstDB: 0 ShapeSum: f2486e7b RouteDB: 1b2fd618
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...

Phase 1 Build RT Design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 78b0f664 ConstDB: 0 ShapeSum: 98a4439c RouteDB: 854b27a2

Phase 1 Build RT Design
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3831.113 ; gain = 0.000 ; free physical = 56769 ; free virtual = 92311
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Checksum: PlaceDB: 7c36f0f6 ConstDB: 0 ShapeSum: 380b68e7 RouteDB: 68f3d582
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 3673.402 ; gain = 0.000 ; free physical = 56721 ; free virtual = 92277

Phase 1 Build RT Design
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X2Y0/X2Y0_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 3831.113 ; gain = 4.008 ; free physical = 56030 ; free virtual = 91512
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X1Y6/X1Y6_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3673.402 ; gain = 4.008 ; free physical = 56328 ; free virtual = 91731
# set start_time [clock seconds]
# route_design  
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
Checksum: PlaceDB: d6c289f9 ConstDB: 0 ShapeSum: f48cba4c RouteDB: 60ec5e01

Phase 1 Build RT Design
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e3ecea92 ConstDB: 0 ShapeSum: ae0dc619 RouteDB: 86331baa

Phase 1 Build RT Design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bd547354 ConstDB: 0 ShapeSum: fc89a10 RouteDB: e19e6c9

Phase 1 Build RT Design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c4116c2d ConstDB: 0 ShapeSum: fc89a10 RouteDB: e43bceab

Phase 1 Build RT Design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: dc5205cb ConstDB: 0 ShapeSum: 9efee333 RouteDB: ec93734d

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10d70a5e5

Time (s): cpu = 00:02:20 ; elapsed = 00:01:58 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 53933 ; free virtual = 89335
Post Restoration Checksum: NetGraph: 2f8e27a5 NumContArr: d6a53acf Constraints: 1764eecc Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11d985140

Time (s): cpu = 00:02:23 ; elapsed = 00:02:00 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54048 ; free virtual = 89450

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11d985140

Time (s): cpu = 00:02:23 ; elapsed = 00:02:01 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54008 ; free virtual = 89411

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11d985140

Time (s): cpu = 00:02:23 ; elapsed = 00:02:01 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54007 ; free virtual = 89409

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1ba4ae798

Time (s): cpu = 00:02:26 ; elapsed = 00:02:04 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54015 ; free virtual = 89418

Phase 2.5 Update Timing
Phase 1 Build RT Design | Checksum: 22f3eb569

Time (s): cpu = 00:02:04 ; elapsed = 00:01:38 . Memory (MB): peak = 3835.941 ; gain = 0.000 ; free physical = 53982 ; free virtual = 89384
Post Restoration Checksum: NetGraph: da9535e6 NumContArr: 550c0df7 Constraints: 2f9acca Timing: 0
Phase 2.5 Update Timing | Checksum: 20930e9f8

Time (s): cpu = 00:02:29 ; elapsed = 00:02:06 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54315 ; free virtual = 89718
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.480  | TNS=0.000  | WHS=-0.012 | THS=-0.064 |

Phase 2 Router Initialization | Checksum: 29ec20033

Time (s): cpu = 00:02:29 ; elapsed = 00:02:06 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54362 ; free virtual = 89765

Phase 3 Initial Routing

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1329af0a7

Time (s): cpu = 00:02:07 ; elapsed = 00:01:41 . Memory (MB): peak = 3835.941 ; gain = 0.000 ; free physical = 54437 ; free virtual = 89839

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1329af0a7

Time (s): cpu = 00:02:07 ; elapsed = 00:01:41 . Memory (MB): peak = 3844.621 ; gain = 8.680 ; free physical = 54398 ; free virtual = 89801

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1329af0a7

Time (s): cpu = 00:02:07 ; elapsed = 00:01:41 . Memory (MB): peak = 3844.621 ; gain = 8.680 ; free physical = 54396 ; free virtual = 89799

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: f8fc08ad

Time (s): cpu = 00:02:10 ; elapsed = 00:01:45 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54241 ; free virtual = 89643

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 12986250e

Time (s): cpu = 00:02:14 ; elapsed = 00:01:47 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54205 ; free virtual = 89606
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.244  | TNS=0.000  | WHS=-0.032 | THS=-0.206 |

Phase 1 Build RT Design | Checksum: e77c0eff

Time (s): cpu = 00:02:25 ; elapsed = 00:02:04 . Memory (MB): peak = 3834.945 ; gain = 0.000 ; free physical = 54203 ; free virtual = 89604
Post Restoration Checksum: NetGraph: c4fe62b5 NumContArr: 866605b0 Constraints: ecda3bfc Timing: 0
Phase 2 Router Initialization | Checksum: 136fbab7b

Time (s): cpu = 00:02:16 ; elapsed = 00:01:48 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54240 ; free virtual = 89642

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9b41fa44

Time (s): cpu = 00:02:47 ; elapsed = 00:02:15 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54242 ; free virtual = 89644

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 1 Build RT Design | Checksum: 17856452a

Time (s): cpu = 00:02:30 ; elapsed = 00:02:08 . Memory (MB): peak = 3837.000 ; gain = 0.000 ; free physical = 54513 ; free virtual = 89915

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 2383ea461

Time (s): cpu = 00:02:28 ; elapsed = 00:02:07 . Memory (MB): peak = 3834.945 ; gain = 0.000 ; free physical = 54515 ; free virtual = 89917

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 2383ea461

Time (s): cpu = 00:02:28 ; elapsed = 00:02:07 . Memory (MB): peak = 3846.961 ; gain = 12.016 ; free physical = 54459 ; free virtual = 89860

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 2383ea461

Time (s): cpu = 00:02:28 ; elapsed = 00:02:07 . Memory (MB): peak = 3846.961 ; gain = 12.016 ; free physical = 54460 ; free virtual = 89862
Post Restoration Checksum: NetGraph: 32081b1d NumContArr: 7a23f51 Constraints: 387a969 Timing: 0
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 1 Build RT Design | Checksum: 1661a6851

Time (s): cpu = 00:02:18 ; elapsed = 00:01:53 . Memory (MB): peak = 3833.008 ; gain = 0.000 ; free physical = 54281 ; free virtual = 89682
Post Restoration Checksum: NetGraph: d2408549 NumContArr: ef1a61cb Constraints: 9db2fa19 Timing: 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.520  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 28c095c46

Time (s): cpu = 00:02:55 ; elapsed = 00:02:20 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54463 ; free virtual = 89864

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2ad843a82

Time (s): cpu = 00:02:55 ; elapsed = 00:02:20 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54443 ; free virtual = 89845
Phase 4 Rip-up And Reroute | Checksum: 2ad843a82

Time (s): cpu = 00:02:55 ; elapsed = 00:02:20 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54447 ; free virtual = 89848

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2ad843a82

Time (s): cpu = 00:02:55 ; elapsed = 00:02:20 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54450 ; free virtual = 89851

Phase 5.2 Clock Skew Optimization

Phase 2.4 Global Clock Net Routing
Phase 5.2 Clock Skew Optimization | Checksum: 2ad843a82

Time (s): cpu = 00:02:55 ; elapsed = 00:02:20 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54478 ; free virtual = 89880
Phase 5 Delay and Skew Optimization | Checksum: 2ad843a82

Time (s): cpu = 00:02:56 ; elapsed = 00:02:20 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54477 ; free virtual = 89878

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 26531a5fe

Time (s): cpu = 00:02:32 ; elapsed = 00:02:11 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54471 ; free virtual = 89872

Phase 2.5 Update Timing
Phase 6.1.1 Update Timing | Checksum: 246d39a3b

Time (s): cpu = 00:02:57 ; elapsed = 00:02:21 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54479 ; free virtual = 89880
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.520  | TNS=0.000  | WHS=0.032  | THS=0.000  |


Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 6.1 Hold Fix Iter | Checksum: 2b3d2f1c7

Time (s): cpu = 00:02:58 ; elapsed = 00:02:22 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54477 ; free virtual = 89878
Phase 2.1 Create Timer | Checksum: 3d3203d7

Time (s): cpu = 00:02:35 ; elapsed = 00:02:13 . Memory (MB): peak = 3837.000 ; gain = 0.000 ; free physical = 54476 ; free virtual = 89877

Phase 2.2 Fix Topology Constraints
Phase 6 Post Hold Fix | Checksum: 2b3d2f1c7

Time (s): cpu = 00:02:58 ; elapsed = 00:02:22 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54443 ; free virtual = 89845

Phase 7 Leaf Clock Prog Delay Opt
Phase 2.2 Fix Topology Constraints | Checksum: 3d3203d7

Time (s): cpu = 00:02:36 ; elapsed = 00:02:14 . Memory (MB): peak = 3837.000 ; gain = 0.000 ; free physical = 54421 ; free virtual = 89822

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3d3203d7

Time (s): cpu = 00:02:36 ; elapsed = 00:02:14 . Memory (MB): peak = 3837.000 ; gain = 0.000 ; free physical = 54420 ; free virtual = 89821
Phase 2.5 Update Timing | Checksum: 307870994

Time (s): cpu = 00:02:34 ; elapsed = 00:02:13 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54356 ; free virtual = 89758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.147  | TNS=0.000  | WHS=-0.009 | THS=-0.009 |


Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 25f0de12d

Time (s): cpu = 00:02:23 ; elapsed = 00:01:58 . Memory (MB): peak = 3833.008 ; gain = 0.000 ; free physical = 54334 ; free virtual = 89736

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 25f0de12d

Time (s): cpu = 00:02:23 ; elapsed = 00:01:58 . Memory (MB): peak = 3833.008 ; gain = 0.000 ; free physical = 54298 ; free virtual = 89700

Phase 2.3 Pre Route Cleanup
Phase 1 Build RT Design | Checksum: 28c621f45

Time (s): cpu = 00:02:04 ; elapsed = 00:01:43 . Memory (MB): peak = 3842.641 ; gain = 0.000 ; free physical = 54298 ; free virtual = 89699
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 323210307

Time (s): cpu = 00:03:00 ; elapsed = 00:02:23 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54298 ; free virtual = 89699

Phase 8 Route finalize
Phase 3 Initial Routing | Checksum: 1e0f5ee6f

Time (s): cpu = 00:02:31 ; elapsed = 00:01:56 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54293 ; free virtual = 89695

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.336924 %
  Global Horizontal Routing Utilization  = 0.579173 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2.3 Pre Route Cleanup | Checksum: 25f0de12d

Time (s): cpu = 00:02:23 ; elapsed = 00:01:58 . Memory (MB): peak = 3833.008 ; gain = 0.000 ; free physical = 54292 ; free virtual = 89694
Phase 2 Router Initialization | Checksum: 3452b6b97

Time (s): cpu = 00:02:35 ; elapsed = 00:02:13 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54255 ; free virtual = 89657

Phase 3 Initial Routing
Post Restoration Checksum: NetGraph: bd4c8fe7 NumContArr: 1c614c13 Constraints: 8eb124a3 Timing: 0
Phase 8 Route finalize | Checksum: 254a716fb

Time (s): cpu = 00:03:02 ; elapsed = 00:02:24 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54141 ; free virtual = 89543

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 254a716fb

Time (s): cpu = 00:03:02 ; elapsed = 00:02:24 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54119 ; free virtual = 89520

Phase 10 Depositing Routes

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1685f009d

Time (s): cpu = 00:02:07 ; elapsed = 00:01:46 . Memory (MB): peak = 3842.641 ; gain = 0.000 ; free physical = 54251 ; free virtual = 89652

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1685f009d

Time (s): cpu = 00:02:07 ; elapsed = 00:01:46 . Memory (MB): peak = 3842.641 ; gain = 0.000 ; free physical = 54267 ; free virtual = 89668

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1685f009d

Time (s): cpu = 00:02:07 ; elapsed = 00:01:46 . Memory (MB): peak = 3842.641 ; gain = 0.000 ; free physical = 54264 ; free virtual = 89666
 Number of Nodes with overlaps = 242
Phase 1 Build RT Design | Checksum: 1203440f6

Time (s): cpu = 00:02:00 ; elapsed = 00:01:35 . Memory (MB): peak = 3842.941 ; gain = 0.000 ; free physical = 54238 ; free virtual = 89639
Phase 1 Build RT Design | Checksum: 15ea9f848

Time (s): cpu = 00:02:00 ; elapsed = 00:01:38 . Memory (MB): peak = 3825.305 ; gain = 0.000 ; free physical = 54314 ; free virtual = 89716
Phase 1 Build RT Design | Checksum: 217c48425

Time (s): cpu = 00:02:01 ; elapsed = 00:01:36 . Memory (MB): peak = 3822.645 ; gain = 0.000 ; free physical = 54310 ; free virtual = 89711
Post Restoration Checksum: NetGraph: dcb95b55 NumContArr: 49273b39 Constraints: 8030628f Timing: 0
 Number of Nodes with overlaps = 17
Post Restoration Checksum: NetGraph: 64d3690a NumContArr: dba8afd8 Constraints: 847f9799 Timing: 0
Post Restoration Checksum: NetGraph: 6c9d800 NumContArr: 7eb1b886 Constraints: 91dc159b Timing: 0
 Number of Nodes with overlaps = 2
Phase 10 Depositing Routes | Checksum: 254a716fb

Time (s): cpu = 00:03:06 ; elapsed = 00:02:28 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54235 ; free virtual = 89637

Phase 2.4 Global Clock Net Routing

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.520  | TNS=0.000  | WHS=0.032  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.

Phase 2.4 Global Clock Net Routing
Phase 11 Post Router Timing | Checksum: 254a716fb

Time (s): cpu = 00:03:06 ; elapsed = 00:02:28 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54327 ; free virtual = 89729
INFO: [Route 35-16] Router Completed Successfully
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 114ae665b

Time (s): cpu = 00:02:29 ; elapsed = 00:02:04 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 54391 ; free virtual = 89793
 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 1

Phase 2.5 Update Timing
Phase 2.4 Global Clock Net Routing | Checksum: 124d3e36b

Time (s): cpu = 00:02:42 ; elapsed = 00:02:20 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 54391 ; free virtual = 89793

Phase 2.5 Update Timing
Phase 1 Build RT Design | Checksum: 13c1d91cd

Time (s): cpu = 00:02:07 ; elapsed = 00:01:43 . Memory (MB): peak = 3847.348 ; gain = 0.000 ; free physical = 54386 ; free virtual = 89788

Phase 2.4 Global Clock Net Routing

Phase 2 Router Initialization
Post Restoration Checksum: NetGraph: 9468a82d NumContArr: f485cc66 Constraints: 568510b Timing: 0

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a610f91d

Time (s): cpu = 00:02:03 ; elapsed = 00:01:38 . Memory (MB): peak = 3842.941 ; gain = 0.000 ; free physical = 54426 ; free virtual = 89827
 Number of Nodes with overlaps = 0

Phase 2.2 Fix Topology Constraints
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1bba4f338

Time (s): cpu = 00:02:11 ; elapsed = 00:01:49 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 54395 ; free virtual = 89796
Phase 2.2 Fix Topology Constraints | Checksum: 1a610f91d

Time (s): cpu = 00:02:03 ; elapsed = 00:01:38 . Memory (MB): peak = 3842.941 ; gain = 0.000 ; free physical = 54395 ; free virtual = 89796

Phase 2.3 Pre Route Cleanup

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1ed15a171

Time (s): cpu = 00:02:31 ; elapsed = 00:02:05 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 54395 ; free virtual = 89797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.335  | TNS=0.000  | WHS=0.009  | THS=0.000  |

Phase 2.3 Pre Route Cleanup | Checksum: 1a610f91d

Time (s): cpu = 00:02:03 ; elapsed = 00:01:39 . Memory (MB): peak = 3842.941 ; gain = 0.000 ; free physical = 54381 ; free virtual = 89782

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1c4fbb07b

Time (s): cpu = 00:02:03 ; elapsed = 00:01:41 . Memory (MB): peak = 3825.305 ; gain = 0.000 ; free physical = 54472 ; free virtual = 89874

Phase 2.2 Fix Topology Constraints
Phase 2 Router Initialization | Checksum: 1554dc687

Time (s): cpu = 00:02:31 ; elapsed = 00:02:05 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 54474 ; free virtual = 89876

Phase 3 Initial Routing
Phase 2.5 Update Timing | Checksum: 18953af2d

Time (s): cpu = 00:02:45 ; elapsed = 00:02:22 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 54474 ; free virtual = 89875
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.725  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 2.2 Fix Topology Constraints | Checksum: 1c4fbb07b

Time (s): cpu = 00:02:04 ; elapsed = 00:01:41 . Memory (MB): peak = 3841.328 ; gain = 16.023 ; free physical = 54453 ; free virtual = 89855

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1c4fbb07b

Time (s): cpu = 00:02:04 ; elapsed = 00:01:42 . Memory (MB): peak = 3841.328 ; gain = 16.023 ; free physical = 54436 ; free virtual = 89838
Phase 2 Router Initialization | Checksum: 188ac2787

Time (s): cpu = 00:02:45 ; elapsed = 00:02:23 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 54353 ; free virtual = 89754

Phase 3 Initial Routing

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11757a621

Time (s): cpu = 00:02:06 ; elapsed = 00:01:41 . Memory (MB): peak = 3822.645 ; gain = 0.000 ; free physical = 54311 ; free virtual = 89712

Phase 2.2 Fix Topology Constraints
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.886  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 2.5 Update Timing | Checksum: 22991476e

Time (s): cpu = 00:02:13 ; elapsed = 00:01:51 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 54255 ; free virtual = 89657
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.484  | TNS=0.000  | WHS=-0.034 | THS=-0.044 |

Phase 2.2 Fix Topology Constraints | Checksum: 11757a621

Time (s): cpu = 00:02:06 ; elapsed = 00:01:41 . Memory (MB): peak = 3828.652 ; gain = 6.008 ; free physical = 54238 ; free virtual = 89640

Phase 2.3 Pre Route Cleanup
Phase 4.1 Global Iteration 0 | Checksum: 14af8f6e7

Time (s): cpu = 00:02:44 ; elapsed = 00:02:05 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54234 ; free virtual = 89635

Phase 4.2 Additional Iteration for Hold
Phase 2.3 Pre Route Cleanup | Checksum: 11757a621

Time (s): cpu = 00:02:06 ; elapsed = 00:01:41 . Memory (MB): peak = 3828.652 ; gain = 6.008 ; free physical = 54222 ; free virtual = 89624
Phase 3 Initial Routing | Checksum: 22be0f3ac

Time (s): cpu = 00:02:51 ; elapsed = 00:02:22 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54222 ; free virtual = 89623

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.2 Additional Iteration for Hold | Checksum: 18fdbb293

Time (s): cpu = 00:02:44 ; elapsed = 00:02:05 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54157 ; free virtual = 89559
Phase 4 Rip-up And Reroute | Checksum: 18fdbb293

Time (s): cpu = 00:02:44 ; elapsed = 00:02:05 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54178 ; free virtual = 89580

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 2 Router Initialization | Checksum: 2b747354c

Time (s): cpu = 00:02:14 ; elapsed = 00:01:52 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 54164 ; free virtual = 89566

Phase 3 Initial Routing
Phase 5.1 Delay CleanUp | Checksum: 18fdbb293

Time (s): cpu = 00:02:45 ; elapsed = 00:02:05 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54155 ; free virtual = 89557

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18fdbb293

Time (s): cpu = 00:02:45 ; elapsed = 00:02:05 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54144 ; free virtual = 89546
Phase 5 Delay and Skew Optimization | Checksum: 18fdbb293

Time (s): cpu = 00:02:45 ; elapsed = 00:02:05 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54132 ; free virtual = 89533

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18e56c59e

Time (s): cpu = 00:02:12 ; elapsed = 00:01:47 . Memory (MB): peak = 3847.348 ; gain = 0.000 ; free physical = 54108 ; free virtual = 89509

Phase 2.4 Global Clock Net Routing

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18e56c59e

Time (s): cpu = 00:02:12 ; elapsed = 00:01:48 . Memory (MB): peak = 3847.348 ; gain = 0.000 ; free physical = 54044 ; free virtual = 89445

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18e56c59e

Time (s): cpu = 00:02:12 ; elapsed = 00:01:48 . Memory (MB): peak = 3847.348 ; gain = 0.000 ; free physical = 54042 ; free virtual = 89444
 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 25
Phase 2.4 Global Clock Net Routing | Checksum: ff9f197e

Time (s): cpu = 00:02:08 ; elapsed = 00:01:43 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 53942 ; free virtual = 89344

Phase 2.5 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1828b4907

Time (s): cpu = 00:02:48 ; elapsed = 00:02:07 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 53967 ; free virtual = 89369
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.886  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1da33f7c7

Time (s): cpu = 00:02:48 ; elapsed = 00:02:08 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 53957 ; free virtual = 89359
 Number of Nodes with overlaps = 0
Phase 6 Post Hold Fix | Checksum: 1da33f7c7

Time (s): cpu = 00:02:48 ; elapsed = 00:02:08 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 53943 ; free virtual = 89345

Phase 7 Leaf Clock Prog Delay Opt
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.863  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 24ee1516a

Time (s): cpu = 00:02:58 ; elapsed = 00:02:26 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54067 ; free virtual = 89469

Phase 4.2 Additional Iteration for Hold
Phase 2.5 Update Timing | Checksum: 1ed042001

Time (s): cpu = 00:02:10 ; elapsed = 00:01:44 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 54059 ; free virtual = 89461
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.728  | TNS=0.000  | WHS=-0.026 | THS=-0.026 |

Phase 4.2 Additional Iteration for Hold | Checksum: 1f5766711

Time (s): cpu = 00:02:59 ; elapsed = 00:02:26 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54056 ; free virtual = 89457
Phase 4 Rip-up And Reroute | Checksum: 1f5766711

Time (s): cpu = 00:02:59 ; elapsed = 00:02:26 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54044 ; free virtual = 89445

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f5766711

Time (s): cpu = 00:02:59 ; elapsed = 00:02:26 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54025 ; free virtual = 89426

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f5766711

Time (s): cpu = 00:02:59 ; elapsed = 00:02:26 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54029 ; free virtual = 89430

Phase 2.4 Global Clock Net Routing
Phase 5 Delay and Skew Optimization | Checksum: 1f5766711

Time (s): cpu = 00:02:59 ; elapsed = 00:02:26 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54069 ; free virtual = 89471

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 18f63dfdc

Time (s): cpu = 00:02:52 ; elapsed = 00:02:10 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54079 ; free virtual = 89481
Phase 2 Router Initialization | Checksum: 18d7f3c28

Time (s): cpu = 00:02:11 ; elapsed = 00:01:45 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 54079 ; free virtual = 89481

Phase 3 Initial Routing

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.329342 %
  Global Horizontal Routing Utilization  = 0.575258 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 2337ee246

Time (s): cpu = 00:02:10 ; elapsed = 00:01:48 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 54069 ; free virtual = 89471
Phase 3 Initial Routing | Checksum: 1680a5e56

Time (s): cpu = 00:02:44 ; elapsed = 00:02:12 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 54072 ; free virtual = 89474

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 2.5 Update Timing

Phase 2.4 Global Clock Net Routing
Phase 8 Route finalize | Checksum: 1ede96d17

Time (s): cpu = 00:02:54 ; elapsed = 00:02:11 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54127 ; free virtual = 89529

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 6.1.1 Update Timing | Checksum: 1cfeab504

Time (s): cpu = 00:03:01 ; elapsed = 00:02:28 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54121 ; free virtual = 89523
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.863  | TNS=0.000  | WHS=0.019  | THS=0.000  |


Phase 2.4 Global Clock Net Routing
Phase 9 Verifying routed nets | Checksum: 1ede96d17

Time (s): cpu = 00:02:54 ; elapsed = 00:02:11 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54156 ; free virtual = 89558
Phase 1 Build RT Design | Checksum: 17d7030bc

Time (s): cpu = 00:02:03 ; elapsed = 00:01:40 . Memory (MB): peak = 3832.645 ; gain = 0.000 ; free physical = 54154 ; free virtual = 89556
Phase 6.1 Hold Fix Iter | Checksum: 1cfeab504

Time (s): cpu = 00:03:02 ; elapsed = 00:02:28 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54154 ; free virtual = 89556

Phase 10 Depositing Routes
Phase 6 Post Hold Fix | Checksum: 1cfeab504

Time (s): cpu = 00:03:02 ; elapsed = 00:02:28 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54145 ; free virtual = 89547

Phase 7 Leaf Clock Prog Delay Opt
 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1be1192aa

Time (s): cpu = 00:02:12 ; elapsed = 00:01:48 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 54131 ; free virtual = 89532

Phase 2.5 Update Timing
Phase 2.4 Global Clock Net Routing | Checksum: d1c9d336

Time (s): cpu = 00:02:17 ; elapsed = 00:01:52 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 54122 ; free virtual = 89524
Post Restoration Checksum: NetGraph: 9fd82cf1 NumContArr: 103324e5 Constraints: 7ee4b4c3 Timing: 0

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 31ddce697

Time (s): cpu = 00:02:13 ; elapsed = 00:01:50 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 54119 ; free virtual = 89521
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.414  | TNS=0.000  | WHS=-0.001 | THS=-0.003 |

Phase 7 Leaf Clock Prog Delay Opt | Checksum: 18e91d708

Time (s): cpu = 00:03:04 ; elapsed = 00:02:29 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54130 ; free virtual = 89532

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.335351 %
  Global Horizontal Routing Utilization  = 0.581411 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 3 Initial Routing | Checksum: 2f5cca6ec

Time (s): cpu = 00:03:00 ; elapsed = 00:02:31 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 54119 ; free virtual = 89521

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 86
Phase 2.5 Update Timing | Checksum: 1d237a2fe

Time (s): cpu = 00:02:14 ; elapsed = 00:01:49 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 54117 ; free virtual = 89519
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.425  | TNS=0.000  | WHS=0.005  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2b8653e8f

Time (s): cpu = 00:02:14 ; elapsed = 00:01:51 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 54116 ; free virtual = 89518

Phase 3 Initial Routing
Phase 2 Router Initialization | Checksum: 1e150c78e

Time (s): cpu = 00:02:15 ; elapsed = 00:01:49 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 54111 ; free virtual = 89513
Phase 3 Initial Routing | Checksum: 21fdea12e

Time (s): cpu = 00:02:28 ; elapsed = 00:01:59 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 54111 ; free virtual = 89513

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 3 Initial Routing
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 8 Route finalize | Checksum: 21e2b455d

Time (s): cpu = 00:03:05 ; elapsed = 00:02:30 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54094 ; free virtual = 89496

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 1 Build RT Design | Checksum: df381725

Time (s): cpu = 00:02:12 ; elapsed = 00:01:50 . Memory (MB): peak = 3841.023 ; gain = 0.000 ; free physical = 54100 ; free virtual = 89501
Phase 2.5 Update Timing | Checksum: 122ee931f

Time (s): cpu = 00:02:20 ; elapsed = 00:01:54 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 54094 ; free virtual = 89496
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.977  | TNS=0.000  | WHS=-0.017 | THS=-0.017 |

Phase 9 Verifying routed nets | Checksum: 21e2b455d

Time (s): cpu = 00:03:06 ; elapsed = 00:02:31 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54088 ; free virtual = 89490

Phase 10 Depositing Routes
Post Restoration Checksum: NetGraph: 515922c0 NumContArr: 1dbd8846 Constraints: b2ac60f9 Timing: 0
Phase 2 Router Initialization | Checksum: 13cb53184

Time (s): cpu = 00:02:21 ; elapsed = 00:01:55 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 54085 ; free virtual = 89487

Phase 3 Initial Routing
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.765  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 24cfa90bc

Time (s): cpu = 00:02:52 ; elapsed = 00:02:17 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 54097 ; free virtual = 89499

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1f2d4cb22

Time (s): cpu = 00:02:52 ; elapsed = 00:02:17 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 54095 ; free virtual = 89497
 Number of Nodes with overlaps = 34
Phase 4 Rip-up And Reroute | Checksum: 1f2d4cb22

Time (s): cpu = 00:02:52 ; elapsed = 00:02:17 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 54092 ; free virtual = 89493

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 10 Depositing Routes | Checksum: 1ede96d17

Time (s): cpu = 00:02:58 ; elapsed = 00:02:15 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54096 ; free virtual = 89497
Phase 5.1 Delay CleanUp | Checksum: 1f2d4cb22

Time (s): cpu = 00:02:52 ; elapsed = 00:02:17 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 54098 ; free virtual = 89500

Phase 5.2 Clock Skew Optimization
Phase 2.1 Create Timer | Checksum: 12ef00699

Time (s): cpu = 00:02:07 ; elapsed = 00:01:44 . Memory (MB): peak = 3832.645 ; gain = 0.000 ; free physical = 54098 ; free virtual = 89500
 Number of Nodes with overlaps = 0

Phase 2.2 Fix Topology Constraints

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.886  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 5.2 Clock Skew Optimization | Checksum: 1f2d4cb22

Time (s): cpu = 00:02:52 ; elapsed = 00:02:17 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 54063 ; free virtual = 89465
Phase 2.2 Fix Topology Constraints | Checksum: 12ef00699

Time (s): cpu = 00:02:07 ; elapsed = 00:01:45 . Memory (MB): peak = 3841.324 ; gain = 8.680 ; free physical = 54060 ; free virtual = 89462

Phase 2.3 Pre Route Cleanup
Phase 11 Post Router Timing | Checksum: 1ede96d17

Time (s): cpu = 00:02:58 ; elapsed = 00:02:15 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54059 ; free virtual = 89461
INFO: [Route 35-16] Router Completed Successfully
Phase 5 Delay and Skew Optimization | Checksum: 1f2d4cb22

Time (s): cpu = 00:02:52 ; elapsed = 00:02:17 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 54106 ; free virtual = 89508

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 2.3 Pre Route Cleanup | Checksum: 12ef00699

Time (s): cpu = 00:02:07 ; elapsed = 00:01:45 . Memory (MB): peak = 3841.324 ; gain = 8.680 ; free physical = 54132 ; free virtual = 89533

Phase 6.1.1 Update Timing
 Number of Nodes with overlaps = 36
Phase 1 Build RT Design | Checksum: 73fb9533

Time (s): cpu = 00:02:03 ; elapsed = 00:01:40 . Memory (MB): peak = 3840.762 ; gain = 0.000 ; free physical = 54053 ; free virtual = 89455
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.359  | TNS=0.000  | WHS=0.041  | THS=0.000  |


Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 4.1 Global Iteration 0 | Checksum: 1af0faaca

Time (s): cpu = 00:03:07 ; elapsed = 00:02:35 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 54033 ; free virtual = 89435

Phase 4.2 Additional Iteration for Hold
Phase 2.1 Create Timer | Checksum: 121c30bff

Time (s): cpu = 00:02:15 ; elapsed = 00:01:53 . Memory (MB): peak = 3841.023 ; gain = 0.000 ; free physical = 54020 ; free virtual = 89422

Phase 2.2 Fix Topology Constraints
Phase 4.2 Additional Iteration for Hold | Checksum: 161fe8b96

Time (s): cpu = 00:03:07 ; elapsed = 00:02:35 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 53983 ; free virtual = 89385
Phase 2.2 Fix Topology Constraints | Checksum: 121c30bff

Time (s): cpu = 00:02:15 ; elapsed = 00:01:53 . Memory (MB): peak = 3841.023 ; gain = 0.000 ; free physical = 53989 ; free virtual = 89391

Phase 2.3 Pre Route Cleanup
Phase 4 Rip-up And Reroute | Checksum: 161fe8b96

Time (s): cpu = 00:03:08 ; elapsed = 00:02:35 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 53988 ; free virtual = 89390

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 2.3 Pre Route Cleanup | Checksum: 121c30bff

Time (s): cpu = 00:02:15 ; elapsed = 00:01:53 . Memory (MB): peak = 3841.023 ; gain = 0.000 ; free physical = 53985 ; free virtual = 89387
Phase 5.1 Delay CleanUp | Checksum: 161fe8b96

Time (s): cpu = 00:03:08 ; elapsed = 00:02:35 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 53931 ; free virtual = 89333

Phase 5.2 Clock Skew Optimization
Post Restoration Checksum: NetGraph: 478a0c7b NumContArr: 31bb03f6 Constraints: cd2f4072 Timing: 0
Phase 5.2 Clock Skew Optimization | Checksum: 161fe8b96

Time (s): cpu = 00:03:08 ; elapsed = 00:02:35 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 53908 ; free virtual = 89309
Phase 6.1.1 Update Timing | Checksum: 1e17a3360

Time (s): cpu = 00:02:55 ; elapsed = 00:02:19 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 53905 ; free virtual = 89307
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.765  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 3 Initial Routing | Checksum: 177d6db36

Time (s): cpu = 00:02:24 ; elapsed = 00:01:52 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 53905 ; free virtual = 89307

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 5 Delay and Skew Optimization | Checksum: 161fe8b96

Time (s): cpu = 00:03:08 ; elapsed = 00:02:36 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 53903 ; free virtual = 89305

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1 Hold Fix Iter | Checksum: 1e17a3360

Time (s): cpu = 00:02:55 ; elapsed = 00:02:19 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 53892 ; free virtual = 89294
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.733  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2da88d0c6

Time (s): cpu = 00:02:36 ; elapsed = 00:02:04 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 53881 ; free virtual = 89283

Phase 4.2 Additional Iteration for Hold
Phase 6 Post Hold Fix | Checksum: 1e17a3360

Time (s): cpu = 00:02:55 ; elapsed = 00:02:19 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 53880 ; free virtual = 89282

Phase 7 Leaf Clock Prog Delay Opt
Phase 4.2 Additional Iteration for Hold | Checksum: 2dbf18ac8

Time (s): cpu = 00:02:36 ; elapsed = 00:02:04 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 53850 ; free virtual = 89251
Phase 4 Rip-up And Reroute | Checksum: 2dbf18ac8

Time (s): cpu = 00:02:36 ; elapsed = 00:02:04 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 53843 ; free virtual = 89245

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 10 Depositing Routes | Checksum: 21e2b455d

Time (s): cpu = 00:03:10 ; elapsed = 00:02:35 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 53816 ; free virtual = 89218
Phase 5.1 Delay CleanUp | Checksum: 2dbf18ac8

Time (s): cpu = 00:02:36 ; elapsed = 00:02:04 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 53813 ; free virtual = 89215

Phase 5.2 Clock Skew Optimization

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.863  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 5.2 Clock Skew Optimization | Checksum: 2dbf18ac8

Time (s): cpu = 00:02:36 ; elapsed = 00:02:04 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 53800 ; free virtual = 89201
Phase 5 Delay and Skew Optimization | Checksum: 2dbf18ac8

Time (s): cpu = 00:02:36 ; elapsed = 00:02:04 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 53787 ; free virtual = 89189

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 11 Post Router Timing | Checksum: 21e2b455d

Time (s): cpu = 00:03:10 ; elapsed = 00:02:35 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 53785 ; free virtual = 89187
INFO: [Route 35-16] Router Completed Successfully

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12aeebd6e

Time (s): cpu = 00:03:10 ; elapsed = 00:02:37 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 53883 ; free virtual = 89285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.359  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1749bd9cb

Time (s): cpu = 00:03:11 ; elapsed = 00:02:37 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 53878 ; free virtual = 89280
Phase 6 Post Hold Fix | Checksum: 1749bd9cb

Time (s): cpu = 00:03:11 ; elapsed = 00:02:37 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 53883 ; free virtual = 89285

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 24caac151

Time (s): cpu = 00:02:58 ; elapsed = 00:02:21 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 53872 ; free virtual = 89274

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.363864 %
  Global Horizontal Routing Utilization  = 0.604428 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 6.1.1 Update Timing | Checksum: 24229623d

Time (s): cpu = 00:02:38 ; elapsed = 00:02:06 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 53903 ; free virtual = 89304
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.733  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24229623d

Time (s): cpu = 00:02:38 ; elapsed = 00:02:06 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 53897 ; free virtual = 89298
Phase 6 Post Hold Fix | Checksum: 24229623d

Time (s): cpu = 00:02:38 ; elapsed = 00:02:06 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 53908 ; free virtual = 89309

Phase 7 Leaf Clock Prog Delay Opt
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
Phase 8 Route finalize | Checksum: 20d26db4b

Time (s): cpu = 00:03:00 ; elapsed = 00:02:22 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 53890 ; free virtual = 89292

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 20d26db4b

Time (s): cpu = 00:03:00 ; elapsed = 00:02:22 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 53924 ; free virtual = 89326
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 17f30287b

Time (s): cpu = 00:03:13 ; elapsed = 00:02:39 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 53923 ; free virtual = 89324

Phase 8 Route finalize

Phase 10 Depositing Routes

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.241655 %
  Global Horizontal Routing Utilization  = 0.517891 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Leaf Clock Prog Delay Opt | Checksum: 22713e63f

Time (s): cpu = 00:02:40 ; elapsed = 00:02:07 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 53928 ; free virtual = 89330

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.227106 %
  Global Horizontal Routing Utilization  = 0.513023 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.175  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 2.1 Create Timer | Checksum: 1467450e3

Time (s): cpu = 00:02:08 ; elapsed = 00:01:45 . Memory (MB): peak = 3840.762 ; gain = 0.000 ; free physical = 53933 ; free virtual = 89335
Phase 4.1 Global Iteration 0 | Checksum: 2eed1ba13

Time (s): cpu = 00:02:31 ; elapsed = 00:01:56 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 53899 ; free virtual = 89300

Phase 4.2 Additional Iteration for Hold

Phase 2.2 Fix Topology Constraints
Phase 4.2 Additional Iteration for Hold | Checksum: 29b192af8

Time (s): cpu = 00:02:31 ; elapsed = 00:01:56 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 53936 ; free virtual = 89338
Phase 2.2 Fix Topology Constraints | Checksum: 1467450e3

Time (s): cpu = 00:02:08 ; elapsed = 00:01:45 . Memory (MB): peak = 3842.762 ; gain = 2.000 ; free physical = 53936 ; free virtual = 89338

Phase 2.3 Pre Route Cleanup

Phase 2.4 Global Clock Net Routing
Phase 4 Rip-up And Reroute | Checksum: 29b192af8

Time (s): cpu = 00:02:32 ; elapsed = 00:01:57 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 53937 ; free virtual = 89339

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 2.3 Pre Route Cleanup | Checksum: 1467450e3

Time (s): cpu = 00:02:08 ; elapsed = 00:01:45 . Memory (MB): peak = 3842.762 ; gain = 2.000 ; free physical = 53937 ; free virtual = 89339
Phase 5.1 Delay CleanUp | Checksum: 29b192af8

Time (s): cpu = 00:02:32 ; elapsed = 00:01:57 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 53888 ; free virtual = 89290

Phase 5.2 Clock Skew Optimization
Phase 3 Initial Routing | Checksum: 259822988

Time (s): cpu = 00:02:30 ; elapsed = 00:01:59 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 53887 ; free virtual = 89289

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 8 Route finalize | Checksum: 1d029d32c

Time (s): cpu = 00:03:15 ; elapsed = 00:02:40 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 53884 ; free virtual = 89286

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 5.2 Clock Skew Optimization | Checksum: 29b192af8

Time (s): cpu = 00:02:32 ; elapsed = 00:01:57 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 53881 ; free virtual = 89283
Phase 8 Route finalize | Checksum: 2fa4a35c5

Time (s): cpu = 00:02:42 ; elapsed = 00:02:08 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 53873 ; free virtual = 89275

Phase 9 Verifying routed nets
Phase 9 Verifying routed nets | Checksum: 1d029d32c

Time (s): cpu = 00:03:15 ; elapsed = 00:02:40 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 53868 ; free virtual = 89270
 Number of Nodes with overlaps = 0
Phase 5 Delay and Skew Optimization | Checksum: 29b192af8

Time (s): cpu = 00:02:32 ; elapsed = 00:01:57 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 53869 ; free virtual = 89271

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

 Verification completed successfully

Phase 6.1.1 Update Timing
Phase 2.4 Global Clock Net Routing | Checksum: 16d046c9a

Time (s): cpu = 00:02:14 ; elapsed = 00:01:51 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53859 ; free virtual = 89261

Phase 10 Depositing Routes
Phase 9 Verifying routed nets | Checksum: 2fa4a35c5

Time (s): cpu = 00:02:42 ; elapsed = 00:02:08 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 53856 ; free virtual = 89258

Phase 2.5 Update Timing

Phase 10 Depositing Routes

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1c711b157

Time (s): cpu = 00:02:21 ; elapsed = 00:01:59 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53821 ; free virtual = 89223
Phase 6.1.1 Update Timing | Checksum: 2bad6ce9b

Time (s): cpu = 00:02:34 ; elapsed = 00:01:58 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 53817 ; free virtual = 89219
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.175  | TNS=0.000  | WHS=0.034  | THS=0.000  |


Phase 2.5 Update Timing
Phase 6.1 Hold Fix Iter | Checksum: 2bad6ce9b

Time (s): cpu = 00:02:34 ; elapsed = 00:01:58 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 53813 ; free virtual = 89214
Phase 6 Post Hold Fix | Checksum: 2bad6ce9b

Time (s): cpu = 00:02:34 ; elapsed = 00:01:58 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 53810 ; free virtual = 89211

Phase 7 Leaf Clock Prog Delay Opt
Phase 10 Depositing Routes | Checksum: 20d26db4b

Time (s): cpu = 00:03:03 ; elapsed = 00:02:25 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 53788 ; free virtual = 89190

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.765  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 20d26db4b

Time (s): cpu = 00:03:03 ; elapsed = 00:02:25 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 53769 ; free virtual = 89171
INFO: [Route 35-16] Router Completed Successfully
Phase 1 Build RT Design | Checksum: 14f85192c

Time (s): cpu = 00:01:58 ; elapsed = 00:01:39 . Memory (MB): peak = 3859.551 ; gain = 0.000 ; free physical = 53873 ; free virtual = 89275
Phase 3 Initial Routing | Checksum: 258bfc8d0

Time (s): cpu = 00:02:37 ; elapsed = 00:02:04 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 53873 ; free virtual = 89274

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 20
Phase 2.5 Update Timing | Checksum: 262a74492

Time (s): cpu = 00:02:16 ; elapsed = 00:01:53 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53868 ; free virtual = 89270
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.685  | TNS=0.000  | WHS=-0.022 | THS=-0.022 |

Post Restoration Checksum: NetGraph: 30a35fb0 NumContArr: 1a925f87 Constraints: be9c1f61 Timing: 0
 Number of Nodes with overlaps = 0
Phase 2.5 Update Timing | Checksum: 1e586600f

Time (s): cpu = 00:02:24 ; elapsed = 00:02:01 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53871 ; free virtual = 89273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.885  | TNS=0.000  | WHS=-0.021 | THS=-0.040 |

Phase 7 Leaf Clock Prog Delay Opt | Checksum: 2391edbbe

Time (s): cpu = 00:02:36 ; elapsed = 00:02:00 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 53866 ; free virtual = 89268

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.324886 %
  Global Horizontal Routing Utilization  = 0.562454 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1d7dd318b

Time (s): cpu = 00:02:17 ; elapsed = 00:01:54 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53850 ; free virtual = 89252

Phase 3 Initial Routing
Phase 1 Build RT Design | Checksum: 5284fcfe

Time (s): cpu = 00:02:20 ; elapsed = 00:01:55 . Memory (MB): peak = 3826.637 ; gain = 0.000 ; free physical = 53849 ; free virtual = 89250
Phase 10 Depositing Routes | Checksum: 2fa4a35c5

Time (s): cpu = 00:02:45 ; elapsed = 00:02:11 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 53855 ; free virtual = 89257

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.733  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Depositing Routes | Checksum: 1d029d32c

Time (s): cpu = 00:03:19 ; elapsed = 00:02:43 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 53857 ; free virtual = 89259
Phase 2 Router Initialization | Checksum: 1eb24423d

Time (s): cpu = 00:02:24 ; elapsed = 00:02:02 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53859 ; free virtual = 89261

Phase 3 Initial Routing
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.083  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 11 Post Router Timing | Checksum: 2fa4a35c5

Time (s): cpu = 00:02:46 ; elapsed = 00:02:12 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 53857 ; free virtual = 89259
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.359  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 4.1 Global Iteration 0 | Checksum: 26809d95c

Time (s): cpu = 00:02:36 ; elapsed = 00:02:03 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 53934 ; free virtual = 89336

Phase 4.2 Additional Iteration for Hold
Phase 11 Post Router Timing | Checksum: 1d029d32c

Time (s): cpu = 00:03:19 ; elapsed = 00:02:44 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 53932 ; free virtual = 89334
INFO: [Route 35-16] Router Completed Successfully
Phase 4.2 Additional Iteration for Hold | Checksum: 24c541691

Time (s): cpu = 00:02:36 ; elapsed = 00:02:03 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 53986 ; free virtual = 89387

Phase 2.4 Global Clock Net Routing
Phase 4 Rip-up And Reroute | Checksum: 24c541691

Time (s): cpu = 00:02:36 ; elapsed = 00:02:03 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 54018 ; free virtual = 89420

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Post Restoration Checksum: NetGraph: ba3edd8e NumContArr: 89fa6567 Constraints: 6863937d Timing: 0
Phase 5.1 Delay CleanUp | Checksum: 24c541691

Time (s): cpu = 00:02:36 ; elapsed = 00:02:03 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 54017 ; free virtual = 89419

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24c541691

Time (s): cpu = 00:02:37 ; elapsed = 00:02:03 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 54018 ; free virtual = 89419
Phase 8 Route finalize | Checksum: 271deea55

Time (s): cpu = 00:02:38 ; elapsed = 00:02:01 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 54017 ; free virtual = 89419

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 5 Delay and Skew Optimization | Checksum: 24c541691

Time (s): cpu = 00:02:37 ; elapsed = 00:02:03 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 54016 ; free virtual = 89418

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 9 Verifying routed nets | Checksum: 271deea55

Time (s): cpu = 00:02:39 ; elapsed = 00:02:01 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 54012 ; free virtual = 89414
 Number of Nodes with overlaps = 51

Phase 10 Depositing Routes
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: ef75e63c

Time (s): cpu = 00:02:13 ; elapsed = 00:01:50 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 54011 ; free virtual = 89413

Phase 2.5 Update Timing
 Number of Nodes with overlaps = 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 109d1de98

Time (s): cpu = 00:02:01 ; elapsed = 00:01:43 . Memory (MB): peak = 3859.551 ; gain = 0.000 ; free physical = 54011 ; free virtual = 89412

Phase 2.2 Fix Topology Constraints
Phase 6.1.1 Update Timing | Checksum: 25c346885

Time (s): cpu = 00:02:39 ; elapsed = 00:02:05 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 53976 ; free virtual = 89378
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.083  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 2.2 Fix Topology Constraints | Checksum: 109d1de98

Time (s): cpu = 00:02:02 ; elapsed = 00:01:43 . Memory (MB): peak = 3859.551 ; gain = 0.000 ; free physical = 53976 ; free virtual = 89378

Phase 2.3 Pre Route Cleanup
Phase 6.1 Hold Fix Iter | Checksum: 2c34cba45

Time (s): cpu = 00:02:39 ; elapsed = 00:02:05 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 53976 ; free virtual = 89378
Phase 2.3 Pre Route Cleanup | Checksum: 109d1de98

Time (s): cpu = 00:02:02 ; elapsed = 00:01:43 . Memory (MB): peak = 3859.551 ; gain = 0.000 ; free physical = 54013 ; free virtual = 89415
Phase 6 Post Hold Fix | Checksum: 2c34cba45

Time (s): cpu = 00:02:39 ; elapsed = 00:02:05 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 53990 ; free virtual = 89392

Phase 7 Leaf Clock Prog Delay Opt
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.451  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1693eb833

Time (s): cpu = 00:02:45 ; elapsed = 00:02:09 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 54045 ; free virtual = 89447

Phase 4.2 Additional Iteration for Hold
Phase 2.5 Update Timing | Checksum: 16cc93141
Phase 4.2 Additional Iteration for Hold | Checksum: 1cb193d21

Time (s): cpu = 00:02:45 ; elapsed = 00:02:09 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 54043 ; free virtual = 89445

Time (s): cpu = 00:02:16 ; elapsed = 00:01:52 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 54043 ; free virtual = 89445
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.519  | TNS=0.000  | WHS=-0.014 | THS=-0.020 |

Phase 7 Leaf Clock Prog Delay Opt | Checksum: 2d7c54cc5

Time (s): cpu = 00:02:41 ; elapsed = 00:02:06 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 54020 ; free virtual = 89422
Phase 4 Rip-up And Reroute | Checksum: 1cb193d21

Time (s): cpu = 00:02:46 ; elapsed = 00:02:09 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 54017 ; free virtual = 89419

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.328122 %
  Global Horizontal Routing Utilization  = 0.566308 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 5.1 Delay CleanUp | Checksum: 1cb193d21

Time (s): cpu = 00:02:46 ; elapsed = 00:02:09 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 53992 ; free virtual = 89394

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cb193d21

Time (s): cpu = 00:02:46 ; elapsed = 00:02:09 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 54006 ; free virtual = 89408

Phase 2 Router Initialization
Phase 5 Delay and Skew Optimization | Checksum: 1cb193d21

Time (s): cpu = 00:02:46 ; elapsed = 00:02:10 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 53997 ; free virtual = 89399

Phase 6 Post Hold Fix

Phase 2.1 Create Timer

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 2.1 Create Timer | Checksum: 1ac9cd672

Time (s): cpu = 00:02:24 ; elapsed = 00:01:59 . Memory (MB): peak = 3826.637 ; gain = 0.000 ; free physical = 53984 ; free virtual = 89386

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1ac9cd672

Time (s): cpu = 00:02:25 ; elapsed = 00:01:59 . Memory (MB): peak = 3836.652 ; gain = 10.016 ; free physical = 53935 ; free virtual = 89337

Phase 2.3 Pre Route Cleanup
Phase 2 Router Initialization | Checksum: 17afe1076

Time (s): cpu = 00:02:17 ; elapsed = 00:01:53 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 53936 ; free virtual = 89338

Phase 3 Initial Routing
Phase 2.3 Pre Route Cleanup | Checksum: 1ac9cd672

Time (s): cpu = 00:02:25 ; elapsed = 00:01:59 . Memory (MB): peak = 3836.652 ; gain = 10.016 ; free physical = 53926 ; free virtual = 89328
Phase 10 Depositing Routes | Checksum: 271deea55

Time (s): cpu = 00:02:42 ; elapsed = 00:02:05 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 53878 ; free virtual = 89280

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.175  | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 3 Initial Routing | Checksum: 15b5c1a37

Time (s): cpu = 00:02:43 ; elapsed = 00:02:05 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 53884 ; free virtual = 89286

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 11 Post Router Timing | Checksum: 271deea55

Time (s): cpu = 00:02:42 ; elapsed = 00:02:05 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 53909 ; free virtual = 89310
INFO: [Route 35-16] Router Completed Successfully
Phase 8 Route finalize | Checksum: 23d09bf5f

Time (s): cpu = 00:02:43 ; elapsed = 00:02:07 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 53972 ; free virtual = 89374

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 23d09bf5f

Time (s): cpu = 00:02:43 ; elapsed = 00:02:07 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 53967 ; free virtual = 89369

Phase 10 Depositing Routes
Phase 6.1.1 Update Timing | Checksum: 169ebe220

Time (s): cpu = 00:02:49 ; elapsed = 00:02:11 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 53885 ; free virtual = 89286
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.451  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 169ebe220

Time (s): cpu = 00:02:49 ; elapsed = 00:02:11 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 53885 ; free virtual = 89287
Phase 6 Post Hold Fix | Checksum: 169ebe220

Time (s): cpu = 00:02:49 ; elapsed = 00:02:12 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 53918 ; free virtual = 89320

Phase 7 Leaf Clock Prog Delay Opt

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 0
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 9d9a6e95

Time (s): cpu = 00:02:06 ; elapsed = 00:01:48 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 53921 ; free virtual = 89323

Phase 2.5 Update Timing
Phase 1 Build RT Design | Checksum: 15eda3932

Time (s): cpu = 00:01:47 ; elapsed = 00:01:26 . Memory (MB): peak = 3835.254 ; gain = 0.000 ; free physical = 53917 ; free virtual = 89319
Phase 3 Initial Routing | Checksum: 2a114eee0

Time (s): cpu = 00:02:31 ; elapsed = 00:02:01 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53915 ; free virtual = 89317

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 7 Leaf Clock Prog Delay Opt | Checksum: d997ec43

Time (s): cpu = 00:02:51 ; elapsed = 00:02:13 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 53922 ; free virtual = 89324

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.359468 %
  Global Horizontal Routing Utilization  = 0.594691 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Post Restoration Checksum: NetGraph: f23b8b15 NumContArr: 29769384 Constraints: 28d14b93 Timing: 0
Phase 10 Depositing Routes | Checksum: 23d09bf5f

Time (s): cpu = 00:02:46 ; elapsed = 00:02:10 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 53927 ; free virtual = 89329

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.083  | TNS=0.000  | WHS=0.047  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 23d09bf5f

Time (s): cpu = 00:02:46 ; elapsed = 00:02:11 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 53933 ; free virtual = 89335
INFO: [Route 35-16] Router Completed Successfully
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.076  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 3 Initial Routing | Checksum: 17bab2976

Time (s): cpu = 00:02:39 ; elapsed = 00:02:10 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53984 ; free virtual = 89386

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 18d0de778

Time (s): cpu = 00:02:49 ; elapsed = 00:02:09 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 53984 ; free virtual = 89386

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1eaf6ff53

Time (s): cpu = 00:02:49 ; elapsed = 00:02:09 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 54023 ; free virtual = 89424

Phase 2.4 Global Clock Net Routing
Phase 4 Rip-up And Reroute | Checksum: 1eaf6ff53

Time (s): cpu = 00:02:49 ; elapsed = 00:02:09 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 54013 ; free virtual = 89415

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1eaf6ff53

Time (s): cpu = 00:02:50 ; elapsed = 00:02:09 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 54014 ; free virtual = 89416

Phase 5.2 Clock Skew Optimization
Phase 8 Route finalize | Checksum: 15fe9f800

Time (s): cpu = 00:02:54 ; elapsed = 00:02:14 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 54014 ; free virtual = 89416

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 5.2 Clock Skew Optimization | Checksum: 1eaf6ff53

Time (s): cpu = 00:02:50 ; elapsed = 00:02:10 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 54014 ; free virtual = 89416
Phase 9 Verifying routed nets | Checksum: 15fe9f800

Time (s): cpu = 00:02:54 ; elapsed = 00:02:14 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 54016 ; free virtual = 89417
Phase 5 Delay and Skew Optimization | Checksum: 1eaf6ff53

Time (s): cpu = 00:02:50 ; elapsed = 00:02:10 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 54012 ; free virtual = 89413

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 10 Depositing Routes

Phase 6.1.1 Update Timing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 120da3079

Time (s): cpu = 00:02:29 ; elapsed = 00:02:04 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 54006 ; free virtual = 89408
Phase 1 Build RT Design | Checksum: 1974a7f79

Time (s): cpu = 00:02:00 ; elapsed = 00:01:39 . Memory (MB): peak = 3846.801 ; gain = 0.000 ; free physical = 53989 ; free virtual = 89391

Phase 2.5 Update Timing
 Number of Nodes with overlaps = 19
Phase 6.1.1 Update Timing | Checksum: 23bf44834

Time (s): cpu = 00:02:52 ; elapsed = 00:02:11 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 53997 ; free virtual = 89399
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.076  | TNS=0.000  | WHS=0.017  | THS=0.000  |

 Number of Nodes with overlaps = 0
Post Restoration Checksum: NetGraph: 8d722fe9 NumContArr: 26666c39 Constraints: b06c5eda Timing: 0
Phase 6.1 Hold Fix Iter | Checksum: 23bf44834

Time (s): cpu = 00:02:52 ; elapsed = 00:02:11 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 53994 ; free virtual = 89396
Phase 6 Post Hold Fix | Checksum: 23bf44834

Time (s): cpu = 00:02:52 ; elapsed = 00:02:11 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 53993 ; free virtual = 89394

Phase 7 Leaf Clock Prog Delay Opt
Phase 2.5 Update Timing | Checksum: 13ebb2c6a

Time (s): cpu = 00:02:31 ; elapsed = 00:02:05 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 53978 ; free virtual = 89380
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.822  | TNS=0.000  | WHS=-0.008 | THS=-0.010 |

 Number of Nodes with overlaps = 26
Phase 2 Router Initialization | Checksum: 1f4d4827e

Time (s): cpu = 00:02:32 ; elapsed = 00:02:06 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 53990 ; free virtual = 89392

Phase 3 Initial Routing
Phase 2.5 Update Timing | Checksum: 12c53353e

Time (s): cpu = 00:02:13 ; elapsed = 00:01:52 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 53993 ; free virtual = 89395
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.613  | TNS=0.000  | WHS=-0.015 | THS=-0.020 |

 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.142  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 7 Leaf Clock Prog Delay Opt | Checksum: 1cf24d643

Time (s): cpu = 00:02:54 ; elapsed = 00:02:12 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 54000 ; free virtual = 89402

Phase 8 Route finalize
Phase 2.1 Create Timer | Checksum: 144836a2c

Time (s): cpu = 00:01:51 ; elapsed = 00:01:30 . Memory (MB): peak = 3835.254 ; gain = 0.000 ; free physical = 53992 ; free virtual = 89394

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.350929 %
  Global Horizontal Routing Utilization  = 0.546937 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 2.2 Fix Topology Constraints
Phase 4.1 Global Iteration 0 | Checksum: 10c8ac079

Time (s): cpu = 00:02:38 ; elapsed = 00:02:05 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53964 ; free virtual = 89366

Phase 4.2 Additional Iteration for Hold
Phase 10 Depositing Routes | Checksum: 15fe9f800

Time (s): cpu = 00:02:56 ; elapsed = 00:02:17 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 53964 ; free virtual = 89366
Phase 2.2 Fix Topology Constraints | Checksum: 144836a2c

Time (s): cpu = 00:01:51 ; elapsed = 00:01:30 . Memory (MB): peak = 3835.254 ; gain = 0.000 ; free physical = 53968 ; free virtual = 89369

Phase 2.3 Pre Route Cleanup

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.451  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 4.2 Additional Iteration for Hold | Checksum: 1a06a8d4e

Time (s): cpu = 00:02:38 ; elapsed = 00:02:06 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53968 ; free virtual = 89369
Phase 2.3 Pre Route Cleanup | Checksum: 144836a2c

Time (s): cpu = 00:01:51 ; elapsed = 00:01:30 . Memory (MB): peak = 3835.254 ; gain = 0.000 ; free physical = 53966 ; free virtual = 89368
Phase 11 Post Router Timing | Checksum: 15fe9f800

Time (s): cpu = 00:02:57 ; elapsed = 00:02:17 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 53924 ; free virtual = 89326
INFO: [Route 35-16] Router Completed Successfully
Phase 4 Rip-up And Reroute | Checksum: 1a06a8d4e

Time (s): cpu = 00:02:38 ; elapsed = 00:02:06 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53980 ; free virtual = 89382

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a06a8d4e

Time (s): cpu = 00:02:38 ; elapsed = 00:02:06 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53965 ; free virtual = 89366

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a06a8d4e

Time (s): cpu = 00:02:38 ; elapsed = 00:02:06 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53951 ; free virtual = 89353
Phase 5 Delay and Skew Optimization | Checksum: 1a06a8d4e

Time (s): cpu = 00:02:39 ; elapsed = 00:02:06 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53943 ; free virtual = 89345

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 8 Route finalize | Checksum: 1cf24d643

Time (s): cpu = 00:02:55 ; elapsed = 00:02:13 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 53929 ; free virtual = 89331

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1cf24d643

Time (s): cpu = 00:02:56 ; elapsed = 00:02:13 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 53931 ; free virtual = 89333

Phase 10 Depositing Routes
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.491  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 22b2dbb69

Time (s): cpu = 00:02:47 ; elapsed = 00:02:14 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53913 ; free virtual = 89315

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 227e21379

Time (s): cpu = 00:02:47 ; elapsed = 00:02:14 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53903 ; free virtual = 89305
Phase 4 Rip-up And Reroute | Checksum: 227e21379

Time (s): cpu = 00:02:48 ; elapsed = 00:02:14 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53901 ; free virtual = 89303

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 3 Initial Routing | Checksum: 17e37290f

Time (s): cpu = 00:02:33 ; elapsed = 00:02:02 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 53900 ; free virtual = 89302

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 2 Router Initialization | Checksum: 19450288d

Time (s): cpu = 00:02:16 ; elapsed = 00:01:54 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 53891 ; free virtual = 89293

Phase 3 Initial Routing
Phase 5.1 Delay CleanUp | Checksum: 227e21379

Time (s): cpu = 00:02:48 ; elapsed = 00:02:15 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53885 ; free virtual = 89287

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 227e21379

Time (s): cpu = 00:02:48 ; elapsed = 00:02:15 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53869 ; free virtual = 89271
Phase 6.1.1 Update Timing | Checksum: 155a63716

Time (s): cpu = 00:02:41 ; elapsed = 00:02:07 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53861 ; free virtual = 89263
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.142  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 5 Delay and Skew Optimization | Checksum: 227e21379

Time (s): cpu = 00:02:48 ; elapsed = 00:02:15 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53870 ; free virtual = 89271

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 2 Router Initialization
Phase 6.1 Hold Fix Iter | Checksum: 155a63716

Time (s): cpu = 00:02:41 ; elapsed = 00:02:07 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53869 ; free virtual = 89271

Phase 2.1 Create Timer

Phase 6.1.1 Update Timing
Phase 6 Post Hold Fix | Checksum: 155a63716

Time (s): cpu = 00:02:41 ; elapsed = 00:02:08 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53892 ; free virtual = 89293

Phase 7 Leaf Clock Prog Delay Opt
Phase 2.1 Create Timer | Checksum: 16444fafc

Time (s): cpu = 00:02:05 ; elapsed = 00:01:43 . Memory (MB): peak = 3846.801 ; gain = 0.000 ; free physical = 53876 ; free virtual = 89277

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16444fafc

Time (s): cpu = 00:02:05 ; elapsed = 00:01:43 . Memory (MB): peak = 3846.801 ; gain = 0.000 ; free physical = 53843 ; free virtual = 89245

Phase 2.3 Pre Route Cleanup

Time (s): cpu = 00:03:43 ; elapsed = 00:03:05 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 53844 ; free virtual = 89246

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:20 ; elapsed = 00:03:35 . Memory (MB): peak = 4078.324 ; gain = 346.000 ; free physical = 53844 ; free virtual = 89246
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X0Y6_routed.dcp
Phase 2.3 Pre Route Cleanup | Checksum: 16444fafc

Time (s): cpu = 00:02:05 ; elapsed = 00:01:43 . Memory (MB): peak = 3846.801 ; gain = 0.000 ; free physical = 53847 ; free virtual = 89249
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 6.1.1 Update Timing | Checksum: 1ab4b3468

Time (s): cpu = 00:02:50 ; elapsed = 00:02:16 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53745 ; free virtual = 89169
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.491  | TNS=0.000  | WHS=0.040  | THS=0.000  |

Phase 7 Leaf Clock Prog Delay Opt | Checksum: 1cf2f8535

Time (s): cpu = 00:02:43 ; elapsed = 00:02:09 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53742 ; free virtual = 89167

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.330451 %
  Global Horizontal Routing Utilization  = 0.57215 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 10 Depositing Routes | Checksum: 1cf24d643

Time (s): cpu = 00:02:58 ; elapsed = 00:02:16 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 53734 ; free virtual = 89162
Phase 6.1 Hold Fix Iter | Checksum: 1ab4b3468

Time (s): cpu = 00:02:51 ; elapsed = 00:02:16 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53735 ; free virtual = 89164

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.076  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 6 Post Hold Fix | Checksum: 1ab4b3468

Time (s): cpu = 00:02:51 ; elapsed = 00:02:17 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53732 ; free virtual = 89166

Phase 7 Leaf Clock Prog Delay Opt
Phase 11 Post Router Timing | Checksum: 1cf24d643

Time (s): cpu = 00:02:58 ; elapsed = 00:02:16 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 53729 ; free virtual = 89164
INFO: [Route 35-16] Router Completed Successfully
 Number of Nodes with overlaps = 91

Phase 2.4 Global Clock Net Routing
Phase 8 Route finalize | Checksum: 1226318fb

Time (s): cpu = 00:02:45 ; elapsed = 00:02:10 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53725 ; free virtual = 89178

Phase 9 Verifying routed nets

 Verification completed successfully
 Number of Nodes with overlaps = 2
Phase 9 Verifying routed nets | Checksum: 1226318fb

Time (s): cpu = 00:02:45 ; elapsed = 00:02:10 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53715 ; free virtual = 89170
 Number of Nodes with overlaps = 0

Phase 10 Depositing Routes
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1d6089b8b

Time (s): cpu = 00:01:56 ; elapsed = 00:01:35 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 53750 ; free virtual = 89209

Phase 2.5 Update Timing
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 1b88be404

Time (s): cpu = 00:02:53 ; elapsed = 00:02:18 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53753 ; free virtual = 89213

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.318564 %
  Global Horizontal Routing Utilization  = 0.555245 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 2.5 Update Timing | Checksum: 2a2c2998c

Time (s): cpu = 00:01:58 ; elapsed = 00:01:36 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 53848 ; free virtual = 89329
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.488  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 8 Route finalize | Checksum: 1840fbd81

Time (s): cpu = 00:02:55 ; elapsed = 00:02:19 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53846 ; free virtual = 89328

Phase 9 Verifying routed nets

 Verification completed successfully
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.950  | TNS=0.000  | WHS=-0.011 | THS=-0.011 |

Writing XDEF routing special nets.
Phase 9 Verifying routed nets | Checksum: 1840fbd81

Time (s): cpu = 00:02:55 ; elapsed = 00:02:19 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53883 ; free virtual = 89372
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 53885 ; free virtual = 89374

Phase 10 Depositing Routes
Phase 4.1 Global Iteration 0 | Checksum: 32e89ee1d

Time (s): cpu = 00:02:42 ; elapsed = 00:02:07 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 53872 ; free virtual = 89361

Phase 4.2 Additional Iteration for Hold
Phase 2 Router Initialization | Checksum: 200f3f24e

Time (s): cpu = 00:01:58 ; elapsed = 00:01:37 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 53870 ; free virtual = 89359

Phase 3 Initial Routing
Phase 4.2 Additional Iteration for Hold | Checksum: 291b828a9

Time (s): cpu = 00:02:42 ; elapsed = 00:02:07 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 53870 ; free virtual = 89359
Phase 3 Initial Routing | Checksum: b9347c4d

Time (s): cpu = 00:02:46 ; elapsed = 00:02:13 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 53868 ; free virtual = 89357

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 2.4 Global Clock Net Routing
Phase 4 Rip-up And Reroute | Checksum: 291b828a9

Time (s): cpu = 00:02:42 ; elapsed = 00:02:07 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 53895 ; free virtual = 89385

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: d33e6807

Time (s): cpu = 00:02:10 ; elapsed = 00:01:48 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 53909 ; free virtual = 89399

Phase 2.5 Update Timing
Phase 10 Depositing Routes | Checksum: 1226318fb

Time (s): cpu = 00:02:48 ; elapsed = 00:02:13 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53920 ; free virtual = 89410

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.142  | TNS=0.000  | WHS=0.038  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1226318fb

Time (s): cpu = 00:02:48 ; elapsed = 00:02:14 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 53927 ; free virtual = 89417
INFO: [Route 35-16] Router Completed Successfully
Phase 5.1.1 Update Timing | Checksum: 28909875a

Time (s): cpu = 00:02:45 ; elapsed = 00:02:09 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 53991 ; free virtual = 89481
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.950  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 28909875a

Time (s): cpu = 00:02:45 ; elapsed = 00:02:09 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 53982 ; free virtual = 89473

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 28909875a

Time (s): cpu = 00:02:45 ; elapsed = 00:02:09 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 53982 ; free virtual = 89472
Phase 5 Delay and Skew Optimization | Checksum: 28909875a

Time (s): cpu = 00:02:45 ; elapsed = 00:02:09 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 53980 ; free virtual = 89471

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
 Number of Nodes with overlaps = 81
Phase 2.5 Update Timing | Checksum: fd3e95a0

Time (s): cpu = 00:02:12 ; elapsed = 00:01:50 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 53982 ; free virtual = 89472
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.758  | TNS=0.000  | WHS=-0.022 | THS=-0.040 |

Phase 6.1.1 Update Timing | Checksum: 2b82e4b8d

Time (s): cpu = 00:02:46 ; elapsed = 00:02:10 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 53976 ; free virtual = 89469
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.950  | TNS=0.000  | WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 31c83697e

Time (s): cpu = 00:02:46 ; elapsed = 00:02:10 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 53971 ; free virtual = 89465
 Number of Nodes with overlaps = 2
Phase 6 Post Hold Fix | Checksum: 31c83697e

Time (s): cpu = 00:02:46 ; elapsed = 00:02:10 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 53971 ; free virtual = 89465

Phase 7 Leaf Clock Prog Delay Opt
Phase 2 Router Initialization | Checksum: 1b3fbd0db

Time (s): cpu = 00:02:13 ; elapsed = 00:01:51 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 53963 ; free virtual = 89457

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 1ddfe859a

Time (s): cpu = 00:02:32 ; elapsed = 00:02:02 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 53949 ; free virtual = 89443

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 10 Depositing Routes | Checksum: 1840fbd81

Time (s): cpu = 00:02:59 ; elapsed = 00:02:23 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53945 ; free virtual = 89441

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.491  | TNS=0.000  | WHS=0.040  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1840fbd81

Time (s): cpu = 00:03:00 ; elapsed = 00:02:24 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53951 ; free virtual = 89448
INFO: [Route 35-16] Router Completed Successfully
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X0Y6/X0Y6_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4078.324 ; gain = 0.000 ; free physical = 54103 ; free virtual = 89514
# report_timing_summary > ./timing.rpt
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.383  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1f9199201

Time (s): cpu = 00:02:54 ; elapsed = 00:02:18 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 54102 ; free virtual = 89513

Phase 4.2 Additional Iteration for Hold
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 26ff218a6

Time (s): cpu = 00:02:49 ; elapsed = 00:02:12 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 54113 ; free virtual = 89523
Phase 4.2 Additional Iteration for Hold | Checksum: 166e2e502

Time (s): cpu = 00:02:54 ; elapsed = 00:02:18 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 54113 ; free virtual = 89523

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.268707 %
  Global Horizontal Routing Utilization  = 0.538049 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 4 Rip-up And Reroute | Checksum: 166e2e502

Time (s): cpu = 00:02:54 ; elapsed = 00:02:18 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 54110 ; free virtual = 89520

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 166e2e502

Time (s): cpu = 00:02:54 ; elapsed = 00:02:18 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 54109 ; free virtual = 89520

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 166e2e502

Time (s): cpu = 00:02:54 ; elapsed = 00:02:18 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 54128 ; free virtual = 89538
Phase 5 Delay and Skew Optimization | Checksum: 166e2e502

Time (s): cpu = 00:02:54 ; elapsed = 00:02:18 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 54121 ; free virtual = 89532

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X0Y6/inst ../../F005_bits_bnn/leaf_X0Y6
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X0Y6/inst ../../F005_bits_bnn/leaf_X0Y6
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
Phase 8 Route finalize | Checksum: 32de36f4a

Time (s): cpu = 00:02:51 ; elapsed = 00:02:13 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 54121 ; free virtual = 89531

Phase 9 Verifying routed nets

 Verification completed successfully
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Phase 9 Verifying routed nets | Checksum: 32de36f4a

Time (s): cpu = 00:02:51 ; elapsed = 00:02:13 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 54120 ; free virtual = 89530

Phase 10 Depositing Routes
Phase 6.1.1 Update Timing | Checksum: 1f3a494c1

Time (s): cpu = 00:02:57 ; elapsed = 00:02:20 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 54110 ; free virtual = 89521
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.383  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f3a494c1

Time (s): cpu = 00:02:57 ; elapsed = 00:02:20 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 54110 ; free virtual = 89520
Phase 6 Post Hold Fix | Checksum: 1f3a494c1

Time (s): cpu = 00:02:57 ; elapsed = 00:02:20 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 54109 ; free virtual = 89520

Phase 7 Leaf Clock Prog Delay Opt
Phase 3 Initial Routing | Checksum: 250588198

Time (s): cpu = 00:02:13 ; elapsed = 00:01:44 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 54065 ; free virtual = 89476

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
 Number of Nodes with overlaps = 753
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 206a6b91c

Time (s): cpu = 00:02:59 ; elapsed = 00:02:22 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 54115 ; free virtual = 89526
Phase 1 Build RT Design | Checksum: 10f1cd73a

Time (s): cpu = 00:01:58 ; elapsed = 00:01:38 . Memory (MB): peak = 3831.113 ; gain = 0.000 ; free physical = 54106 ; free virtual = 89517

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.215028 %
  Global Horizontal Routing Utilization  = 0.503099 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Post Restoration Checksum: NetGraph: 4cc42c82 NumContArr: 209d7d83 Constraints: 9e24b6b6 Timing: 0
Phase 8 Route finalize | Checksum: 1c6d62c12

Time (s): cpu = 00:03:02 ; elapsed = 00:02:23 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 54115 ; free virtual = 89526

Phase 9 Verifying routed nets

 Verification completed successfully
 Number of Nodes with overlaps = 24
Phase 9 Verifying routed nets | Checksum: 1c6d62c12

Time (s): cpu = 00:03:02 ; elapsed = 00:02:23 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 54115 ; free virtual = 89525

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 32de36f4a

Time (s): cpu = 00:02:55 ; elapsed = 00:02:17 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 54109 ; free virtual = 89519
 Number of Nodes with overlaps = 0

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.950  | TNS=0.000  | WHS=0.022  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 32de36f4a

Time (s): cpu = 00:02:55 ; elapsed = 00:02:17 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 54112 ; free virtual = 89522
 Number of Nodes with overlaps = 53
INFO: [Route 35-16] Router Completed Successfully
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.207  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1a8cc7e2e

Time (s): cpu = 00:02:19 ; elapsed = 00:01:48 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 54166 ; free virtual = 89576

Phase 4.2 Additional Iteration for Hold
Phase 3 Initial Routing | Checksum: 237482d31

Time (s): cpu = 00:02:29 ; elapsed = 00:01:59 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 54166 ; free virtual = 89576

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.2 Additional Iteration for Hold | Checksum: 1646a9022

Time (s): cpu = 00:02:19 ; elapsed = 00:01:48 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 54167 ; free virtual = 89578
Phase 4 Rip-up And Reroute | Checksum: 1646a9022

Time (s): cpu = 00:02:19 ; elapsed = 00:01:48 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 54167 ; free virtual = 89577

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1646a9022

Time (s): cpu = 00:02:19 ; elapsed = 00:01:48 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 54173 ; free virtual = 89584

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1646a9022

Time (s): cpu = 00:02:20 ; elapsed = 00:01:49 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 54170 ; free virtual = 89580
Phase 5 Delay and Skew Optimization | Checksum: 1646a9022

Time (s): cpu = 00:02:20 ; elapsed = 00:01:49 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 54168 ; free virtual = 89578

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
 Number of Nodes with overlaps = 3

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10b8660bb

Time (s): cpu = 00:02:02 ; elapsed = 00:01:42 . Memory (MB): peak = 3831.113 ; gain = 0.000 ; free physical = 54156 ; free virtual = 89567

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10b8660bb

Time (s): cpu = 00:02:02 ; elapsed = 00:01:42 . Memory (MB): peak = 3839.793 ; gain = 8.680 ; free physical = 54133 ; free virtual = 89544

Phase 2.3 Pre Route Cleanup

Time (s): cpu = 00:03:47 ; elapsed = 00:03:13 . Memory (MB): peak = 3890.617 ; gain = 55.672 ; free physical = 54134 ; free virtual = 89545

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:26 ; elapsed = 00:03:44 . Memory (MB): peak = 3890.617 ; gain = 212.672 ; free physical = 54134 ; free virtual = 89545
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X3Y0_routed.dcp
Phase 2.3 Pre Route Cleanup | Checksum: 10b8660bb

Time (s): cpu = 00:02:02 ; elapsed = 00:01:43 . Memory (MB): peak = 3839.793 ; gain = 8.680 ; free physical = 54140 ; free virtual = 89551
Phase 6.1.1 Update Timing | Checksum: 20cecf05c

Time (s): cpu = 00:02:21 ; elapsed = 00:01:50 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 54135 ; free virtual = 89545
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.207  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20cecf05c

Time (s): cpu = 00:02:21 ; elapsed = 00:01:50 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 54087 ; free virtual = 89497
INFO: [Timing 38-480] Writing timing data to binary archive.
Phase 6 Post Hold Fix | Checksum: 20cecf05c

Time (s): cpu = 00:02:22 ; elapsed = 00:01:50 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 54075 ; free virtual = 89485

Phase 7 Leaf Clock Prog Delay Opt
Writing placer database...
 Number of Nodes with overlaps = 39
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 181bc7e4d

Time (s): cpu = 00:02:23 ; elapsed = 00:01:51 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 53968 ; free virtual = 89422

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.338648 %
  Global Horizontal Routing Utilization  = 0.545694 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 10 Depositing Routes | Checksum: 1c6d62c12
 Number of Nodes with overlaps = 0

Time (s): cpu = 00:03:06 ; elapsed = 00:02:27 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 53959 ; free virtual = 89416

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.383  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
 Number of Nodes with overlaps = 1
Phase 11 Post Router Timing | Checksum: 1c6d62c12

Time (s): cpu = 00:03:06 ; elapsed = 00:02:27 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 53944 ; free virtual = 89405
INFO: [Route 35-16] Router Completed Successfully
Phase 8 Route finalize | Checksum: 181bc7e4d

Time (s): cpu = 00:02:25 ; elapsed = 00:01:52 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 54006 ; free virtual = 89478

Phase 9 Verifying routed nets

 Verification completed successfully
 Number of Nodes with overlaps = 1
Phase 9 Verifying routed nets | Checksum: 181bc7e4d

Time (s): cpu = 00:02:25 ; elapsed = 00:01:52 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 54007 ; free virtual = 89481

Phase 10 Depositing Routes
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.812  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 15858c388

Time (s): cpu = 00:02:37 ; elapsed = 00:02:03 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 54001 ; free virtual = 89482

Phase 4.2 Additional Iteration for Hold
 Number of Nodes with overlaps = 0
Writing XDEF routing.
Phase 4.2 Additional Iteration for Hold | Checksum: 1dd713d77

Time (s): cpu = 00:02:37 ; elapsed = 00:02:03 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 54002 ; free virtual = 89488
Writing XDEF routing logical nets.
Phase 4 Rip-up And Reroute | Checksum: 1dd713d77

Time (s): cpu = 00:02:37 ; elapsed = 00:02:04 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 53994 ; free virtual = 89484

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3890.617 ; gain = 0.000 ; free physical = 53986 ; free virtual = 89484
Phase 5.1 Delay CleanUp | Checksum: 1dd713d77

Time (s): cpu = 00:02:37 ; elapsed = 00:02:04 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 53986 ; free virtual = 89484

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dd713d77

Time (s): cpu = 00:02:37 ; elapsed = 00:02:04 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 53985 ; free virtual = 89483
Phase 5 Delay and Skew Optimization | Checksum: 1dd713d77

Time (s): cpu = 00:02:38 ; elapsed = 00:02:04 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 53984 ; free virtual = 89482

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing

Phase 2.4 Global Clock Net Routing
Phase 6.1.1 Update Timing | Checksum: 182374fed

Time (s): cpu = 00:02:40 ; elapsed = 00:02:05 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 53999 ; free virtual = 89497
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.812  | TNS=0.000  | WHS=0.041  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1c0ab90aa

Time (s): cpu = 00:02:08 ; elapsed = 00:01:48 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 54002 ; free virtual = 89501
Phase 6.1 Hold Fix Iter | Checksum: 182374fed

Time (s): cpu = 00:02:40 ; elapsed = 00:02:05 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 53999 ; free virtual = 89498

Phase 2.5 Update Timing
Phase 6 Post Hold Fix | Checksum: 182374fed

Time (s): cpu = 00:02:40 ; elapsed = 00:02:06 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 54010 ; free virtual = 89509

Phase 7 Leaf Clock Prog Delay Opt
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.886  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 10 Depositing Routes | Checksum: 181bc7e4d

Time (s): cpu = 00:02:28 ; elapsed = 00:01:55 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 53995 ; free virtual = 89494

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.207  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 4.1 Global Iteration 0 | Checksum: 1f4f848da

Time (s): cpu = 00:02:55 ; elapsed = 00:02:17 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 54006 ; free virtual = 89504

Phase 4.2 Additional Iteration for Hold

Time (s): cpu = 00:03:41 ; elapsed = 00:03:03 . Memory (MB): peak = 3867.656 ; gain = 34.648 ; free physical = 54007 ; free virtual = 89505

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:22 ; elapsed = 00:03:36 . Memory (MB): peak = 3867.656 ; gain = 154.648 ; free physical = 54006 ; free virtual = 89504
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X1Y3_routed.dcp

Time (s): cpu = 00:03:22 ; elapsed = 00:02:48 . Memory (MB): peak = 3887.297 ; gain = 44.656 ; free physical = 54007 ; free virtual = 89505

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:04 ; elapsed = 00:03:26 . Memory (MB): peak = 3887.297 ; gain = 210.656 ; free physical = 54007 ; free virtual = 89505
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X3Y6_routed.dcp
Phase 11 Post Router Timing | Checksum: 181bc7e4d

Time (s): cpu = 00:02:29 ; elapsed = 00:01:56 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 54008 ; free virtual = 89506
INFO: [Route 35-16] Router Completed Successfully
Phase 4.2 Additional Iteration for Hold | Checksum: 167c7a0cf

Time (s): cpu = 00:02:56 ; elapsed = 00:02:18 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 54068 ; free virtual = 89567
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 4 Rip-up And Reroute | Checksum: 167c7a0cf

Time (s): cpu = 00:02:56 ; elapsed = 00:02:18 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 54064 ; free virtual = 89566

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 5.1 Delay CleanUp | Checksum: 167c7a0cf

Time (s): cpu = 00:02:56 ; elapsed = 00:02:18 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 54062 ; free virtual = 89574

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 167c7a0cf

Time (s): cpu = 00:02:56 ; elapsed = 00:02:18 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 54049 ; free virtual = 89574
Phase 2.5 Update Timing | Checksum: 1fa03f1ab

Time (s): cpu = 00:02:10 ; elapsed = 00:01:49 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 54045 ; free virtual = 89573
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.683  | TNS=0.000  | WHS=-0.022 | THS=-0.037 |

Phase 5 Delay and Skew Optimization | Checksum: 167c7a0cf

Time (s): cpu = 00:02:56 ; elapsed = 00:02:18 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 54029 ; free virtual = 89566

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing

Time (s): cpu = 00:03:45 ; elapsed = 00:03:02 . Memory (MB): peak = 3888.277 ; gain = 52.336 ; free physical = 54031 ; free virtual = 89577

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:24 ; elapsed = 00:03:35 . Memory (MB): peak = 3888.277 ; gain = 205.336 ; free physical = 54031 ; free virtual = 89577
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X3Y3_routed.dcp
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 120c4cc5b

Time (s): cpu = 00:02:42 ; elapsed = 00:02:07 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 54023 ; free virtual = 89576

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.36454 %
  Global Horizontal Routing Utilization  = 0.569125 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24a802dae

Time (s): cpu = 00:02:10 ; elapsed = 00:01:50 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 54010 ; free virtual = 89569

Phase 3 Initial Routing
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y0/X3Y0_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3890.617 ; gain = 0.000 ; free physical = 54016 ; free virtual = 89563
# report_timing_summary > ./timing.rpt
Phase 8 Route finalize | Checksum: 17edc8e88

Time (s): cpu = 00:02:45 ; elapsed = 00:02:08 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 54009 ; free virtual = 89562

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 17edc8e88

Time (s): cpu = 00:02:45 ; elapsed = 00:02:08 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 54004 ; free virtual = 89560

Phase 10 Depositing Routes
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X3Y0/inst ../../F005_bits_bnn/leaf_X3Y0
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X3Y0/inst ../../F005_bits_bnn/leaf_X3Y0
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Phase 6.1.1 Update Timing | Checksum: 152a9bb45

Time (s): cpu = 00:03:00 ; elapsed = 00:02:21 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 53988 ; free virtual = 89572
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.886  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Running DRC as a precondition to command write_bitstream
Phase 6.1 Hold Fix Iter | Checksum: 19405742f

Time (s): cpu = 00:03:00 ; elapsed = 00:02:21 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 53984 ; free virtual = 89571
Phase 6 Post Hold Fix | Checksum: 19405742f

Time (s): cpu = 00:03:01 ; elapsed = 00:02:21 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 53974 ; free virtual = 89564

Phase 7 Leaf Clock Prog Delay Opt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3867.656 ; gain = 0.000 ; free physical = 53922 ; free virtual = 89542
Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 10 Depositing Routes | Checksum: 17edc8e88

Time (s): cpu = 00:02:47 ; elapsed = 00:02:11 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 53896 ; free virtual = 89534
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.812  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 17edc8e88

Time (s): cpu = 00:02:48 ; elapsed = 00:02:11 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 53917 ; free virtual = 89559
INFO: [Route 35-16] Router Completed Successfully
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 2300db962

Time (s): cpu = 00:03:04 ; elapsed = 00:02:23 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 53984 ; free virtual = 89630

Phase 8 Route finalize
Writing XDEF routing special nets.

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.525223 %
  Global Horizontal Routing Utilization  = 0.775056 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3887.297 ; gain = 0.000 ; free physical = 53973 ; free virtual = 89626

Time (s): cpu = 00:04:01 ; elapsed = 00:03:26 . Memory (MB): peak = 3875.656 ; gain = 38.656 ; free physical = 53969 ; free virtual = 89623

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:36 ; elapsed = 00:03:54 . Memory (MB): peak = 3875.656 ; gain = 160.656 ; free physical = 53969 ; free virtual = 89623
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X0Y3_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 1 Build RT Design | Checksum: 9cc1c58a

Time (s): cpu = 00:02:23 ; elapsed = 00:01:59 . Memory (MB): peak = 3830.402 ; gain = 0.000 ; free physical = 53930 ; free virtual = 89615
Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 8 Route finalize | Checksum: 1ae8f19c7

Time (s): cpu = 00:03:06 ; elapsed = 00:02:24 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 53908 ; free virtual = 89606

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1ae8f19c7

Time (s): cpu = 00:03:06 ; elapsed = 00:02:24 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 53899 ; free virtual = 89606
Writing XDEF routing special nets.

Phase 10 Depositing Routes
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3888.277 ; gain = 0.000 ; free physical = 53883 ; free virtual = 89599
Post Restoration Checksum: NetGraph: 71e0eec5 NumContArr: d7273fac Constraints: 4249a1ac Timing: 0
Phase 3 Initial Routing | Checksum: 24dfb1104

Time (s): cpu = 00:02:23 ; elapsed = 00:01:56 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 53873 ; free virtual = 89614

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y6/X3Y6_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3887.297 ; gain = 0.000 ; free physical = 53951 ; free virtual = 89616
# report_timing_summary > ./timing.rpt
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X1Y3/X1Y3_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3867.656 ; gain = 0.000 ; free physical = 54024 ; free virtual = 89618
# report_timing_summary > ./timing.rpt
Writing XDEF routing.
Writing XDEF routing logical nets.
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X3Y6/inst ../../F005_bits_bnn/leaf_X3Y6
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X3Y6/inst ../../F005_bits_bnn/leaf_X3Y6
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18b51d01d

Time (s): cpu = 00:02:26 ; elapsed = 00:02:02 . Memory (MB): peak = 3830.402 ; gain = 0.000 ; free physical = 54009 ; free virtual = 89617
Writing XDEF routing special nets.
Running DRC as a precondition to command write_bitstream

Phase 2.2 Fix Topology Constraints
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3875.656 ; gain = 0.000 ; free physical = 53973 ; free virtual = 89586
Phase 2.2 Fix Topology Constraints | Checksum: 18b51d01d

Time (s): cpu = 00:02:26 ; elapsed = 00:02:03 . Memory (MB): peak = 3830.402 ; gain = 0.000 ; free physical = 53971 ; free virtual = 89584

Phase 2.3 Pre Route Cleanup
Phase 10 Depositing Routes | Checksum: 1ae8f19c7

Time (s): cpu = 00:03:09 ; elapsed = 00:02:27 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 53977 ; free virtual = 89590
Phase 2.3 Pre Route Cleanup | Checksum: 18b51d01d

Time (s): cpu = 00:02:26 ; elapsed = 00:02:03 . Memory (MB): peak = 3830.402 ; gain = 0.000 ; free physical = 53974 ; free virtual = 89588

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.886  | TNS=0.000  | WHS=0.001  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Phase 11 Post Router Timing | Checksum: 1ae8f19c7

Time (s): cpu = 00:03:09 ; elapsed = 00:02:27 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 53934 ; free virtual = 89548
INFO: [Route 35-16] Router Completed Successfully
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X1Y3/inst ../../F005_bits_bnn/leaf_X1Y3
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X1Y3/inst ../../F005_bits_bnn/leaf_X1Y3
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
 Number of Nodes with overlaps = 32
Running DRC as a precondition to command write_bitstream

Time (s): cpu = 00:03:24 ; elapsed = 00:02:47 . Memory (MB): peak = 3884.598 ; gain = 41.656 ; free physical = 53933 ; free virtual = 89551

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:04 ; elapsed = 00:03:18 . Memory (MB): peak = 3884.598 ; gain = 208.961 ; free physical = 53933 ; free virtual = 89550
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X2Y1_routed.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
 Number of Nodes with overlaps = 0
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y3/X3Y3_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3888.277 ; gain = 0.000 ; free physical = 54008 ; free virtual = 89537
# report_timing_summary > ./timing.rpt
Writing placer database...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.224  | TNS=0.000  | WHS=0.041  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1e3d7e618

Time (s): cpu = 00:02:29 ; elapsed = 00:02:00 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 53973 ; free virtual = 89532

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1d98104fd

Time (s): cpu = 00:02:30 ; elapsed = 00:02:00 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 53962 ; free virtual = 89527

Time (s): cpu = 00:03:26 ; elapsed = 00:02:51 . Memory (MB): peak = 3883.984 ; gain = 58.680 ; free physical = 53966 ; free virtual = 89533

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:06 ; elapsed = 00:03:23 . Memory (MB): peak = 3883.984 ; gain = 170.680 ; free physical = 53972 ; free virtual = 89539
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X2Y2_routed.dcp
Phase 4 Rip-up And Reroute | Checksum: 1d98104fd

Time (s): cpu = 00:02:30 ; elapsed = 00:02:00 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 53965 ; free virtual = 89533

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
INFO: [Timing 38-480] Writing timing data to binary archive.
Phase 5.1 Delay CleanUp | Checksum: 1d98104fd

Time (s): cpu = 00:02:30 ; elapsed = 00:02:00 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 53965 ; free virtual = 89536

Phase 5.2 Clock Skew Optimization
Writing placer database...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Phase 5.2 Clock Skew Optimization | Checksum: 1d98104fd

Time (s): cpu = 00:02:30 ; elapsed = 00:02:00 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 53955 ; free virtual = 89529
Phase 5 Delay and Skew Optimization | Checksum: 1d98104fd

Time (s): cpu = 00:02:30 ; elapsed = 00:02:01 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 53945 ; free virtual = 89524

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X3Y3/inst ../../F005_bits_bnn/leaf_X3Y3
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X3Y3/inst ../../F005_bits_bnn/leaf_X3Y3
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Phase 6.1.1 Update Timing
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1b4df0f0f

Time (s): cpu = 00:02:30 ; elapsed = 00:02:06 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53915 ; free virtual = 89544
Phase 6.1.1 Update Timing | Checksum: 19ef6a3d9

Time (s): cpu = 00:02:32 ; elapsed = 00:02:02 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 53911 ; free virtual = 89540
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.224  | TNS=0.000  | WHS=0.041  | THS=0.000  |


Phase 2.5 Update Timing
Phase 6.1 Hold Fix Iter | Checksum: 19ef6a3d9

Time (s): cpu = 00:02:32 ; elapsed = 00:02:02 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 53912 ; free virtual = 89545
Phase 6 Post Hold Fix | Checksum: 19ef6a3d9

Time (s): cpu = 00:02:32 ; elapsed = 00:02:02 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 53914 ; free virtual = 89551

Phase 7 Leaf Clock Prog Delay Opt
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X0Y3/X0Y3_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3875.656 ; gain = 0.000 ; free physical = 53941 ; free virtual = 89521
# report_timing_summary > ./timing.rpt
Phase 2.5 Update Timing | Checksum: 26ea13aa9

Time (s): cpu = 00:02:32 ; elapsed = 00:02:07 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53938 ; free virtual = 89520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.982  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 19994de74

Time (s): cpu = 00:02:34 ; elapsed = 00:02:03 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 53939 ; free virtual = 89531

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.321579 %
  Global Horizontal Routing Utilization  = 0.5684 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3884.598 ; gain = 0.000 ; free physical = 53922 ; free virtual = 89523
Phase 2 Router Initialization | Checksum: 24090c18e

Time (s): cpu = 00:02:32 ; elapsed = 00:02:08 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53922 ; free virtual = 89523

Phase 3 Initial Routing
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X0Y3/inst ../../F005_bits_bnn/leaf_X0Y3
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X0Y3/inst ../../F005_bits_bnn/leaf_X0Y3
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Writing XDEF routing.
Running DRC as a precondition to command write_bitstream
Writing XDEF routing logical nets.
Phase 8 Route finalize | Checksum: 18abd11aa

Time (s): cpu = 00:02:36 ; elapsed = 00:02:04 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 53895 ; free virtual = 89512

Phase 9 Verifying routed nets

 Verification completed successfully
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Phase 9 Verifying routed nets | Checksum: 18abd11aa

Time (s): cpu = 00:02:36 ; elapsed = 00:02:04 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 53890 ; free virtual = 89510
Writing XDEF routing special nets.

Phase 10 Depositing Routes
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3883.984 ; gain = 0.000 ; free physical = 53880 ; free virtual = 89506
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X2Y1/X2Y1_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3884.598 ; gain = 0.000 ; free physical = 53954 ; free virtual = 89501
# report_timing_summary > ./timing.rpt

Time (s): cpu = 00:03:40 ; elapsed = 00:03:01 . Memory (MB): peak = 3887.004 ; gain = 39.656 ; free physical = 53956 ; free virtual = 89503

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:19 ; elapsed = 00:03:30 . Memory (MB): peak = 3887.004 ; gain = 208.656 ; free physical = 53965 ; free virtual = 89512
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X0Y5_routed.dcp
Phase 10 Depositing Routes | Checksum: 18abd11aa

Time (s): cpu = 00:02:38 ; elapsed = 00:02:07 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 53965 ; free virtual = 89512

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.224  | TNS=0.000  | WHS=0.041  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 11 Post Router Timing | Checksum: 18abd11aa

Time (s): cpu = 00:02:39 ; elapsed = 00:02:07 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 53964 ; free virtual = 89514
INFO: [Route 35-16] Router Completed Successfully
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X2Y1/inst ../../F005_bits_bnn/leaf_X2Y1
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X2Y1/inst ../../F005_bits_bnn/leaf_X2Y1
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X2Y2/X2Y2_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3883.984 ; gain = 0.000 ; free physical = 54086 ; free virtual = 89600
# report_timing_summary > ./timing.rpt

Time (s): cpu = 00:03:39 ; elapsed = 00:02:57 . Memory (MB): peak = 3869.309 ; gain = 46.664 ; free physical = 54110 ; free virtual = 89625

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:24 ; elapsed = 00:03:34 . Memory (MB): peak = 3869.309 ; gain = 193.664 ; free physical = 54110 ; free virtual = 89624
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X1Y5_routed.dcp

Time (s): cpu = 00:03:25 ; elapsed = 00:02:51 . Memory (MB): peak = 3884.980 ; gain = 52.336 ; free physical = 54111 ; free virtual = 89626

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:04 ; elapsed = 00:03:20 . Memory (MB): peak = 3884.980 ; gain = 208.336 ; free physical = 54111 ; free virtual = 89626
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X3Y5_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X2Y2/inst ../../F005_bits_bnn/leaf_X2Y2
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X2Y2/inst ../../F005_bits_bnn/leaf_X2Y2
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Phase 3 Initial Routing | Checksum: 159173438

Time (s): cpu = 00:02:42 ; elapsed = 00:02:13 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 54064 ; free virtual = 89627

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Writing XDEF routing.
Writing XDEF routing logical nets.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Writing XDEF routing special nets.
 Number of Nodes with overlaps = 15
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3887.004 ; gain = 0.000 ; free physical = 53956 ; free virtual = 89612
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.888  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 19b74ab8f

Time (s): cpu = 00:02:47 ; elapsed = 00:02:16 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53939 ; free virtual = 89627

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 23385ff6c

Time (s): cpu = 00:02:47 ; elapsed = 00:02:16 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53931 ; free virtual = 89624
Phase 4 Rip-up And Reroute | Checksum: 23385ff6c

Time (s): cpu = 00:02:47 ; elapsed = 00:02:16 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53926 ; free virtual = 89623

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Writing XDEF routing.
Writing XDEF routing logical nets.
Phase 5.1 Delay CleanUp | Checksum: 23385ff6c

Time (s): cpu = 00:02:48 ; elapsed = 00:02:16 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53918 ; free virtual = 89621

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 23385ff6c

Time (s): cpu = 00:02:48 ; elapsed = 00:02:17 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53913 ; free virtual = 89621
Writing XDEF routing.
Writing XDEF routing special nets.
Phase 5 Delay and Skew Optimization | Checksum: 23385ff6c

Time (s): cpu = 00:02:48 ; elapsed = 00:02:17 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53907 ; free virtual = 89620

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Writing XDEF routing logical nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3884.980 ; gain = 0.000 ; free physical = 53897 ; free virtual = 89616

Phase 6.1.1 Update Timing
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3869.309 ; gain = 0.000 ; free physical = 53892 ; free virtual = 89620

Time (s): cpu = 00:03:38 ; elapsed = 00:03:02 . Memory (MB): peak = 3879.352 ; gain = 38.328 ; free physical = 53895 ; free virtual = 89624

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:19 ; elapsed = 00:03:35 . Memory (MB): peak = 3879.352 ; gain = 145.328 ; free physical = 53895 ; free virtual = 89624
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X3Y2_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Phase 6.1.1 Update Timing | Checksum: 17540a48a

Time (s): cpu = 00:02:49 ; elapsed = 00:02:17 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53896 ; free virtual = 89629
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.888  | TNS=0.000  | WHS=0.051  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17540a48a

Time (s): cpu = 00:02:49 ; elapsed = 00:02:18 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53888 ; free virtual = 89630
Phase 6 Post Hold Fix | Checksum: 17540a48a

Time (s): cpu = 00:02:49 ; elapsed = 00:02:18 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53879 ; free virtual = 89628

Phase 7 Leaf Clock Prog Delay Opt
Phase 7 Leaf Clock Prog Delay Opt | Checksum: 1df16de74

Time (s): cpu = 00:02:51 ; elapsed = 00:02:19 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53840 ; free virtual = 89630

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.328203 %
  Global Horizontal Routing Utilization  = 0.535232 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X0Y5/X0Y5_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3887.004 ; gain = 0.000 ; free physical = 53921 ; free virtual = 89628
# report_timing_summary > ./timing.rpt
Phase 8 Route finalize | Checksum: 151a7829a

Time (s): cpu = 00:02:52 ; elapsed = 00:02:20 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53907 ; free virtual = 89630

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 151a7829a

Time (s): cpu = 00:02:53 ; elapsed = 00:02:20 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53897 ; free virtual = 89623
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X0Y5/inst ../../F005_bits_bnn/leaf_X0Y5
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X0Y5/inst ../../F005_bits_bnn/leaf_X0Y5
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.

Phase 10 Depositing Routes
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X1Y5/X1Y5_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3869.309 ; gain = 0.000 ; free physical = 53982 ; free virtual = 89626
# report_timing_summary > ./timing.rpt
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y5/X3Y5_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3884.980 ; gain = 0.000 ; free physical = 54069 ; free virtual = 89631
# report_timing_summary > ./timing.rpt
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X1Y5/inst ../../F005_bits_bnn/leaf_X1Y5
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X1Y5/inst ../../F005_bits_bnn/leaf_X1Y5
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Writing XDEF routing.
Running DRC as a precondition to command write_bitstream
Writing XDEF routing logical nets.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3879.352 ; gain = 0.000 ; free physical = 54048 ; free virtual = 89626
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X3Y5/inst ../../F005_bits_bnn/leaf_X3Y5
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X3Y5/inst ../../F005_bits_bnn/leaf_X3Y5
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.

Time (s): cpu = 00:03:32 ; elapsed = 00:02:54 . Memory (MB): peak = 3882.418 ; gain = 41.656 ; free physical = 54036 ; free virtual = 89615

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:11 ; elapsed = 00:03:25 . Memory (MB): peak = 3882.418 ; gain = 309.352 ; free physical = 54036 ; free virtual = 89615
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X0Y4_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Phase 10 Depositing Routes | Checksum: 151a7829a

Time (s): cpu = 00:02:55 ; elapsed = 00:02:22 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 54012 ; free virtual = 89611

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.888  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 151a7829a

Time (s): cpu = 00:02:55 ; elapsed = 00:02:22 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 53995 ; free virtual = 89606
INFO: [Route 35-16] Router Completed Successfully
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y2/X3Y2_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3879.352 ; gain = 0.000 ; free physical = 54102 ; free virtual = 89669
# report_timing_summary > ./timing.rpt
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3882.418 ; gain = 0.000 ; free physical = 54078 ; free virtual = 89664
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X3Y2/inst ../../F005_bits_bnn/leaf_X3Y2
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X3Y2/inst ../../F005_bits_bnn/leaf_X3Y2
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.

Time (s): cpu = 00:03:45 ; elapsed = 00:03:07 . Memory (MB): peak = 3877.309 ; gain = 50.672 ; free physical = 54067 ; free virtual = 89658

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:24 ; elapsed = 00:03:42 . Memory (MB): peak = 3877.309 ; gain = 201.672 ; free physical = 54067 ; free virtual = 89658
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X3Y4_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...

Time (s): cpu = 00:03:04 ; elapsed = 00:02:31 . Memory (MB): peak = 3869.246 ; gain = 33.992 ; free physical = 54072 ; free virtual = 89664

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:50 ; elapsed = 00:03:09 . Memory (MB): peak = 3869.246 ; gain = 194.297 ; free physical = 54072 ; free virtual = 89664
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X1Y4_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X0Y4/X0Y4_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3882.418 ; gain = 0.000 ; free physical = 54089 ; free virtual = 89657
# report_timing_summary > ./timing.rpt
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X0Y4/inst ../../F005_bits_bnn/leaf_X0Y4
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X0Y4/inst ../../F005_bits_bnn/leaf_X0Y4
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Writing XDEF routing.
Writing XDEF routing logical nets.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3877.309 ; gain = 0.000 ; free physical = 53994 ; free virtual = 89655
Writing XDEF routing.

Time (s): cpu = 00:03:20 ; elapsed = 00:02:44 . Memory (MB): peak = 3887.457 ; gain = 40.656 ; free physical = 53995 ; free virtual = 89657

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:05 ; elapsed = 00:03:19 . Memory (MB): peak = 3887.457 ; gain = 288.352 ; free physical = 53995 ; free virtual = 89658
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X3Y1_routed.dcp
Writing XDEF routing logical nets.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3869.246 ; gain = 0.000 ; free physical = 53971 ; free virtual = 89653
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3887.457 ; gain = 0.000 ; free physical = 53866 ; free virtual = 89643
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y4/X3Y4_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3877.309 ; gain = 0.000 ; free physical = 53948 ; free virtual = 89645
# report_timing_summary > ./timing.rpt
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X1Y4/X1Y4_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3869.246 ; gain = 0.000 ; free physical = 54035 ; free virtual = 89647
# report_timing_summary > ./timing.rpt
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X3Y4/inst ../../F005_bits_bnn/leaf_X3Y4
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X3Y4/inst ../../F005_bits_bnn/leaf_X3Y4
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X1Y4/inst ../../F005_bits_bnn/leaf_X1Y4
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X1Y4/inst ../../F005_bits_bnn/leaf_X1Y4
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.

Time (s): cpu = 00:03:44 ; elapsed = 00:03:02 . Memory (MB): peak = 3896.879 ; gain = 37.328 ; free physical = 54023 ; free virtual = 89642

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:29 ; elapsed = 00:03:38 . Memory (MB): peak = 3896.879 ; gain = 211.328 ; free physical = 54025 ; free virtual = 89645
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X2Y3_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X3Y1/X3Y1_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3887.457 ; gain = 0.000 ; free physical = 54099 ; free virtual = 89642
# report_timing_summary > ./timing.rpt
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X3Y1/inst ../../F005_bits_bnn/leaf_X3Y1
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X3Y1/inst ../../F005_bits_bnn/leaf_X3Y1
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3896.879 ; gain = 0.000 ; free physical = 54001 ; free virtual = 89627

Time (s): cpu = 00:03:10 ; elapsed = 00:02:38 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 54004 ; free virtual = 89632

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:53 ; elapsed = 00:03:12 . Memory (MB): peak = 3882.449 ; gain = 51.336 ; free physical = 54004 ; free virtual = 89632
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X2Y0_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X2Y3/X2Y3_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3896.879 ; gain = 0.000 ; free physical = 54028 ; free virtual = 89632
# report_timing_summary > ./timing.rpt
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3882.449 ; gain = 0.000 ; free physical = 54003 ; free virtual = 89631
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X2Y3/inst ../../F005_bits_bnn/leaf_X2Y3
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X2Y3/inst ../../F005_bits_bnn/leaf_X2Y3
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X2Y0/X2Y0_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3882.449 ; gain = 0.000 ; free physical = 54075 ; free virtual = 89625
# report_timing_summary > ./timing.rpt
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X2Y0/inst ../../F005_bits_bnn/leaf_X2Y0
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X2Y0/inst ../../F005_bits_bnn/leaf_X2Y0
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.

Time (s): cpu = 00:03:26 ; elapsed = 00:02:53 . Memory (MB): peak = 3861.059 ; gain = 30.656 ; free physical = 54072 ; free virtual = 89622

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:00 ; elapsed = 00:03:22 . Memory (MB): peak = 3861.059 ; gain = 187.656 ; free physical = 54072 ; free virtual = 89622
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "route: $total_seconds seconds"
# write_checkpoint -force   X1Y6_routed.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3861.059 ; gain = 0.000 ; free physical = 53981 ; free virtual = 89615
INFO: [Common 17-1381] The checkpoint '/tmp/direct_wires/workspace/F004_pr_bnn/page_X1Y6/X1Y6_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3861.059 ; gain = 0.000 ; free physical = 54061 ; free virtual = 89618
# report_timing_summary > ./timing.rpt
# set_param bitstream.enablePR 2341
# set start_time [clock seconds]
# write_bitstream  -force  -cell floorplan_static_i/pe_empty_X1Y6/inst ../../F005_bits_bnn/leaf_X1Y6
Command: write_bitstream -force -cell floorplan_static_i/pe_empty_X1Y6/inst ../../F005_bits_bnn/leaf_X1Y6
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2019.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X0Y6/inst/stream_in_link9/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X0Y6"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-27] Running DRC with 2 threads
Processing options...
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X3Y0/inst/stream_in_link19/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X3Y0"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-27] Running DRC with 2 threads
Loading site data...
Loading route data...
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X1Y3"
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y25:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y35:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y43:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y44:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y45:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y46:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y74:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y75:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y76:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y81:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y82:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y84:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y35:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y45:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y46:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y84:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X37Y46:A5LUT. For this programming the O5 output pin should have a signal.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X3Y6/inst/stream_in_link13/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 17 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X3Y6"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
INFO: [DRC 23-27] Running DRC with 2 threads
Loading data files...
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP floorplan_static_i/pe_empty_X3Y3/inst/bin_dense_inst/bin_dense_mac_muldEe_U3/bin_dense_mac_muldEe_DSP48_0_U/p multiplier stage floorplan_static_i/pe_empty_X3Y3/inst/bin_dense_inst/bin_dense_mac_muldEe_U3/bin_dense_mac_muldEe_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X76Y209:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X73Y208:A5LUT. For this programming the O5 output pin should have a signal.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X3Y3/inst/stream_in_link16/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X3Y3/inst/stream_in_link22/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X3Y3/inst/stream_in_link4/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings, 3 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X3Y3"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y21:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y28:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y37:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y41:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y43:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y45:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y46:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y47:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y76:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y81:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y83:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y86:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y87:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y88:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y41:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y43:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y46:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y47:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y76:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y83:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y86:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y87:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y88:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X37Y41:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X37Y47:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X37Y83:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X37Y86:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X37Y87:A5LUT. For this programming the O5 output pin should have a signal.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X0Y3/inst/stream_in_link3/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 28 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X0Y3"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading site data...
Loading data files...
Loading site data...
Loading route data...
INFO: [DRC 23-27] Running DRC with 2 threads
Loading data files...
Loading route data...
Loading site data...
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X2Y1/inst/stream_in_link17/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X2Y1"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Processing options...
Loading site data...
Loading route data...
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X2Y2/inst/stream_in_link12/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X2Y2"
Loading route data...
Loading data files...
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Creating bitmap...
Loading data files...
INFO: [DRC 23-27] Running DRC with 2 threads
Loading site data...
Loading site data...
Loading route data...
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X1Y5"
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X0Y5/inst/stream_in_link8/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X0Y5"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading route data...
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X3Y5/inst/stream_in_link14/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X3Y5"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Processing options...
Processing options...
Loading data files...
Loading data files...
Creating bitstream...
Loading data files...
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X3Y2/inst/stream_in_link21/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X3Y2"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading site data...
Loading site data...
INFO: [DRC 23-27] Running DRC with 2 threads
Loading site data...
Partial bitstream contains 9865280 bits.
Writing bitstream ../../F005_bits_bnn/leaf_X0Y6.bit...
Processing options...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
Loading route data...
Loading route data...
Loading data files...
Processing options...
Loading route data...
Processing options...
Loading site data...
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y34:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y35:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y36:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y37:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y38:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y39:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y42:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y44:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y47:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y48:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y74:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y81:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y83:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y84:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y86:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y88:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y35:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y36:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y37:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y39:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y42:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y44:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y47:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y48:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y84:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X37Y48:A5LUT. For this programming the O5 output pin should have a signal.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X0Y4/inst/stream_in_link6/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 26 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X0Y4"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading route data...
Creating bitmap...
Loading data files...
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:29 ; elapsed = 00:03:31 . Memory (MB): peak = 4295.543 ; gain = 217.219 ; free physical = 49913 ; free virtual = 85472
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "bit_gen: $total_seconds seconds"
# report_utilization -pblocks p_X0Y6 > utilization.rpt
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y33:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y35:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y37:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y40:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y42:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y43:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y45:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y46:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y76:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y77:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y82:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y85:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y86:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X37Y87:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y35:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y43:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y45:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y46:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X37Y85:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X37Y45:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X37Y85:A5LUT. For this programming the O5 output pin should have a signal.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X3Y4/inst/stream_in_link15/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 21 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X3Y4"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
INFO: [DRC 23-27] Running DRC with 2 threads
Processing options...
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X1Y4"
Loading site data...
Processing options...
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Processing options...
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X3Y1/inst/stream_in_link20/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X3Y1"
Loading route data...
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading data files...
# report_timing_summary > timing.rpt
Loading site data...
Loading route data...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:06:50 2021...
Loading route data...
Loading site data...
Creating bitmap...
Processing options...
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X2Y0/inst/stream_in_link18/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X2Y0"
Loading route data...
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Processing options...
Creating bitstream...
Loading data files...
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X2Y3/inst/stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (floorplan_static_i/pe_empty_X2Y3/inst/stream_in_link1/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X2Y3"
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading site data...
Processing options...
Loading data files...
Loading route data...
Creating bitmap...
Partial bitstream contains 9480512 bits.
Writing bitstream ../../F005_bits_bnn/leaf_X3Y0.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
Processing options...
Loading site data...
Creating bitmap...
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Partition "axi_leaf" Reconfigurable Module "floorplan_static_i/axi_leaf"
Partition "p_X0Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y3/inst"
Partition "p_X0Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y4/inst"
Partition "p_X0Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y5/inst"
Partition "p_X0Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X0Y6/inst"
Partition "p_X1Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y3/inst"
Partition "p_X1Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y4/inst"
Partition "p_X1Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y5/inst"
Partition "p_X1Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X1Y6/inst"
Partition "p_X2Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y0/inst"
Partition "p_X2Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y1/inst"
Partition "p_X2Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y2/inst"
Partition "p_X2Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y3/inst"
Partition "p_X2Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y4/inst"
Partition "p_X2Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y5/inst"
Partition "p_X2Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X2Y6/inst"
Partition "p_X3Y0" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y0/inst"
Partition "p_X3Y1" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y1/inst"
Partition "p_X3Y2" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y2/inst"
Partition "p_X3Y3" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y3/inst"
Partition "p_X3Y4" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y4/inst"
Partition "p_X3Y5" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y5/inst"
Partition "p_X3Y6" Reconfigurable Module "floorplan_static_i/pe_empty_X3Y6/inst"
INFO: [Vivado 12-4077] No full design bitstream will be created with the use of the -cell option.
Process Partition "p_X1Y6"
Creating bitmap...
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Processing options...
Loading route data...
Creating bitmap...
Loading data files...
Creating bitmap...
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:41 ; elapsed = 00:03:42 . Memory (MB): peak = 4294.836 ; gain = 404.219 ; free physical = 51550 ; free virtual = 87111
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "bit_gen: $total_seconds seconds"
# report_utilization -pblocks p_X3Y0 > utilization.rpt
Creating bitstream...
Creating bitstream...
Processing options...
Creating bitmap...
Creating bitstream...
Creating bitstream...
Processing options...
Loading site data...
Partial bitstream contains 5296832 bits.
Writing bitstream ../../F005_bits_bnn/leaf_X1Y3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
Partial bitstream contains 9554240 bits.
Writing bitstream ../../F005_bits_bnn/leaf_X3Y6.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
Creating bitmap...
Loading route data...
Creating bitstream...
Partial bitstream contains 9865280 bits.
Writing bitstream ../../F005_bits_bnn/leaf_X0Y3.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
# report_timing_summary > timing.rpt
Partial bitstream contains 7748096 bits.
Writing bitstream ../../F005_bits_bnn/leaf_X2Y2.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:07:14 2021...
Partial bitstream contains 5296832 bits.
Writing bitstream ../../F005_bits_bnn/leaf_X1Y5.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:43 ; elapsed = 00:03:45 . Memory (MB): peak = 4263.570 ; gain = 395.914 ; free physical = 55415 ; free virtual = 90980
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
Processing options...
# puts $logFileId "bit_gen: $total_seconds seconds"
# report_utilization -pblocks p_X1Y3 > utilization.rpt
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:44 ; elapsed = 00:03:46 . Memory (MB): peak = 4299.516 ; gain = 412.219 ; free physical = 55484 ; free virtual = 91049
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "bit_gen: $total_seconds seconds"
# report_utilization -pblocks p_X3Y6 > utilization.rpt
Creating bitstream...
Creating bitmap...
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:41 ; elapsed = 00:03:42 . Memory (MB): peak = 4297.266 ; gain = 421.609 ; free physical = 55494 ; free virtual = 91059
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "bit_gen: $total_seconds seconds"
# report_utilization -pblocks p_X0Y3 > utilization.rpt
Creating bitstream...
Creating bitmap...
Partial bitstream contains 9480512 bits.
Writing bitstream ../../F005_bits_bnn/leaf_X3Y3.bit...
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:41 ; elapsed = 00:03:38 . Memory (MB): peak = 4298.203 ; gain = 414.219 ; free physical = 55735 ; free virtual = 91301
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "bit_gen: $total_seconds seconds"
# report_utilization -pblocks p_X2Y2 > utilization.rpt
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:32 ; elapsed = 00:03:32 . Memory (MB): peak = 4251.527 ; gain = 382.219 ; free physical = 55861 ; free virtual = 91427
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "bit_gen: $total_seconds seconds"
# report_utilization -pblocks p_X1Y5 > utilization.rpt
Creating bitstream...
Creating bitmap...
# report_timing_summary > timing.rpt
Partial bitstream contains 9554240 bits.
Writing bitstream ../../F005_bits_bnn/leaf_X3Y5.bit...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:07:22 2021...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
Processing options...
Creating bitmap...
# report_timing_summary > timing.rpt
# report_timing_summary > timing.rpt
Creating bitstream...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:07:25 2021...
INFO: [Common 17-206] Exiting Vivado at Sun May  9 18:07:25 2021...
Partial bitstream contains 7748096 bits.
Writing bitstream ../../F005_bits_bnn/leaf_X2Y1.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:52 ; elapsed = 00:03:53 . Memory (MB): peak = 4271.496 ; gain = 383.219 ; free physical = 61669 ; free virtual = 97237
# set end_time [clock seconds]
# set total_seconds [expr $end_time - $start_time]
# puts $logFileId "bit_gen: $total_seconds seconds"
# report_utilization -pblocks p_X3Y3 > utilization.rpt
/tmp/direct_wires/workspace/F004_pr_bnn
