Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Mar 31 16:50:42 2023
| Host         : cad103.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu9eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1661 |
|    Minimum number of control sets                        |  1661 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1597 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1661 |
| >= 0 to < 4        |   201 |
| >= 4 to < 6        |    86 |
| >= 6 to < 8        |    45 |
| >= 8 to < 10       |    72 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |    11 |
| >= 16              |  1224 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1581 |          493 |
| No           | No                    | Yes                    |            5876 |         2951 |
| No           | Yes                   | No                     |             243 |          172 |
| Yes          | No                    | No                     |            6914 |         1416 |
| Yes          | No                    | Yes                    |           62430 |        17476 |
| Yes          | Yes                   | No                     |            3303 |          877 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                                                                                                    Enable Signal                                                                                                   |                                                                        Set/Reset Signal                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                         | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                         | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                             | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                        | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state             | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                     | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state             | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                         | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                     | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state             | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                          |                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                  | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                     | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cs9_out                                                                                        | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/MB_out                                                                                                                                                     | design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/proc_sys_reset_1/U0/SEQ/MB_out                                                                                                                                                                          | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                       |                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                       |                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                     | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cs9_out                                                                                        | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                        | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                   |                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a[1]_i_1_n_0                                                                        |                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[1]_i_1_n_0                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                   |                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a[1]_i_1_n_0                                                                        |                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_1[0]                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                        | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/MB_out                                                                                                                                                          | design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                           |                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                         |                                                                                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/qn[1]_i_1__14_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                        | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                             |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state             | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/areset_r_reg |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/qn[1]_i_1__10_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/qn                                                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/MB_out                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/MB_out                                                                                                                                                      | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/reg_ctrl_csel[1]_i_1_n_0                                                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd[1]_i_1_n_0                                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/qn[1]_i_1__12_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                             | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/qn[1]_i_1__15_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/qn[1]_i_1__13_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/areset_r_reg                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/qn[1]_i_1__9_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                        |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/qn[1]_i_1__11_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                             |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_AB_reg_slice.payld_o_reg[0]              | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                              |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/l_row[2]_i_1__5_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_AB_reg_slice.payld_o_reg[0]_0[0]                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                   | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/l_row[2]_i_1__0_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/l_row[2]_i_1__4_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/state                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/E[0]                                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                     | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                  | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.state                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/l_row[2]_i_1__1_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1__0_n_0                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                  | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state_reg[1]_0[0]                                                   | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                             | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/state                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/l_row[2]_i_1__6_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.state                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                              |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                              |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/l_row[2]_i_1_n_0                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/l_row[2]_i_1__3_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                   | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.state                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/l_row[2]_i_1__2_n_0                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                             | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                         | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/scon_count[3]_i_1__0_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/scon_count[3]_i_1_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push115_out                                                                                  | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                            |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr                                                                                             | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                          |                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/scon_count[3]_i_1__2_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                            |                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                       |                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                            |                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr                                                                                  | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                          |                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/reg_ctrl_chip[3]_i_1_n_0                                                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr                                                                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr                                                                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/scon_count[3]_i_1__3_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/scon_count[3]_i_1__6_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/scon_count[3]_i_1__1_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr                        | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/scon_count[3]_i_1__5_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/scon_count[3]_i_1__4_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                       |                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push115_out                                                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/SR[0]                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr                                                                                             | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/reg_ctrl_cmd_reg[0][0]                                                                                                                                           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/cycle_reg[1]_46[0]                                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/cycle_reg[1]_70[0]                                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/qn                                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/cycle_reg[1][0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/E[0]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/qn                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[0][0]                                                                                                              | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/cycle_reg[1]_86[0]                                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/cycle_reg[1][0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[0]_9[0]                                                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipe[1].pipe_reg[1][0][0]                | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/cycle_reg[1][0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/E[0]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/E[0]                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/E[0]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/E[0]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                           | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/E[0]                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                   | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                              |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_pipe[1].pipe_reg[1][0][0]                                                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                   | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[0][0]                                                                                                              | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                5 |              5 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                        | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                        |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_pipe[1].pipe_reg[1][0][0]                                                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/E[0]                                                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                        | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/cycle_reg[1]_102[0]                                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/cycle_reg[1]_118[0]                                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/cycle_reg[1]_17[0]                                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/qn                                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                              |                6 |              6 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                6 |              6 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                      | design_1_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/seq_clr                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/proc_sys_reset_1/U0/SEQ/seq_cnt_en                                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/SEQ/seq_clr                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/seq_clr_reg_n_0                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                 |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                             | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                              |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                              |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                              |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                  | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg_n_0                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                     |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                        |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                          |                                                                                                                                                                |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                6 |              7 |         1.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/qn                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                              |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/qn                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/qn                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                          |                                                                                                                                                                |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                        |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                5 |              7 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                7 |              7 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/qn                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/qn                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/unit1_forstat_fold2[0]_i_1__3_n_0                                                                                                                                       | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_word_cnt_reg[0][6][0]                                        | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/unit1_forstat_fold2[0]_i_1__4_n_0                                                                                                                                       | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/unit1_forstat_fold2[0]_i_1__2_n_0                                                                                                                                       | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/unit1_forstat_fold2[0]_i_1_n_0                                                                                                                                          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/gen_pipe[1].pipe_reg[1][0]_0[0]                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/unit1_forstat_fold2[0]_i_1__1_n_0                                                                                                                                       | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_word_cnt_reg[0][6][0]                                        | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/unit1_forstat_fold2[0]_i_1__5_n_0                                                                                                                                       | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/reg_ctrl_cmd_reg[1]_8                                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/unit1_forstat_fold2[0]_i_1__0_n_0                                                                                                                                       | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                   | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/unit2_fold_i_1__0_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                              |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[13]                                                                                              |                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/unit2_fold_i_1__5_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/unit2_fold_i_1__6_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/unit2_fold_i_1__4_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/unit2_fold_i_1__1_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/unit2_fold_i_1__3_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                8 |              9 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                8 |              9 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/unit2_fold_i_1__2_n_0                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                7 |              9 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/unit2_fold_i_1_n_0                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[15][9]                                                                             |                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[15][7]                                                                             |                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[15][8]                                                                             |                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[15][10]                                                                            |                                                                                                                                                                |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[15][11]                                                                            |                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                         |                7 |              9 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[14]                                                                                              |                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[6]                                                                                               |                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                               |                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[8]                                                                                               |                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[11]                                                                                              |                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[15][12]                                                                            |                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[15][13]                                                                            |                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[15][14]                                                                            |                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[7]                                                                                               |                                                                                                                                                                |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                               |                                                                                                                                                                |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                2 |              9 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                               |                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[9]                                                                                               |                                                                                                                                                                |                8 |              9 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[10]                                                                                              |                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[15][6]                                                                             |                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                         |                7 |              9 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[5]                                                                                               |                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[4]                                                                                               |                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[3]                                                                                               |                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[15][0]                                                                             |                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[15][1]                                                                             |                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[15][2]                                                                             |                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[15][3]                                                                             |                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[15][4]                                                                             |                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[12]                                                                                              |                                                                                                                                                                |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_fill_mask_reg[15][5]                                                                             |                                                                                                                                                                |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i]_1[0]                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/qn                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/qn                                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                6 |             10 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                              |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/state_reg[s_ready_i]_1[0]                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                              |               10 |             11 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                             | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                5 |             11 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |               10 |             11 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                                                |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                           |                                                                                                                                                                |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                              |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                              |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                              |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                              |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                                                |                7 |             12 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                                                |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                              |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                           |                                                                                                                                                                |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                                                |                7 |             12 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                                                |                6 |             14 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                                                |                3 |             14 |         4.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/reg_ctrl_dmrplen[16]_i_1_n_0                                                                                                                                                           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               10 |             14 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                7 |             14 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                                                |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                                                |                2 |             14 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/unit2_fold_reg[0]                                                                                                                                           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                8 |             15 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                2 |             15 |         7.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/E[0]                                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                          |                                                                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                              |                                                                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                              |                                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                 |                                                                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/E[0]                                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/axiif_srw_reg_rep[0]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                             | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/qn_reg[1]_0[0]                                                                                                                                                          | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                 |                                                                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                              |                                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/state_reg[m_valid_i][0]                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                 |                                                                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                |                1 |             16 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[15].srl_nx1/shift                              |                                                                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.load_mesg                                 |                                                                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axiif_alen                                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             17 |         1.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[2]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[2]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[2]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[2]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             17 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[2]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             17 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             17 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             17 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[2]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[2]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[2]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             17 |         1.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             17 |         1.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[2]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[2]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[2]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[2]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[2]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               10 |             17 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[2]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             17 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                6 |             17 |         2.83 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               10 |             17 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[2]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[2]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_3[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             17 |         1.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[2]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             17 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[2]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             17 |         1.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[2]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[2]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[2]_1[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             17 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[2]_1[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             17 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             17 |         1.55 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[2]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[2]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[2]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[2]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             17 |         1.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             17 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             17 |         1.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[2]_3[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[2]_3[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[2]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[2]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             17 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             17 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                8 |             17 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/FSM_onehot_cmd_reg[2][0]                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               10 |             17 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[2]_0[0]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             17 |         1.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[2]_0[2]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             17 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/M00_ARESETN[0]                                                                                             |                6 |             18 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[2]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             18 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[2]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[2]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             18 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[2]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             18 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             18 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             18 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                             | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                             |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             18 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             18 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             18 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[2]_3[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[2]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             18 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             18 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             18 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[2]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             18 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[2]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[2]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             18 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[2]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             18 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             18 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[2]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[2]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             18 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                    |                                                                                                                                                                |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[2]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             18 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[2]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             18 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[2]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[2]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             18 |         1.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[2]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[2]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[2]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[2]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[2]_1[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[2]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[2]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             18 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[2]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[2]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[2]_1[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[2]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                    |                                                                                                                                                                |                9 |             18 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_2[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             18 |         1.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[2]_3[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[2]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             18 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[2]_0[1]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             18 |         1.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[2]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             18 |         1.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             18 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[2]_0[3]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               10 |             18 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                6 |             19 |         3.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                      |                                                                                                                                                                |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                                                                |                9 |             20 |         2.22 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                                                                |                8 |             20 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[19].srl_nx1/shift_qual                                                                      |                                                                                                                                                                |                3 |             20 |         6.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                4 |             22 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                   |                                                                                                                                                                |                5 |             23 |         4.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                                |               13 |             23 |         1.77 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_qual                                                   |                                                                                                                                                                |                4 |             23 |         5.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                                |               10 |             23 |         2.30 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                              |                5 |             24 |         4.80 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/reg_ctrl_adtr[30]_i_1_n_0                                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |                6 |             27 |         4.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_1                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[2]_3                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_2                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/reg_ctrl_dmrptop[31]_i_1_n_0                                                                                                                                                           | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             29 |         1.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[2]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_1                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[29]_2                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[2]_2                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[2]_3                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[2]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_1                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[2]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_1                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_2                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[2]_2                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             29 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[2]_2                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             29 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[2]_3                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[2]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               10 |             29 |         2.90 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[2]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             29 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_1                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_2                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             29 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[2]_2                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[2]_3                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[2]_2                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             29 |         1.53 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_2                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[29]_1                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             29 |         1.61 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[2]_3                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_0                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[29]_1                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[2]_1                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[2]_2                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[2]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[74]_0[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[2]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             29 |         1.53 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             29 |         1.93 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[2]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[2]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                              |               11 |             29 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_0                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             29 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[29]_1                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             29 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[2]_1                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             29 |         1.53 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[2]_2                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               11 |             29 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[2]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               10 |             29 |         2.90 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[2]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[2]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_2                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[2]_2                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[2]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[2]_0[5]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             29 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[2]_3                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[2]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             29 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             29 |         2.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[29]_3[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             29 |         2.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[2]_0[4]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             29 |         1.61 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push115_out                                                                                  |                                                                                                                                                                |               13 |             31 |         2.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push115_out                                                                                  |                                                                                                                                                                |               13 |             31 |         2.38 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_2[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_2[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_2[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_2[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_2[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_2[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_2[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_1[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_1[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_1[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_1[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_1[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_1[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_2[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/E[7]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[1023]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[127]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[255]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/E[0]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/E[1]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/E[2]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/E[3]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/E[4]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/E[5]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/E[6]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[991]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_0[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_0[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_0[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_0[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_1[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/tr_reg[82]_1[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[671]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[351]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[383]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[415]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[447]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[479]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[511]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[543]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[575]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[607]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[639]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[287]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[703]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[735]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[767]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[799]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[831]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[863]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[895]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[927]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[959]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_3[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_3[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_3[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_3[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_3[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_3[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_3[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[767]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[511]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[543]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[575]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[607]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               32 |             32 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[639]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[671]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[703]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[735]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[479]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[799]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[831]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[863]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[895]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[927]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[959]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[991]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[1023]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[191]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[31]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[63]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[95]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[127]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[159]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_3[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[223]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[319]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[255]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[287]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               32 |             32 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[351]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[383]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[415]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bb0[447]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[415]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[159]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[191]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[223]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[319]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[255]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[287]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[351]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[383]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[127]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[447]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[479]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[511]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[543]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               31 |             32 |         1.03 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[575]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[607]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[639]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[671]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[703]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[31]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[63]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[95]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_1[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_0[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_1[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_1[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_1[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_1[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_1[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_1[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_1[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_0[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_2[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_2[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_2[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_2[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_2[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_2[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_2[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_2[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[991]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[735]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[767]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[799]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[831]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[863]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[895]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[927]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[959]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bb0[1023]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_0[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/tr_reg[82]_0[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[767]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[1023]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[991]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[959]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[927]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[895]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[863]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[831]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[799]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[0]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[735]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[703]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[671]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[639]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[607]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[575]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[543]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[511]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_1[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_1[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_0[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_0[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_0[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_0[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[479]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[7]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[6]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[5]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[4]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[3]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[2]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/E[1]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[191]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[447]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[415]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[383]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[351]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[287]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[255]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[319]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[223]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_1[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[159]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[127]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               31 |             32 |         1.03 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[95]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[63]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bb0[31]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[223]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[191]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[159]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[127]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[95]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[63]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[31]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[319]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[511]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[767]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[735]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[703]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[671]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[639]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[607]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[575]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[543]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[479]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[447]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[415]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[383]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[351]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[287]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[255]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_2[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_2[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_2[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_2[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_2[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_2[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_2[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_2[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_1[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_1[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_1[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_1[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[82]_1[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[159]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[127]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[95]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[63]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[31]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_1[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_2[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_1[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_1[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_1[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_1[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_1[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_1[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_1[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_2[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_3[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_3[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_3[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_3[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_3[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_3[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_3[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[191]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_3[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_2[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_2[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_2[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_2[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_2[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/tr_reg[82]_2[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_1[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_2[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_2[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_1[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_1[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_1[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_1[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_1[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_1[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_2[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_1[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_0[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_0[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_0[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_0[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_2[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_2[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_2[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_2[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/tr_reg[82]_2[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[479]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[735]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[703]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[671]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[639]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[607]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[575]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[543]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[511]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[767]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[447]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[415]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[383]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[351]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[287]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[255]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[319]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[223]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[1023]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/E[7]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/E[6]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/E[5]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/E[4]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/E[3]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/E[2]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/E[1]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/E[0]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[223]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[991]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[959]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[927]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[895]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[863]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[831]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb0[799]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[63]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[383]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[351]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[287]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[255]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[319]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[223]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[191]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[159]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               31 |             32 |         1.03 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[95]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[415]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[31]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[703]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[959]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[927]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[895]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[863]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[831]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[799]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[767]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[735]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[671]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[639]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[607]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[575]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[543]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[511]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[479]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[447]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_3[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_3[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_3[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_3[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_3[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_3[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_3[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_3[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_2[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_2[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_2[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[991]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[319]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[191]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[159]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[127]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[95]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[63]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bb0[31]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_0[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_1[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_1[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_1[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_1[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_1[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_1[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_1[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_1[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_2[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_0[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_0[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_0[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bb0[1023]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_3[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_3[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_3[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_3[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_3[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_3[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_3[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[831]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_3[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_2[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_2[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_2[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_2[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_2[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_2[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/tr_reg[82]_2[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[255]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[479]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[447]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[415]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[383]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[351]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[31]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[319]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[287]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[511]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[223]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[191]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[159]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[127]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[1023]_i_1_n_0                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_2[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_2[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_2[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[767]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[991]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[95]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[959]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[927]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[895]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[863]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[831]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[799]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_2[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[735]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[703]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[671]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[63]_i_1_n_0                                                                                                                                              | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[639]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[607]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[575]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/fb[543]_i_1_n_0                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/E[1]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/E[7]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/E[6]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/E[5]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/E[4]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/E[3]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/E[2]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/E[0]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[1023]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[991]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[959]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[927]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[895]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[863]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bb0[799]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_1[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_2[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_2[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_2[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_2[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_1[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_1[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_1[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_1[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_2[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_1[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_1[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_1[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_0[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_0[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_0[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_0[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/tr_reg[82]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[927]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[607]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[639]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[671]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[703]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[735]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[767]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[799]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[831]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[863]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[895]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_1[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_1[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_1[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[575]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_1[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_0[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[959]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_0[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_0[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_0[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_0[3]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[991]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_0[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_0[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[1023]                                                                                                                                                   | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_0[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_2[0]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[63]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[95]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[127]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[159]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[191]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[223]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[319]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[255]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_2[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[287]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_2[2]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_2[1]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_1[7]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[351]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[383]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[415]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               31 |             32 |         1.03 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[447]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[479]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[511]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_1[6]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[31]                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bb0[543]                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_1[5]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/tr_reg[82]_1[4]                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/axiif_dmrp_stat_reg[0][0]                                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               14 |             39 |         2.79 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                |               20 |             43 |         2.15 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1132]_i_1__0_n_0                                                                                                                 |                                                                                                                                                                |               21 |             43 |         2.05 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                |               21 |             43 |         2.05 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1132]_i_1_n_0                                                                                                                    |                                                                                                                                                                |               20 |             43 |         2.15 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axiif_keep_size                                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               25 |             48 |         1.92 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |               33 |             59 |         1.79 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/swbd_aresetn[0]                                                                                             |               21 |             63 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               46 |             64 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_5                                                                                              |               17 |             64 |         3.76 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_6                                                                                              |               25 |             64 |         2.56 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               50 |             64 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/axiif_srw_reg_rep[0]                                                                                                                                                      | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               22 |             64 |         2.91 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               49 |             64 |         1.31 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               51 |             64 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               60 |             64 |         1.07 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_7                                                                                              |               18 |             64 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               40 |             64 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_10                                                                                             |               18 |             64 |         3.56 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_8                                                                                              |               17 |             64 |         3.76 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               52 |             64 |         1.23 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/stage4_exec_reg_0[0]                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |               46 |             64 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_9                                                                                              |               19 |             64 |         3.37 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |               31 |             66 |         2.13 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                         |                                                                                                                                                                |               39 |             80 |         2.05 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                         |                                                                                                                                                                |               32 |             80 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                          |                                                                                                                                                                |               40 |             80 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___0_n_0                                                                                          |                                                                                                                                                                |               33 |             80 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1135]_i_1__2_n_0                                                                                                                |                                                                                                                                                                |               53 |             83 |         1.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                |               53 |             83 |         1.57 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1135]_i_1__2_n_0                                                                                                                |                                                                                                                                                                |               40 |             83 |         2.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                |               40 |             83 |         2.08 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                             |                                                                                                                                                                |               33 |             87 |         2.64 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                         |                                                                                                                                                                |               32 |             87 |         2.72 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i__n_0                                                                                             |                                                                                                                                                                |               34 |             87 |         2.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                         |                                                                                                                                                                |               34 |             87 |         2.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                |               49 |             88 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1135]_i_1__1_n_0                                                                                                                |                                                                                                                                                                |               54 |             88 |         1.63 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                |               54 |             88 |         1.63 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1135]_i_1__1_n_0                                                                                                                |                                                                                                                                                                |               50 |             88 |         1.76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                9 |             89 |         9.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |                9 |             89 |         9.89 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                                |               45 |             94 |         2.09 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1135]_i_1__0_n_0                                                                                                           |                                                                                                                                                                |               45 |             94 |         2.09 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1135]_i_1__0_n_0                                                                                                           |                                                                                                                                                                |               36 |             94 |         2.61 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                                |               37 |             94 |         2.54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                |                6 |             96 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                |                6 |             96 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                |                6 |             96 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                                |               54 |            101 |         1.87 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1135]_i_1_n_0                                                                                                              |                                                                                                                                                                |               52 |            101 |         1.94 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                                |               49 |            101 |         2.06 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1135]_i_1_n_0                                                                                                              |                                                                                                                                                                |               49 |            101 |         2.06 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |               10 |            103 |        10.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                        |               10 |            103 |        10.30 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                |                7 |            112 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                |                7 |            112 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                |                7 |            112 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                         |                                                                                                                                                                |               53 |            130 |         2.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[147].srl_nx1/push                                                      |                                                                                                                                                                |               19 |            130 |         6.84 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/state_reg[s_ready_i][0]                                                |                                                                                                                                                                |               19 |            130 |         6.84 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[147].srl_nx1/push                                                      |                                                                                                                                                                |               19 |            130 |         6.84 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/state_reg[s_ready_i][0]                                                |                                                                                                                                                                |               19 |            130 |         6.84 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                         |                                                                                                                                                                |               56 |            130 |         2.32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                      |                                                                                                                                                                |               49 |            135 |         2.76 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                      |                                                                                                                                                                |               60 |            135 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___0_n_0                                                                                        |                                                                                                                                                                |               85 |            144 |         1.69 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                   |                                                                                                                                                                |               89 |            144 |         1.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___0_n_0                                                                                        |                                                                                                                                                                |               98 |            144 |         1.47 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                   |                                                                                                                                                                |               83 |            144 |         1.73 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                         |                                                                                                                                                                |               52 |            144 |         2.77 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[223].srl_nx1/push                                                                         |                                                                                                                                                                |               34 |            144 |         4.24 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                            |                                                                                                                                                                |               35 |            145 |         4.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                    |                                                                                                                                                                |               57 |            145 |         2.54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                |               92 |            145 |         1.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                |               57 |            145 |         2.54 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2064]_i_1_n_0                                                                                                                    |                                                                                                                                                                |               92 |            145 |         1.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_0[0] |                                                                                                                                                                |               53 |            145 |         2.74 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                |               58 |            147 |         2.53 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                    |                                                                                                                                                                |               57 |            147 |         2.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1186]_i_1_n_0                                                                                                                    |                                                                                                                                                                |               58 |            147 |         2.53 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                |               59 |            147 |         2.49 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_18                                                                                             |               83 |            156 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_20                                                                                             |               89 |            156 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_19                                                                                             |               98 |            156 |         1.59 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_17                                                                                             |               84 |            156 |         1.86 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_16                                                                                             |               88 |            156 |         1.77 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_15                                                                                             |               79 |            156 |         1.97 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_14                                                                                             |               75 |            156 |         2.08 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_13                                                                                             |               78 |            156 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    |                                                                                                                                                                |               80 |            239 |         2.99 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[0][255]_i_1__9_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              138 |            256 |         1.86 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[2][255]_i_1__7_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              136 |            256 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/dmrb_top_buf/queue[1][255]_i_1__8_n_0                                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              136 |            256 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              147 |            257 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[1][341]_i_1__2_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              103 |            257 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              162 |            257 |         1.59 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              184 |            257 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[0][341]_i_1__0_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              145 |            257 |         1.77 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[1][341]_i_1__0_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              144 |            257 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[2][341]_i_1__3_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              146 |            257 |         1.76 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[1][341]_i_1__3_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              144 |            257 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/lmring/lmring_br/queue[0][341]_i_1__3_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              161 |            257 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[2][341]_i_1__0_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              145 |            257 |         1.77 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[0][341]_i_1__4_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              125 |            257 |         2.06 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              164 |            257 |         1.57 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[0][341]_i_1__1_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              136 |            257 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[1][341]_i_1__1_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              128 |            257 |         2.01 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              152 |            257 |         1.69 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/lmring_br/queue[2][341]_i_1__1_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              129 |            257 |         1.99 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              161 |            257 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[0][341]_i_1__2_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              106 |            257 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[1][341]_i_1__5_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              119 |            257 |         2.16 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/lmring/lmring_br/queue[2][341]_i_1__2_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              104 |            257 |         2.47 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[2][341]_i_1__6_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              145 |            257 |         1.77 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[1][341]_i_1__6_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              146 |            257 |         1.76 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[0][341]_i_1__6_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              155 |            257 |         1.66 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              156 |            257 |         1.65 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[2][341]_i_1__5_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              120 |            257 |         2.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/lmring/lmring_br/queue[0][341]_i_1__5_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              120 |            257 |         2.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              149 |            257 |         1.72 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1314]_i_1_n_0                                                                                                                     |                                                                                                                                                                |              121 |            257 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                |              121 |            257 |         2.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[2][341]_i_1__4_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              120 |            257 |         2.14 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/lmring/lmring_br/queue[1][341]_i_1__4_n_0                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              119 |            257 |         2.16 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1                                                                                              |              143 |            266 |         1.86 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2                                                                                              |              136 |            266 |         1.96 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0                                                                                              |              126 |            266 |         2.11 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                |              135 |            266 |         1.97 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_3                                                                                              |              141 |            266 |         1.89 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_4                                                                                              |              126 |            266 |         2.11 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[0][341]_i_1__7_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              137 |            269 |         1.96 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[1][341]_i_1__7_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              138 |            269 |         1.95 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_bot_buf/queue[2][341]_i_1__7_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              186 |            269 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[0][341]_i_1_n_0                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              128 |            270 |         2.11 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[1][341]_i_1_n_0                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              124 |            270 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/queue[2][341]_i_1_n_0                                                                                                                                  | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              124 |            270 |         2.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr_1                           | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |               27 |            271 |        10.04 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr_1                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |               24 |            271 |        11.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |              192 |            276 |         1.44 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/lmring_ful10                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              166 |            285 |         1.72 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/E[0]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              178 |            285 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/lmring_ful10                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              174 |            285 |         1.64 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/E[0]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              175 |            285 |         1.63 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/E[0]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              167 |            285 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/lmring_ful10                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              178 |            285 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/lmring_ful10                                                                                                                                                     | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              160 |            285 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                |               90 |            288 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axiif_wdata                                                                                                                                                                            | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              198 |            288 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2080]_i_1_n_0                                                                                                                     |                                                                                                                                                                |               90 |            288 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/E[0]                                                                                                                                                             | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              179 |            292 |         1.63 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                             | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |              123 |            299 |         2.43 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                             | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |               29 |            303 |        10.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/rd_addrb_incr                             | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                         |               31 |            303 |         9.77 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue[0][341]_i_1__15_n_0                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              111 |            320 |         2.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/p_0_in__0                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              175 |            320 |         1.83 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/queue[1][341]_i_1__13_n_0                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              146 |            320 |         2.19 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].mux_top_buf/queue[0][341]_i_1__11_n_0                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              145 |            320 |         2.21 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].mux_top_buf/queue[0][341]_i_1__16_n_0                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              173 |            320 |         1.85 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/queue[0][341]_i_1__14_n_0                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              116 |            320 |         2.76 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].mux_top_buf/queue[1][341]_i_1__9_n_0                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              114 |            320 |         2.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/queue[1][341]_i_1__12_n_0                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              158 |            320 |         2.03 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].mux_top_buf/queue[0][341]_i_1__12_n_0                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              157 |            320 |         2.04 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/queue[1][341]_i_1__10_n_0                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              114 |            320 |         2.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue[1][341]_i_1__11_n_0                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              129 |            320 |         2.48 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue[0][341]_i_1__13_n_0                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              137 |            320 |         2.34 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[1][341]_i_1__16_n_0                                                                                                                                               | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              177 |            320 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/queue[0][341]_i_1__10_n_0                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              131 |            320 |         2.44 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].mux_top_buf/queue[1][341]_i_1__14_n_0                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              129 |            320 |         2.48 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/queue[0][341]_i_1__9_n_0                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              130 |            320 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/queue[1][341]_i_1__15_n_0                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              132 |            320 |         2.42 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/fsm/axring_top_buf/queue[0][341]_i_1__8_n_0                                                                                                                                                | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              188 |            320 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                |               20 |            320 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                |               20 |            320 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                |               20 |            320 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage1_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              192 |            326 |         1.70 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage3_inst/i___215_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              163 |            326 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/i___215_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              194 |            326 |         1.68 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              200 |            326 |         1.63 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage3_inst/i___215_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              175 |            326 |         1.86 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              180 |            326 |         1.81 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage3_inst/i___215_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              193 |            326 |         1.69 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/i___215_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              191 |            326 |         1.71 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage3_inst/i___215_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              190 |            326 |         1.72 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              198 |            326 |         1.65 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              157 |            326 |         2.08 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage1_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              198 |            326 |         1.65 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage3_inst/i___215_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              214 |            326 |         1.52 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage3_inst/i___215_n_0                                                                                                                                                 | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              159 |            326 |         2.05 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              201 |            326 |         1.62 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage1_inst/E[0]                                                                                                                                                        | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              173 |            326 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11                                                                                             |              158 |            330 |         2.09 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_12                                                                                             |              150 |            330 |         2.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                |               22 |            352 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                |               22 |            352 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                |               22 |            352 |        16.00 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage1_inst/stage2_exec_reg_3[0]                                                                                                                                        | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_6                                                                                              |              115 |            512 |         4.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage1_inst/stage2_exec_reg_3[0]                                                                                                                                        | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_10                                                                                             |              102 |            512 |         5.02 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage1_inst/stage2_exec_reg_3[0]                                                                                                                                        | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_9                                                                                              |              103 |            512 |         4.97 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage1_inst/stage2_exec_reg_3[0]                                                                                                                                        | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_8                                                                                              |              115 |            512 |         4.45 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/stage2_exec_reg_3[0]                                                                                                                                        | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_7                                                                                              |              100 |            512 |         5.12 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/stage2_exec_reg_1[0]                                                                                                                                        | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_12                                                                                             |              105 |            512 |         4.88 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/stage2_exec_reg_1[0]                                                                                                                                        | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_11                                                                                             |              113 |            512 |         4.53 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage1_inst/stage2_exec_reg_3[0]                                                                                                                                        | design_1_i/emax6_0/inst/fsm/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_5                                                                                              |              103 |            512 |         4.97 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage5_inst/bout_valid_reg_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              422 |            618 |         1.46 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage5_inst/bout_valid_reg_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              466 |            618 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/bout_valid_reg_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              445 |            618 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage5_inst/bout_valid_reg_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              440 |            618 |         1.40 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage5_inst/bout_valid_reg_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              452 |            618 |         1.37 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bout_valid_reg_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              481 |            618 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage5_inst/bout_valid_reg_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              467 |            618 |         1.32 |
|  design_1_i/clk_wiz_0/inst/clk_out2 | design_1_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage5_inst/bout_valid_reg_1[0]                                                                                                                                         | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |              469 |            618 |         1.32 |
|  design_1_i/clk_wiz_0/inst/clk_out1 |                                                                                                                                                                                                                    |                                                                                                                                                                |              462 |           1347 |         2.92 |
|  design_1_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                                                                                    | design_1_i/proc_sys_reset_1/U0/peripheral_aresetn_BUFG[0]                                                                                                      |             1114 |           1907 |         1.71 |
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


