$date
	Thu Sep  8 11:23:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q2_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module q2 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & g1 $end
$var wire 1 ' g2 $end
$var wire 1 ( g3 $end
$var wire 1 ) g4 $end
$var wire 1 * g5 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
1(
1'
1&
0%
0$
0#
0"
1!
$end
#10
1)
0&
0(
1%
#20
1&
1(
0'
0)
0%
1$
#30
0!
1*
0&
0(
1%
#40
0!
1*
1&
0)
0%
0$
1#
#50
1!
0*
1)
0&
1%
#60
0!
1*
1&
0)
0%
1$
#70
0&
1%
#80
1!
0*
1&
1'
1(
0%
0$
0#
1"
#90
0&
0(
1%
#100
1&
1(
0'
0%
1$
#110
0!
1*
0&
0(
1%
#120
1&
0%
0$
1#
#130
0&
1%
#140
1&
0%
1$
#150
0&
1%
#160
