[file:.\..\impl1\source\top.v]
Enabled=1
[file:.\..\impl1\source\highvoltage.v]
Enabled=1
[file:.\..\impl1\source\wb_ctrl.v]
Enabled=1
[file:.\..\impl1\source\RAM.v]
Enabled=1
[file:.\..\impl1\source\main_ctrl.v]
Enabled=1
[file:.\..\impl1\source\spi_not_efb.v]
Enabled=1
[file:.\..\impl1\source\FIFO.v]
Enabled=1
[file:.\..\impl1\source\counter.v]
Enabled=1
[file:.\..\impl1\source\capacitance_avk.v]
Enabled=1
[file:.\..\impl1\source\dividers1.v]
Enabled=1
[file:.\..\impl1\source\testbench.v]
Enabled=1
[file:.\..\impl1\source\testbench_clock_5ms.v]
Enabled=1
[file:.\..\impl1\source\testbench_clock_4mhz.v]
Enabled=1
[file:.\..\impl1\source\testbench_pulse_counter.v]
Enabled=1
[file:.\..\impl1\source\testbench_antibounce.v]
Enabled=1
[file:.\..\impl1\source\testbench_spi.v]
Enabled=1
[file:.\..\impl1\source\tb_fifo.v]
Enabled=1
[View]
Entity=testbench
Architecture=
TopLevelType=3
