-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_Prediction_and_cost_function_6phase\hdlsrc\parallel_prediction_and_cost_function_6phase\parallel_prediction_and_cost_function_6phase_dut.vhd
-- Created: 2022-09-30 13:33:13
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_prediction_and_cost_function_6phase_dut
-- Source Path: parallel_prediction_and_cost_function_6phase/parallel_prediction_and_cost_function_6phase_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_prediction_and_cost_function_6phase_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        Lq_AXI                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Ld_AXI                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Ld_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Lq_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Lx_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        SampleTime_div_Ly_AXI             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        id_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ix_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_k_1                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Rs_AXI                            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        omega_m_measured                  :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        pole_pairs_AXI                    :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        psiPM_AXI                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        id_ref_AXI                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        iq_ref_AXI                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        ix_ref_AXI                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        iy_ref_AXI                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        use_AXI                           :   IN    std_logic;  -- ufix1
        id_k_1_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq_k_1_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ix_k_1_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_k_1_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        omega_m_measured_AXI              :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        d_voltage_per_switching_state_AXI_61_64 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        q_voltage_per_switching_state_AXI_61_64 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        x_voltage_per_switching_state_AXI_61_64 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        y_volatge_per_switching_state_AXI_61_64 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        valid_in                          :   IN    std_logic;  -- ufix1
        Reset_1                           :   IN    std_logic;  -- ufix1
        valid_in_ADC                      :   IN    std_logic;  -- ufix1
        dqxy_phase_voltage_per_switching_state_0 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_1 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_2 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_3 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_4 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_5 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_6 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_7 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_8 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_9 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_10 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_11 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_12 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_13 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_14 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_15 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_16 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_17 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_18 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_19 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_20 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_21 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_22 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_23 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_24 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_25 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_26 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_27 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_28 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_29 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_30 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_31 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_32 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_33 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_34 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_35 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_36 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_37 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_38 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_39 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_40 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_41 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_42 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_43 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_44 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_45 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_46 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_47 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_48 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_49 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_50 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_51 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_52 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_53 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_54 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_55 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_56 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_57 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_58 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_59 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_60 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_61 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_62 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        dqxy_phase_voltage_per_switching_state_63 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
        ce_out                            :   OUT   std_logic;  -- ufix1
        done                              :   OUT   std_logic;  -- ufix1
        Index                             :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
        J_0                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_1                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_2                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_3                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_4                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_5                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_6                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_7                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_8                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_9                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_10                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_11                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_12                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_13                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_14                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_15                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
        );
END parallel_prediction_and_cost_function_6phase_dut;


ARCHITECTURE rtl OF parallel_prediction_and_cost_function_6phase_dut IS

  -- Component Declarations
  COMPONENT parallel_prediction_and_cost_function_6phase_src_Prediction_and_cost_function
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          Lq_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Ld_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Ld_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Lq_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Lx_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          SampleTime_div_Ly_AXI           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          id_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_k_1                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          Rs_AXI                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          omega_m_measured                :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          pole_pairs_AXI                  :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          psiPM_AXI                       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          id_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          iq_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          ix_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          iy_ref_AXI                      :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          use_AXI                         :   IN    std_logic;  -- ufix1
          id_k_1_AXI                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_k_1_AXI                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_k_1_AXI                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_k_1_AXI                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          omega_m_measured_AXI            :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          d_voltage_per_switching_state_AXI_61_64 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          q_voltage_per_switching_state_AXI_61_64 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          x_voltage_per_switching_state_AXI_61_64 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          y_volatge_per_switching_state_AXI_61_64 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          valid_in                        :   IN    std_logic;  -- ufix1
          Reset_1                         :   IN    std_logic;  -- ufix1
          valid_in_ADC                    :   IN    std_logic;  -- ufix1
          dqxy_phase_voltage_per_switching_state_0 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_1 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_2 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_3 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_4 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_5 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_6 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_7 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_8 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_9 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_10 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_11 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_12 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_13 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_14 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_15 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_16 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_17 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_18 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_19 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_20 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_21 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_22 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_23 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_24 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_25 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_26 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_27 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_28 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_29 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_30 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_31 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_32 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_33 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_34 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_35 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_36 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_37 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_38 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_39 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_40 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_41 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_42 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_43 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_44 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_45 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_46 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_47 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_48 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_49 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_50 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_51 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_52 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_53 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_54 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_55 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_56 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_57 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_58 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_59 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_60 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_61 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_62 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          dqxy_phase_voltage_per_switching_state_63 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          ce_out                          :   OUT   std_logic;  -- ufix1
          done                            :   OUT   std_logic;  -- ufix1
          Index                           :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
          J_0                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_1                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_2                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_3                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_4                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_5                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_6                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_7                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_8                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_9                             :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_10                            :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_11                            :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_12                            :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_13                            :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_14                            :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_15                            :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_prediction_and_cost_function_6phase_src_Prediction_and_cost_function
    USE ENTITY work.parallel_prediction_and_cost_function_6phase_src_Prediction_and_cost_function(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL done_sig                         : std_logic;  -- ufix1
  SIGNAL Index_sig                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL J_0_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_1_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_2_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_3_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_4_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_5_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_6_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_7_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_8_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_9_sig                          : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_10_sig                         : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_11_sig                         : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_12_sig                         : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_13_sig                         : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_14_sig                         : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_15_sig                         : std_logic_vector(19 DOWNTO 0);  -- ufix20

BEGIN
  u_parallel_prediction_and_cost_function_6phase_src_Prediction_and_cost_function : parallel_prediction_and_cost_function_6phase_src_Prediction_and_cost_function
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              Lq_AXI => Lq_AXI,  -- ufix32
              Ld_AXI => Ld_AXI,  -- ufix32
              SampleTime_div_Ld_AXI => SampleTime_div_Ld_AXI,  -- ufix32
              SampleTime_div_Lq_AXI => SampleTime_div_Lq_AXI,  -- ufix32
              SampleTime_div_Lx_AXI => SampleTime_div_Lx_AXI,  -- ufix32
              SampleTime_div_Ly_AXI => SampleTime_div_Ly_AXI,  -- ufix32
              id_k_1 => id_k_1,  -- sfix18_En11
              iq_k_1 => iq_k_1,  -- sfix18_En11
              ix_k_1 => ix_k_1,  -- sfix18_En11
              iy_k_1 => iy_k_1,  -- sfix18_En11
              Rs_AXI => Rs_AXI,  -- ufix32
              omega_m_measured => omega_m_measured,  -- sfix24_En11
              pole_pairs_AXI => pole_pairs_AXI,  -- ufix32
              psiPM_AXI => psiPM_AXI,  -- ufix32
              id_ref_AXI => id_ref_AXI,  -- ufix32
              iq_ref_AXI => iq_ref_AXI,  -- ufix32
              ix_ref_AXI => ix_ref_AXI,  -- ufix32
              iy_ref_AXI => iy_ref_AXI,  -- ufix32
              use_AXI => use_AXI,  -- ufix1
              id_k_1_AXI => id_k_1_AXI,  -- sfix18_En11
              iq_k_1_AXI => iq_k_1_AXI,  -- sfix18_En11
              ix_k_1_AXI => ix_k_1_AXI,  -- sfix18_En11
              iy_k_1_AXI => iy_k_1_AXI,  -- sfix18_En11
              omega_m_measured_AXI => omega_m_measured_AXI,  -- sfix24_En11
              d_voltage_per_switching_state_AXI_61_64 => d_voltage_per_switching_state_AXI_61_64,  -- sfix24_En11
              q_voltage_per_switching_state_AXI_61_64 => q_voltage_per_switching_state_AXI_61_64,  -- sfix24_En11
              x_voltage_per_switching_state_AXI_61_64 => x_voltage_per_switching_state_AXI_61_64,  -- sfix24_En11
              y_volatge_per_switching_state_AXI_61_64 => y_volatge_per_switching_state_AXI_61_64,  -- sfix24_En11
              valid_in => valid_in,  -- ufix1
              Reset_1 => Reset_1,  -- ufix1
              valid_in_ADC => valid_in_ADC,  -- ufix1
              dqxy_phase_voltage_per_switching_state_0 => dqxy_phase_voltage_per_switching_state_0,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_1 => dqxy_phase_voltage_per_switching_state_1,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_2 => dqxy_phase_voltage_per_switching_state_2,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_3 => dqxy_phase_voltage_per_switching_state_3,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_4 => dqxy_phase_voltage_per_switching_state_4,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_5 => dqxy_phase_voltage_per_switching_state_5,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_6 => dqxy_phase_voltage_per_switching_state_6,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_7 => dqxy_phase_voltage_per_switching_state_7,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_8 => dqxy_phase_voltage_per_switching_state_8,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_9 => dqxy_phase_voltage_per_switching_state_9,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_10 => dqxy_phase_voltage_per_switching_state_10,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_11 => dqxy_phase_voltage_per_switching_state_11,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_12 => dqxy_phase_voltage_per_switching_state_12,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_13 => dqxy_phase_voltage_per_switching_state_13,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_14 => dqxy_phase_voltage_per_switching_state_14,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_15 => dqxy_phase_voltage_per_switching_state_15,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_16 => dqxy_phase_voltage_per_switching_state_16,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_17 => dqxy_phase_voltage_per_switching_state_17,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_18 => dqxy_phase_voltage_per_switching_state_18,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_19 => dqxy_phase_voltage_per_switching_state_19,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_20 => dqxy_phase_voltage_per_switching_state_20,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_21 => dqxy_phase_voltage_per_switching_state_21,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_22 => dqxy_phase_voltage_per_switching_state_22,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_23 => dqxy_phase_voltage_per_switching_state_23,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_24 => dqxy_phase_voltage_per_switching_state_24,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_25 => dqxy_phase_voltage_per_switching_state_25,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_26 => dqxy_phase_voltage_per_switching_state_26,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_27 => dqxy_phase_voltage_per_switching_state_27,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_28 => dqxy_phase_voltage_per_switching_state_28,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_29 => dqxy_phase_voltage_per_switching_state_29,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_30 => dqxy_phase_voltage_per_switching_state_30,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_31 => dqxy_phase_voltage_per_switching_state_31,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_32 => dqxy_phase_voltage_per_switching_state_32,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_33 => dqxy_phase_voltage_per_switching_state_33,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_34 => dqxy_phase_voltage_per_switching_state_34,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_35 => dqxy_phase_voltage_per_switching_state_35,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_36 => dqxy_phase_voltage_per_switching_state_36,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_37 => dqxy_phase_voltage_per_switching_state_37,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_38 => dqxy_phase_voltage_per_switching_state_38,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_39 => dqxy_phase_voltage_per_switching_state_39,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_40 => dqxy_phase_voltage_per_switching_state_40,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_41 => dqxy_phase_voltage_per_switching_state_41,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_42 => dqxy_phase_voltage_per_switching_state_42,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_43 => dqxy_phase_voltage_per_switching_state_43,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_44 => dqxy_phase_voltage_per_switching_state_44,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_45 => dqxy_phase_voltage_per_switching_state_45,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_46 => dqxy_phase_voltage_per_switching_state_46,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_47 => dqxy_phase_voltage_per_switching_state_47,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_48 => dqxy_phase_voltage_per_switching_state_48,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_49 => dqxy_phase_voltage_per_switching_state_49,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_50 => dqxy_phase_voltage_per_switching_state_50,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_51 => dqxy_phase_voltage_per_switching_state_51,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_52 => dqxy_phase_voltage_per_switching_state_52,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_53 => dqxy_phase_voltage_per_switching_state_53,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_54 => dqxy_phase_voltage_per_switching_state_54,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_55 => dqxy_phase_voltage_per_switching_state_55,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_56 => dqxy_phase_voltage_per_switching_state_56,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_57 => dqxy_phase_voltage_per_switching_state_57,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_58 => dqxy_phase_voltage_per_switching_state_58,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_59 => dqxy_phase_voltage_per_switching_state_59,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_60 => dqxy_phase_voltage_per_switching_state_60,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_61 => dqxy_phase_voltage_per_switching_state_61,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_62 => dqxy_phase_voltage_per_switching_state_62,  -- sfix24_En11
              dqxy_phase_voltage_per_switching_state_63 => dqxy_phase_voltage_per_switching_state_63,  -- sfix24_En11
              ce_out => ce_out_sig,  -- ufix1
              done => done_sig,  -- ufix1
              Index => Index_sig,  -- sfix32
              J_0 => J_0_sig,  -- sfix20_En11
              J_1 => J_1_sig,  -- sfix20_En11
              J_2 => J_2_sig,  -- sfix20_En11
              J_3 => J_3_sig,  -- sfix20_En11
              J_4 => J_4_sig,  -- sfix20_En11
              J_5 => J_5_sig,  -- sfix20_En11
              J_6 => J_6_sig,  -- sfix20_En11
              J_7 => J_7_sig,  -- sfix20_En11
              J_8 => J_8_sig,  -- sfix20_En11
              J_9 => J_9_sig,  -- sfix20_En11
              J_10 => J_10_sig,  -- sfix20_En11
              J_11 => J_11_sig,  -- sfix20_En11
              J_12 => J_12_sig,  -- sfix20_En11
              J_13 => J_13_sig,  -- sfix20_En11
              J_14 => J_14_sig,  -- sfix20_En11
              J_15 => J_15_sig  -- sfix20_En11
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  done <= done_sig;

  Index <= Index_sig;

  J_0 <= J_0_sig;

  J_1 <= J_1_sig;

  J_2 <= J_2_sig;

  J_3 <= J_3_sig;

  J_4 <= J_4_sig;

  J_5 <= J_5_sig;

  J_6 <= J_6_sig;

  J_7 <= J_7_sig;

  J_8 <= J_8_sig;

  J_9 <= J_9_sig;

  J_10 <= J_10_sig;

  J_11 <= J_11_sig;

  J_12 <= J_12_sig;

  J_13 <= J_13_sig;

  J_14 <= J_14_sig;

  J_15 <= J_15_sig;

END rtl;

