{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624064634020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624064634020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 05:33:53 2021 " "Processing started: Sat Jun 19 05:33:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624064634020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064634020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Wrapper -c Wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off Wrapper -c Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064634020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624064634424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624064634424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/register18.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "../../Exp_Accelerator/register18.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../Exp_Accelerator/register.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../../Exp_Accelerator/mux2to1.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "../../Exp_Accelerator/multiplier.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/multiplier.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "../../Exp_Accelerator/exponential.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../Exp_Accelerator/Datapath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../Exp_Accelerator/Counter.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../Exp_Accelerator/Controller.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/files/university/term 4/dld lab/projects/project4/exp_accelerator/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /files/university/term 4/dld lab/projects/project4/exp_accelerator/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../Exp_Accelerator/adder.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrappercontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file wrappercontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperControler " "Found entity 1: WrapperControler" {  } { { "WrapperController.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapperdatapath.v 4 4 " "Found 4 design units, including 4 entities, in source file wrapperdatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 WrapperDataPath " "Found entity 1: WrapperDataPath" {  } { { "WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647049 ""} { "Info" "ISGN_ENTITY_NAME" "2 ShiftReg " "Found entity 2: ShiftReg" {  } { { "WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647049 ""} { "Info" "ISGN_ENTITY_NAME" "3 Register " "Found entity 3: Register" {  } { { "WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647049 ""} { "Info" "ISGN_ENTITY_NAME" "4 Shifter " "Found entity 4: Shifter" {  } { { "WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrapper " "Found entity 1: Wrapper" {  } { { "Wrapper.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624064647051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647051 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wrreq WrapperDataPath.v(13) " "Verilog HDL Implicit Net warning at WrapperDataPath.v(13): created implicit net for \"wrreq\"" {  } { { "WrapperDataPath.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064647051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Wrapper " "Elaborating entity \"Wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624064647189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WrapperDataPath WrapperDataPath:data_path " "Elaborating entity \"WrapperDataPath\" for hierarchy \"WrapperDataPath:data_path\"" {  } { { "Wrapper.v" "data_path" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064647211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftReg WrapperDataPath:data_path\|ShiftReg:shift_reg " "Elaborating entity \"ShiftReg\" for hierarchy \"WrapperDataPath:data_path\|ShiftReg:shift_reg\"" {  } { { "WrapperDataPath.v" "shift_reg" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064647219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register WrapperDataPath:data_path\|Register:register " "Elaborating entity \"Register\" for hierarchy \"WrapperDataPath:data_path\|Register:register\"" {  } { { "WrapperDataPath.v" "register" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064647232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter WrapperDataPath:data_path\|Shifter:shifter " "Elaborating entity \"Shifter\" for hierarchy \"WrapperDataPath:data_path\|Shifter:shifter\"" {  } { { "WrapperDataPath.v" "shifter" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064647239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponential WrapperDataPath:data_path\|exponential:ex " "Elaborating entity \"exponential\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\"" {  } { { "WrapperDataPath.v" "ex" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064647248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller WrapperDataPath:data_path\|exponential:ex\|controller:control " "Elaborating entity \"controller\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|controller:control\"" {  } { { "../../Exp_Accelerator/exponential.v" "control" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064647262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath WrapperDataPath:data_path\|exponential:ex\|datapath:dP " "Elaborating entity \"datapath\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\"" {  } { { "../../Exp_Accelerator/exponential.v" "dP" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064647278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register:regx\"" {  } { { "../../Exp_Accelerator/Datapath.v" "regx" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064647291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|counter:count\"" {  } { { "../../Exp_Accelerator/Datapath.v" "count" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064647303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|LUT:lut\"" {  } { { "../../Exp_Accelerator/Datapath.v" "lut" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064647313 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(4) " "Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1624064647314 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(3) " "Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624064647314 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647315 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647315 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647315 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647315 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647316 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647316 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647316 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647316 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647316 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647316 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647323 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647323 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647324 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647324 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647324 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(3)" {  } { { "../../Exp_Accelerator/LUTExp.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647325 "|Wrapper|WrapperDataPath:data_path|exponential:ex|datapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|mux2to1:mux\"" {  } { { "../../Exp_Accelerator/Datapath.v" "mux" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064647335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|multiplier:mult\"" {  } { { "../../Exp_Accelerator/Datapath.v" "mult" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064647344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|adder:add\"" {  } { { "../../Exp_Accelerator/Datapath.v" "add" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064647357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"WrapperDataPath:data_path\|exponential:ex\|datapath:dP\|register18:rres\"" {  } { { "../../Exp_Accelerator/Datapath.v" "rres" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Exp_Accelerator/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624064647366 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "controller WrapperController " "Node instance \"controller\" instantiates undefined entity \"WrapperController\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "Wrapper.v" "controller" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/Wrapper.v" 4 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624064647429 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "fifo FIFI " "Node instance \"fifo\" instantiates undefined entity \"FIFI\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "WrapperDataPath.v" "fifo" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project4/Quartus/Wrapper/WrapperDataPath.v" 13 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1624064647430 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624064647551 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jun 19 05:34:07 2021 " "Processing ended: Sat Jun 19 05:34:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624064647551 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624064647551 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624064647551 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064647551 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624064648193 ""}
