/*
 * Automatically generated by chibios_config.py
 */
#ifndef BOARD_H
#define BOARD_H

#define BOARD_TILDA_MK3
#define BOARD_NAME                  "TiLDA Mk3"

#if !defined(STM32_LSECLK)
#define STM32_LSECLK                32768U
#endif

#define STM32_LSEDRV                (3U << 3U)

#if !defined(STM32_HSECLK)
#define STM32_HSECLK                0U
#endif

#define STM32_VDD                   300U

#define STM32L475xx

#define GPIOA_X1		0U
#define GPIOA_X2		1U
#define GPIOA_X3		2U
#define GPIOA_ADC_VIN		3U
#define GPIOA_SPI1_NSS		4U
#define GPIOA_DAC_OUT		5U
#define GPIOA_SPI1_MISO		6U
#define GPIOA_SPI1_MOSI		7U
#define GPIOA_SDIO_SW		8U
#define GPIOA_FS_VUSB		9U
#define GPIOA_USB_ID		10U
#define GPIOA_USB_N		11U
#define GPIOA_USB_P		12U
#define GPIOA_SWDIO		13U
#define GPIOA_SWCLK		14U
#define GPIOA_BTN_A		15U
#define GPIOB_ADC_Y7		0U
#define GPIOB_ADC_LIGHT		1U
#define GPIOB_PIN2		2U
#define GPIOB_SPI3_SCK		3U
#define GPIOB_SPI3_MISO		4U
#define GPIOB_SPI3_MOSI		5U
#define GPIOB_USART1_TX		6U
#define GPIOB_USART1_RX		7U
#define GPIOB_I2C_SCL		8U
#define GPIOB_I2C_SDA		9U
#define GPIOB_SPI2_CLK		10U
#define GPIOB_PIN11		11U
#define GPIOB_SPI2_NSS		12U
#define GPIOB_WS2812		13U
#define GPIOB_SPI2_MISO		14U
#define GPIOB_SPI2_MOSI		15U
#define GPIOC_IMU_SCL		0U
#define GPIOC_IMU_SDA		1U
#define GPIOC_ADC_X		2U
#define GPIOC_ADC_Y		3U
#define GPIOC_USART3_TX		4U
#define GPIOC_USART3_RX		5U
#define GPIOC_CC_HIB		6U
#define GPIOC_LED_TORCH		7U
#define GPIOC_SDIO_D0		8U
#define GPIOC_SDIO_D1		9U
#define GPIOC_SDIO_D2		10U
#define GPIOC_SDIO_D3		11U
#define GPIOC_SDIO_CLK		12U
#define GPIOC_IMU_IRQ2		13U
#define GPIOC_OSC32_IN		14U
#define GPIOC_OSC32_OUT		15U
#define GPIOD_LCD2		0U
#define GPIOD_LCD3		1U
#define GPIOD_SDIO_CMD		2U
#define GPIOD_BTN_MENU		3U
#define GPIOD_LCD_RD		4U
#define GPIOD_LCD_WRX		5U
#define GPIOD_JOY_RIGHT		6U
#define GPIOD_LCD_CS		7U
#define GPIOD_JOY_UP		8U
#define GPIOD_JOY_LEFT		9U
#define GPIOD_JOY_DOWN		10U
#define GPIOD_BTN_B		11U
#define GPIOD_BUZZ		12U
#define GPIOD_CD_NRST		13U
#define GPIOD_CD0		14U
#define GPIOD_CD1		15U
#define GPIOE_JOY_CEN		0U
#define GPIOE_LED_BACKLIGHT		1U
#define GPIOE_PIN2		2U
#define GPIOE_CC_RST		3U
#define GPIOE_CC_IRQ		4U
#define GPIOE_TEAR		5U
#define GPIOE_LCD_MODE		6U
#define GPIOE_LCD4		7U
#define GPIOE_LCD5		8U
#define GPIOE_LCD6		9U
#define GPIOE_LCD7		10U
#define GPIOE_Y8		11U
#define GPIOE_LED_GREEN		12U
#define GPIOE_SPI1_SCK		13U
#define GPIOE_Y9		14U
#define GPIOE_LED_RED		15U
#define GPIOF_PIN0		0U
#define GPIOF_PIN1		1U
#define GPIOF_PIN2		2U
#define GPIOF_PIN3		3U
#define GPIOF_PIN4		4U
#define GPIOF_PIN5		5U
#define GPIOF_PIN6		6U
#define GPIOF_PIN7		7U
#define GPIOF_PIN8		8U
#define GPIOF_PIN9		9U
#define GPIOF_PIN10		10U
#define GPIOF_PIN11		11U
#define GPIOF_PIN12		12U
#define GPIOF_PIN13		13U
#define GPIOF_PIN14		14U
#define GPIOF_PIN15		15U
#define GPIOG_PIN0		0U
#define GPIOG_PIN1		1U
#define GPIOG_PIN2		2U
#define GPIOG_PIN3		3U
#define GPIOG_PIN4		4U
#define GPIOG_PIN5		5U
#define GPIOG_PIN6		6U
#define GPIOG_PIN7		7U
#define GPIOG_PIN8		8U
#define GPIOG_PIN9		9U
#define GPIOG_PIN10		10U
#define GPIOG_PIN11		11U
#define GPIOG_PIN12		12U
#define GPIOG_PIN13		13U
#define GPIOG_PIN14		14U
#define GPIOG_PIN15		15U
#define GPIOH_PIN0		0U
#define GPIOH_PIN1		1U
#define GPIOH_PIN2		2U
#define GPIOH_PIN3		3U
#define GPIOH_PIN4		4U
#define GPIOH_PIN5		5U
#define GPIOH_PIN6		6U
#define GPIOH_PIN7		7U
#define GPIOH_PIN8		8U
#define GPIOH_PIN9		9U
#define GPIOH_PIN10		10U
#define GPIOH_PIN11		11U
#define GPIOH_PIN12		12U
#define GPIOH_PIN13		13U
#define GPIOH_PIN14		14U
#define GPIOH_PIN15		15U

#define LINE_X1		PAL_LINE(GPIOA, 0U)
#define LINE_X2		PAL_LINE(GPIOA, 1U)
#define LINE_X3		PAL_LINE(GPIOA, 2U)
#define LINE_ADC_VIN		PAL_LINE(GPIOA, 3U)
#define LINE_SPI1_NSS		PAL_LINE(GPIOA, 4U)
#define LINE_DAC_OUT		PAL_LINE(GPIOA, 5U)
#define LINE_SPI1_MISO		PAL_LINE(GPIOA, 6U)
#define LINE_SPI1_MOSI		PAL_LINE(GPIOA, 7U)
#define LINE_SDIO_SW		PAL_LINE(GPIOA, 8U)
#define LINE_FS_VUSB		PAL_LINE(GPIOA, 9U)
#define LINE_USB_ID		PAL_LINE(GPIOA, 10U)
#define LINE_USB_N		PAL_LINE(GPIOA, 11U)
#define LINE_USB_P		PAL_LINE(GPIOA, 12U)
#define LINE_SWDIO		PAL_LINE(GPIOA, 13U)
#define LINE_SWCLK		PAL_LINE(GPIOA, 14U)
#define LINE_BTN_A		PAL_LINE(GPIOA, 15U)
#define LINE_ADC_Y7		PAL_LINE(GPIOB, 0U)
#define LINE_ADC_LIGHT		PAL_LINE(GPIOB, 1U)
#define LINE_SPI3_SCK		PAL_LINE(GPIOB, 3U)
#define LINE_SPI3_MISO		PAL_LINE(GPIOB, 4U)
#define LINE_SPI3_MOSI		PAL_LINE(GPIOB, 5U)
#define LINE_USART1_TX		PAL_LINE(GPIOB, 6U)
#define LINE_USART1_RX		PAL_LINE(GPIOB, 7U)
#define LINE_I2C_SCL		PAL_LINE(GPIOB, 8U)
#define LINE_I2C_SDA		PAL_LINE(GPIOB, 9U)
#define LINE_SPI2_CLK		PAL_LINE(GPIOB, 10U)
#define LINE_SPI2_NSS		PAL_LINE(GPIOB, 12U)
#define LINE_WS2812		PAL_LINE(GPIOB, 13U)
#define LINE_SPI2_MISO		PAL_LINE(GPIOB, 14U)
#define LINE_SPI2_MOSI		PAL_LINE(GPIOB, 15U)
#define LINE_IMU_SCL		PAL_LINE(GPIOC, 0U)
#define LINE_IMU_SDA		PAL_LINE(GPIOC, 1U)
#define LINE_ADC_X		PAL_LINE(GPIOC, 2U)
#define LINE_ADC_Y		PAL_LINE(GPIOC, 3U)
#define LINE_USART3_TX		PAL_LINE(GPIOC, 4U)
#define LINE_USART3_RX		PAL_LINE(GPIOC, 5U)
#define LINE_CC_HIB		PAL_LINE(GPIOC, 6U)
#define LINE_LED_TORCH		PAL_LINE(GPIOC, 7U)
#define LINE_SDIO_D0		PAL_LINE(GPIOC, 8U)
#define LINE_SDIO_D1		PAL_LINE(GPIOC, 9U)
#define LINE_SDIO_D2		PAL_LINE(GPIOC, 10U)
#define LINE_SDIO_D3		PAL_LINE(GPIOC, 11U)
#define LINE_SDIO_CLK		PAL_LINE(GPIOC, 12U)
#define LINE_IMU_IRQ2		PAL_LINE(GPIOC, 13U)
#define LINE_OSC32_IN		PAL_LINE(GPIOC, 14U)
#define LINE_OSC32_OUT		PAL_LINE(GPIOC, 15U)
#define LINE_LCD2		PAL_LINE(GPIOD, 0U)
#define LINE_LCD3		PAL_LINE(GPIOD, 1U)
#define LINE_SDIO_CMD		PAL_LINE(GPIOD, 2U)
#define LINE_BTN_MENU		PAL_LINE(GPIOD, 3U)
#define LINE_LCD_RD		PAL_LINE(GPIOD, 4U)
#define LINE_LCD_WRX		PAL_LINE(GPIOD, 5U)
#define LINE_JOY_RIGHT		PAL_LINE(GPIOD, 6U)
#define LINE_LCD_CS		PAL_LINE(GPIOD, 7U)
#define LINE_JOY_UP		PAL_LINE(GPIOD, 8U)
#define LINE_JOY_LEFT		PAL_LINE(GPIOD, 9U)
#define LINE_JOY_DOWN		PAL_LINE(GPIOD, 10U)
#define LINE_BTN_B		PAL_LINE(GPIOD, 11U)
#define LINE_BUZZ		PAL_LINE(GPIOD, 12U)
#define LINE_CD_NRST		PAL_LINE(GPIOD, 13U)
#define LINE_CD0		PAL_LINE(GPIOD, 14U)
#define LINE_CD1		PAL_LINE(GPIOD, 15U)
#define LINE_JOY_CEN		PAL_LINE(GPIOE, 0U)
#define LINE_LED_BACKLIGHT		PAL_LINE(GPIOE, 1U)
#define LINE_CC_RST		PAL_LINE(GPIOE, 3U)
#define LINE_CC_IRQ		PAL_LINE(GPIOE, 4U)
#define LINE_TEAR		PAL_LINE(GPIOE, 5U)
#define LINE_LCD_MODE		PAL_LINE(GPIOE, 6U)
#define LINE_LCD4		PAL_LINE(GPIOE, 7U)
#define LINE_LCD5		PAL_LINE(GPIOE, 8U)
#define LINE_LCD6		PAL_LINE(GPIOE, 9U)
#define LINE_LCD7		PAL_LINE(GPIOE, 10U)
#define LINE_Y8		PAL_LINE(GPIOE, 11U)
#define LINE_LED_GREEN		PAL_LINE(GPIOE, 12U)
#define LINE_SPI1_SCK		PAL_LINE(GPIOE, 13U)
#define LINE_Y9		PAL_LINE(GPIOE, 14U)
#define LINE_LED_RED		PAL_LINE(GPIOE, 15U)

#define PIN_MODE_INPUT(n)           (0U << ((n) * 2U))
#define PIN_MODE_OUTPUT(n)          (1U << ((n) * 2U))
#define PIN_MODE_ALTERNATE(n)       (2U << ((n) * 2U))
#define PIN_MODE_ANALOG(n)          (3U << ((n) * 2U))
#define PIN_ODR_LOW(n)              (0U << (n))
#define PIN_ODR_HIGH(n)             (1U << (n))
#define PIN_OTYPE_PUSHPULL(n)       (0U << (n))
#define PIN_OTYPE_OPENDRAIN(n)      (1U << (n))
#define PIN_OSPEED_VERYLOW(n)       (0U << ((n) * 2U))
#define PIN_OSPEED_LOW(n)           (1U << ((n) * 2U))
#define PIN_OSPEED_MEDIUM(n)        (2U << ((n) * 2U))
#define PIN_OSPEED_HIGH(n)          (3U << ((n) * 2U))
#define PIN_PUPDR_FLOATING(n)       (0U << ((n) * 2U))
#define PIN_PUPDR_PULLUP(n)         (1U << ((n) * 2U))
#define PIN_PUPDR_PULLDOWN(n)       (2U << ((n) * 2U))
#define PIN_AFIO_AF(n, v)           ((v) << (((n) % 8U) * 4U))
#define PIN_ASCR_DISABLED(n)        (0U << (n))
#define PIN_ASCR_ENABLED(n)         (1U << (n))
#define PIN_LOCKR_DISABLED(n)       (0U << (n))
#define PIN_LOCKR_ENABLED(n)        (1U << (n))

#define VAL_GPIOA_MODER		(PIN_MODE_INPUT(GPIOA_X1) | \
				PIN_MODE_INPUT(GPIOA_X2) | \
				PIN_MODE_INPUT(GPIOA_X3) | \
				PIN_MODE_INPUT(GPIOA_ADC_VIN) | \
				PIN_MODE_ALTERNATE(GPIOA_SPI1_NSS) | \
				PIN_MODE_OUTPUT(GPIOA_DAC_OUT) | \
				PIN_MODE_ALTERNATE(GPIOA_SPI1_MISO) | \
				PIN_MODE_ALTERNATE(GPIOA_SPI1_MOSI) | \
				PIN_MODE_INPUT(GPIOA_SDIO_SW) | \
				PIN_MODE_ALTERNATE(GPIOA_FS_VUSB) | \
				PIN_MODE_ALTERNATE(GPIOA_USB_ID) | \
				PIN_MODE_ALTERNATE(GPIOA_USB_N) | \
				PIN_MODE_ALTERNATE(GPIOA_USB_P) | \
				PIN_MODE_ALTERNATE(GPIOA_SWDIO) | \
				PIN_MODE_ALTERNATE(GPIOA_SWCLK) | \
				PIN_MODE_INPUT(GPIOA_BTN_A))

#define VAL_GPIOA_ODR		(PIN_ODR_LOW(GPIOA_X1) | \
				PIN_ODR_LOW(GPIOA_X2) | \
				PIN_ODR_LOW(GPIOA_X3) | \
				PIN_ODR_LOW(GPIOA_ADC_VIN) | \
				PIN_ODR_LOW(GPIOA_SPI1_NSS) | \
				PIN_ODR_LOW(GPIOA_DAC_OUT) | \
				PIN_ODR_LOW(GPIOA_SPI1_MISO) | \
				PIN_ODR_LOW(GPIOA_SPI1_MOSI) | \
				PIN_ODR_LOW(GPIOA_SDIO_SW) | \
				PIN_ODR_LOW(GPIOA_FS_VUSB) | \
				PIN_ODR_LOW(GPIOA_USB_ID) | \
				PIN_ODR_LOW(GPIOA_USB_N) | \
				PIN_ODR_LOW(GPIOA_USB_P) | \
				PIN_ODR_LOW(GPIOA_SWDIO) | \
				PIN_ODR_LOW(GPIOA_SWCLK) | \
				PIN_ODR_LOW(GPIOA_BTN_A))

#define VAL_GPIOA_OTYPER		(PIN_OTYPE_PUSHPULL(GPIOA_X1) | \
				PIN_OTYPE_PUSHPULL(GPIOA_X2) | \
				PIN_OTYPE_PUSHPULL(GPIOA_X3) | \
				PIN_OTYPE_PUSHPULL(GPIOA_ADC_VIN) | \
				PIN_OTYPE_PUSHPULL(GPIOA_SPI1_NSS) | \
				PIN_OTYPE_PUSHPULL(GPIOA_DAC_OUT) | \
				PIN_OTYPE_PUSHPULL(GPIOA_SPI1_MISO) | \
				PIN_OTYPE_PUSHPULL(GPIOA_SPI1_MOSI) | \
				PIN_OTYPE_PUSHPULL(GPIOA_SDIO_SW) | \
				PIN_OTYPE_PUSHPULL(GPIOA_FS_VUSB) | \
				PIN_OTYPE_PUSHPULL(GPIOA_USB_ID) | \
				PIN_OTYPE_PUSHPULL(GPIOA_USB_N) | \
				PIN_OTYPE_PUSHPULL(GPIOA_USB_P) | \
				PIN_OTYPE_PUSHPULL(GPIOA_SWDIO) | \
				PIN_OTYPE_PUSHPULL(GPIOA_SWCLK) | \
				PIN_OTYPE_PUSHPULL(GPIOA_BTN_A))

#define VAL_GPIOA_OSPEEDR		(PIN_OSPEED_HIGH(GPIOA_X1) | \
				PIN_OSPEED_HIGH(GPIOA_X2) | \
				PIN_OSPEED_HIGH(GPIOA_X3) | \
				PIN_OSPEED_HIGH(GPIOA_ADC_VIN) | \
				PIN_OSPEED_HIGH(GPIOA_SPI1_NSS) | \
				PIN_OSPEED_HIGH(GPIOA_DAC_OUT) | \
				PIN_OSPEED_HIGH(GPIOA_SPI1_MISO) | \
				PIN_OSPEED_HIGH(GPIOA_SPI1_MOSI) | \
				PIN_OSPEED_HIGH(GPIOA_SDIO_SW) | \
				PIN_OSPEED_HIGH(GPIOA_FS_VUSB) | \
				PIN_OSPEED_HIGH(GPIOA_USB_ID) | \
				PIN_OSPEED_HIGH(GPIOA_USB_N) | \
				PIN_OSPEED_HIGH(GPIOA_USB_P) | \
				PIN_OSPEED_HIGH(GPIOA_SWDIO) | \
				PIN_OSPEED_HIGH(GPIOA_SWCLK) | \
				PIN_OSPEED_HIGH(GPIOA_BTN_A))

#define VAL_GPIOA_PUPDR		(PIN_PUPDR_FLOATING(GPIOA_X1) | \
				PIN_PUPDR_FLOATING(GPIOA_X2) | \
				PIN_PUPDR_FLOATING(GPIOA_X3) | \
				PIN_PUPDR_FLOATING(GPIOA_ADC_VIN) | \
				PIN_PUPDR_FLOATING(GPIOA_SPI1_NSS) | \
				PIN_PUPDR_FLOATING(GPIOA_DAC_OUT) | \
				PIN_PUPDR_FLOATING(GPIOA_SPI1_MISO) | \
				PIN_PUPDR_FLOATING(GPIOA_SPI1_MOSI) | \
				PIN_PUPDR_FLOATING(GPIOA_SDIO_SW) | \
				PIN_PUPDR_FLOATING(GPIOA_FS_VUSB) | \
				PIN_PUPDR_FLOATING(GPIOA_USB_ID) | \
				PIN_PUPDR_FLOATING(GPIOA_USB_N) | \
				PIN_PUPDR_FLOATING(GPIOA_USB_P) | \
				PIN_PUPDR_FLOATING(GPIOA_SWDIO) | \
				PIN_PUPDR_FLOATING(GPIOA_SWCLK) | \
				PIN_PUPDR_FLOATING(GPIOA_BTN_A))

#define VAL_GPIOA_AFRL		(PIN_AFIO_AF(GPIOA_SPI1_NSS, 4U) | \
				PIN_AFIO_AF(GPIOA_SPI1_MISO, 4U) | \
				PIN_AFIO_AF(GPIOA_SPI1_MOSI, 4U))
#define VAL_GPIOA_AFRH		(PIN_AFIO_AF(GPIOA_FS_VUSB, 10U) | \
				PIN_AFIO_AF(GPIOA_USB_ID, 10U) | \
				PIN_AFIO_AF(GPIOA_USB_N, 10U) | \
				PIN_AFIO_AF(GPIOA_USB_P, 10U) | \
				PIN_AFIO_AF(GPIOA_SWDIO, 0U) | \
				PIN_AFIO_AF(GPIOA_SWCLK, 0U))

#define VAL_GPIOA_ASCR		(PIN_ASCR_DISABLED(GPIOA_X1) | \
				PIN_ASCR_DISABLED(GPIOA_X2) | \
				PIN_ASCR_DISABLED(GPIOA_X3) | \
				PIN_ASCR_DISABLED(GPIOA_ADC_VIN) | \
				PIN_ASCR_DISABLED(GPIOA_SPI1_NSS) | \
				PIN_ASCR_DISABLED(GPIOA_DAC_OUT) | \
				PIN_ASCR_DISABLED(GPIOA_SPI1_MISO) | \
				PIN_ASCR_DISABLED(GPIOA_SPI1_MOSI) | \
				PIN_ASCR_DISABLED(GPIOA_SDIO_SW) | \
				PIN_ASCR_DISABLED(GPIOA_FS_VUSB) | \
				PIN_ASCR_DISABLED(GPIOA_USB_ID) | \
				PIN_ASCR_DISABLED(GPIOA_USB_N) | \
				PIN_ASCR_DISABLED(GPIOA_USB_P) | \
				PIN_ASCR_DISABLED(GPIOA_SWDIO) | \
				PIN_ASCR_DISABLED(GPIOA_SWCLK) | \
				PIN_ASCR_DISABLED(GPIOA_BTN_A))

#define VAL_GPIOA_LOCKR		(PIN_LOCKR_DISABLED(GPIOA_X1) | \
				PIN_LOCKR_DISABLED(GPIOA_X2) | \
				PIN_LOCKR_DISABLED(GPIOA_X3) | \
				PIN_LOCKR_DISABLED(GPIOA_ADC_VIN) | \
				PIN_LOCKR_DISABLED(GPIOA_SPI1_NSS) | \
				PIN_LOCKR_DISABLED(GPIOA_DAC_OUT) | \
				PIN_LOCKR_DISABLED(GPIOA_SPI1_MISO) | \
				PIN_LOCKR_DISABLED(GPIOA_SPI1_MOSI) | \
				PIN_LOCKR_DISABLED(GPIOA_SDIO_SW) | \
				PIN_LOCKR_DISABLED(GPIOA_FS_VUSB) | \
				PIN_LOCKR_DISABLED(GPIOA_USB_ID) | \
				PIN_LOCKR_DISABLED(GPIOA_USB_N) | \
				PIN_LOCKR_DISABLED(GPIOA_USB_P) | \
				PIN_LOCKR_DISABLED(GPIOA_SWDIO) | \
				PIN_LOCKR_DISABLED(GPIOA_SWCLK) | \
				PIN_LOCKR_DISABLED(GPIOA_BTN_A))


#define VAL_GPIOB_MODER		(PIN_MODE_INPUT(GPIOB_ADC_Y7) | \
				PIN_MODE_INPUT(GPIOB_ADC_LIGHT) | \
				PIN_MODE_INPUT(GPIOB_PIN2) | \
				PIN_MODE_ALTERNATE(GPIOB_SPI3_SCK) | \
				PIN_MODE_ALTERNATE(GPIOB_SPI3_MISO) | \
				PIN_MODE_ALTERNATE(GPIOB_SPI3_MOSI) | \
				PIN_MODE_ALTERNATE(GPIOB_USART1_TX) | \
				PIN_MODE_ALTERNATE(GPIOB_USART1_RX) | \
				PIN_MODE_ALTERNATE(GPIOB_I2C_SCL) | \
				PIN_MODE_ALTERNATE(GPIOB_I2C_SDA) | \
				PIN_MODE_ALTERNATE(GPIOB_SPI2_CLK) | \
				PIN_MODE_INPUT(GPIOB_PIN11) | \
				PIN_MODE_ALTERNATE(GPIOB_SPI2_NSS) | \
				PIN_MODE_OUTPUT(GPIOB_WS2812) | \
				PIN_MODE_ALTERNATE(GPIOB_SPI2_MISO) | \
				PIN_MODE_ALTERNATE(GPIOB_SPI2_MOSI))

#define VAL_GPIOB_ODR		(PIN_ODR_LOW(GPIOB_ADC_Y7) | \
				PIN_ODR_LOW(GPIOB_ADC_LIGHT) | \
				PIN_ODR_LOW(GPIOB_PIN2) | \
				PIN_ODR_LOW(GPIOB_SPI3_SCK) | \
				PIN_ODR_LOW(GPIOB_SPI3_MISO) | \
				PIN_ODR_LOW(GPIOB_SPI3_MOSI) | \
				PIN_ODR_LOW(GPIOB_USART1_TX) | \
				PIN_ODR_LOW(GPIOB_USART1_RX) | \
				PIN_ODR_LOW(GPIOB_I2C_SCL) | \
				PIN_ODR_LOW(GPIOB_I2C_SDA) | \
				PIN_ODR_LOW(GPIOB_SPI2_CLK) | \
				PIN_ODR_LOW(GPIOB_PIN11) | \
				PIN_ODR_LOW(GPIOB_SPI2_NSS) | \
				PIN_ODR_LOW(GPIOB_WS2812) | \
				PIN_ODR_LOW(GPIOB_SPI2_MISO) | \
				PIN_ODR_LOW(GPIOB_SPI2_MOSI))

#define VAL_GPIOB_OTYPER		(PIN_OTYPE_PUSHPULL(GPIOB_ADC_Y7) | \
				PIN_OTYPE_PUSHPULL(GPIOB_ADC_LIGHT) | \
				PIN_OTYPE_PUSHPULL(GPIOB_PIN2) | \
				PIN_OTYPE_PUSHPULL(GPIOB_SPI3_SCK) | \
				PIN_OTYPE_PUSHPULL(GPIOB_SPI3_MISO) | \
				PIN_OTYPE_PUSHPULL(GPIOB_SPI3_MOSI) | \
				PIN_OTYPE_PUSHPULL(GPIOB_USART1_TX) | \
				PIN_OTYPE_PUSHPULL(GPIOB_USART1_RX) | \
				PIN_OTYPE_PUSHPULL(GPIOB_I2C_SCL) | \
				PIN_OTYPE_PUSHPULL(GPIOB_I2C_SDA) | \
				PIN_OTYPE_PUSHPULL(GPIOB_SPI2_CLK) | \
				PIN_OTYPE_PUSHPULL(GPIOB_PIN11) | \
				PIN_OTYPE_PUSHPULL(GPIOB_SPI2_NSS) | \
				PIN_OTYPE_PUSHPULL(GPIOB_WS2812) | \
				PIN_OTYPE_PUSHPULL(GPIOB_SPI2_MISO) | \
				PIN_OTYPE_PUSHPULL(GPIOB_SPI2_MOSI))

#define VAL_GPIOB_OSPEEDR		(PIN_OSPEED_HIGH(GPIOB_ADC_Y7) | \
				PIN_OSPEED_HIGH(GPIOB_ADC_LIGHT) | \
				PIN_OSPEED_HIGH(GPIOB_PIN2) | \
				PIN_OSPEED_HIGH(GPIOB_SPI3_SCK) | \
				PIN_OSPEED_HIGH(GPIOB_SPI3_MISO) | \
				PIN_OSPEED_HIGH(GPIOB_SPI3_MOSI) | \
				PIN_OSPEED_HIGH(GPIOB_USART1_TX) | \
				PIN_OSPEED_HIGH(GPIOB_USART1_RX) | \
				PIN_OSPEED_HIGH(GPIOB_I2C_SCL) | \
				PIN_OSPEED_HIGH(GPIOB_I2C_SDA) | \
				PIN_OSPEED_HIGH(GPIOB_SPI2_CLK) | \
				PIN_OSPEED_HIGH(GPIOB_PIN11) | \
				PIN_OSPEED_HIGH(GPIOB_SPI2_NSS) | \
				PIN_OSPEED_HIGH(GPIOB_WS2812) | \
				PIN_OSPEED_HIGH(GPIOB_SPI2_MISO) | \
				PIN_OSPEED_HIGH(GPIOB_SPI2_MOSI))

#define VAL_GPIOB_PUPDR		(PIN_PUPDR_FLOATING(GPIOB_ADC_Y7) | \
				PIN_PUPDR_FLOATING(GPIOB_ADC_LIGHT) | \
				PIN_PUPDR_FLOATING(GPIOB_PIN2) | \
				PIN_PUPDR_FLOATING(GPIOB_SPI3_SCK) | \
				PIN_PUPDR_FLOATING(GPIOB_SPI3_MISO) | \
				PIN_PUPDR_FLOATING(GPIOB_SPI3_MOSI) | \
				PIN_PUPDR_FLOATING(GPIOB_USART1_TX) | \
				PIN_PUPDR_FLOATING(GPIOB_USART1_RX) | \
				PIN_PUPDR_FLOATING(GPIOB_I2C_SCL) | \
				PIN_PUPDR_FLOATING(GPIOB_I2C_SDA) | \
				PIN_PUPDR_FLOATING(GPIOB_SPI2_CLK) | \
				PIN_PUPDR_FLOATING(GPIOB_PIN11) | \
				PIN_PUPDR_FLOATING(GPIOB_SPI2_NSS) | \
				PIN_PUPDR_FLOATING(GPIOB_WS2812) | \
				PIN_PUPDR_FLOATING(GPIOB_SPI2_MISO) | \
				PIN_PUPDR_FLOATING(GPIOB_SPI2_MOSI))

#define VAL_GPIOB_AFRL		(PIN_AFIO_AF(GPIOB_SPI3_SCK, 4U) | \
				PIN_AFIO_AF(GPIOB_SPI3_MISO, 4U) | \
				PIN_AFIO_AF(GPIOB_SPI3_MOSI, 4U))
#define VAL_GPIOB_AFRH		(PIN_AFIO_AF(GPIOB_SPI2_CLK, 4U) | \
				PIN_AFIO_AF(GPIOB_SPI2_NSS, 4U) | \
				PIN_AFIO_AF(GPIOB_SPI2_MISO, 4U) | \
				PIN_AFIO_AF(GPIOB_SPI2_MOSI, 4U))

#define VAL_GPIOB_ASCR		(PIN_ASCR_DISABLED(GPIOB_ADC_Y7) | \
				PIN_ASCR_DISABLED(GPIOB_ADC_LIGHT) | \
				PIN_ASCR_DISABLED(GPIOB_PIN2) | \
				PIN_ASCR_DISABLED(GPIOB_SPI3_SCK) | \
				PIN_ASCR_DISABLED(GPIOB_SPI3_MISO) | \
				PIN_ASCR_DISABLED(GPIOB_SPI3_MOSI) | \
				PIN_ASCR_DISABLED(GPIOB_USART1_TX) | \
				PIN_ASCR_DISABLED(GPIOB_USART1_RX) | \
				PIN_ASCR_DISABLED(GPIOB_I2C_SCL) | \
				PIN_ASCR_DISABLED(GPIOB_I2C_SDA) | \
				PIN_ASCR_DISABLED(GPIOB_SPI2_CLK) | \
				PIN_ASCR_DISABLED(GPIOB_PIN11) | \
				PIN_ASCR_DISABLED(GPIOB_SPI2_NSS) | \
				PIN_ASCR_DISABLED(GPIOB_WS2812) | \
				PIN_ASCR_DISABLED(GPIOB_SPI2_MISO) | \
				PIN_ASCR_DISABLED(GPIOB_SPI2_MOSI))

#define VAL_GPIOB_LOCKR		(PIN_LOCKR_DISABLED(GPIOB_ADC_Y7) | \
				PIN_LOCKR_DISABLED(GPIOB_ADC_LIGHT) | \
				PIN_LOCKR_DISABLED(GPIOB_PIN2) | \
				PIN_LOCKR_DISABLED(GPIOB_SPI3_SCK) | \
				PIN_LOCKR_DISABLED(GPIOB_SPI3_MISO) | \
				PIN_LOCKR_DISABLED(GPIOB_SPI3_MOSI) | \
				PIN_LOCKR_DISABLED(GPIOB_USART1_TX) | \
				PIN_LOCKR_DISABLED(GPIOB_USART1_RX) | \
				PIN_LOCKR_DISABLED(GPIOB_I2C_SCL) | \
				PIN_LOCKR_DISABLED(GPIOB_I2C_SDA) | \
				PIN_LOCKR_DISABLED(GPIOB_SPI2_CLK) | \
				PIN_LOCKR_DISABLED(GPIOB_PIN11) | \
				PIN_LOCKR_DISABLED(GPIOB_SPI2_NSS) | \
				PIN_LOCKR_DISABLED(GPIOB_WS2812) | \
				PIN_LOCKR_DISABLED(GPIOB_SPI2_MISO) | \
				PIN_LOCKR_DISABLED(GPIOB_SPI2_MOSI))


#define VAL_GPIOC_MODER		(PIN_MODE_ALTERNATE(GPIOC_IMU_SCL) | \
				PIN_MODE_ALTERNATE(GPIOC_IMU_SDA) | \
				PIN_MODE_INPUT(GPIOC_ADC_X) | \
				PIN_MODE_INPUT(GPIOC_ADC_Y) | \
				PIN_MODE_ALTERNATE(GPIOC_USART3_TX) | \
				PIN_MODE_ALTERNATE(GPIOC_USART3_RX) | \
				PIN_MODE_ALTERNATE(GPIOC_CC_HIB) | \
				PIN_MODE_OUTPUT(GPIOC_LED_TORCH) | \
				PIN_MODE_ALTERNATE(GPIOC_SDIO_D0) | \
				PIN_MODE_ALTERNATE(GPIOC_SDIO_D1) | \
				PIN_MODE_ALTERNATE(GPIOC_SDIO_D2) | \
				PIN_MODE_ALTERNATE(GPIOC_SDIO_D3) | \
				PIN_MODE_ALTERNATE(GPIOC_SDIO_CLK) | \
				PIN_MODE_INPUT(GPIOC_IMU_IRQ2) | \
				PIN_MODE_INPUT(GPIOC_OSC32_IN) | \
				PIN_MODE_INPUT(GPIOC_OSC32_OUT))

#define VAL_GPIOC_ODR		(PIN_ODR_LOW(GPIOC_IMU_SCL) | \
				PIN_ODR_LOW(GPIOC_IMU_SDA) | \
				PIN_ODR_LOW(GPIOC_ADC_X) | \
				PIN_ODR_LOW(GPIOC_ADC_Y) | \
				PIN_ODR_LOW(GPIOC_USART3_TX) | \
				PIN_ODR_LOW(GPIOC_USART3_RX) | \
				PIN_ODR_LOW(GPIOC_CC_HIB) | \
				PIN_ODR_LOW(GPIOC_LED_TORCH) | \
				PIN_ODR_LOW(GPIOC_SDIO_D0) | \
				PIN_ODR_LOW(GPIOC_SDIO_D1) | \
				PIN_ODR_LOW(GPIOC_SDIO_D2) | \
				PIN_ODR_LOW(GPIOC_SDIO_D3) | \
				PIN_ODR_LOW(GPIOC_SDIO_CLK) | \
				PIN_ODR_LOW(GPIOC_IMU_IRQ2) | \
				PIN_ODR_LOW(GPIOC_OSC32_IN) | \
				PIN_ODR_LOW(GPIOC_OSC32_OUT))

#define VAL_GPIOC_OTYPER		(PIN_OTYPE_PUSHPULL(GPIOC_IMU_SCL) | \
				PIN_OTYPE_PUSHPULL(GPIOC_IMU_SDA) | \
				PIN_OTYPE_PUSHPULL(GPIOC_ADC_X) | \
				PIN_OTYPE_PUSHPULL(GPIOC_ADC_Y) | \
				PIN_OTYPE_PUSHPULL(GPIOC_USART3_TX) | \
				PIN_OTYPE_PUSHPULL(GPIOC_USART3_RX) | \
				PIN_OTYPE_PUSHPULL(GPIOC_CC_HIB) | \
				PIN_OTYPE_PUSHPULL(GPIOC_LED_TORCH) | \
				PIN_OTYPE_PUSHPULL(GPIOC_SDIO_D0) | \
				PIN_OTYPE_PUSHPULL(GPIOC_SDIO_D1) | \
				PIN_OTYPE_PUSHPULL(GPIOC_SDIO_D2) | \
				PIN_OTYPE_PUSHPULL(GPIOC_SDIO_D3) | \
				PIN_OTYPE_PUSHPULL(GPIOC_SDIO_CLK) | \
				PIN_OTYPE_PUSHPULL(GPIOC_IMU_IRQ2) | \
				PIN_OTYPE_PUSHPULL(GPIOC_OSC32_IN) | \
				PIN_OTYPE_PUSHPULL(GPIOC_OSC32_OUT))

#define VAL_GPIOC_OSPEEDR		(PIN_OSPEED_HIGH(GPIOC_IMU_SCL) | \
				PIN_OSPEED_HIGH(GPIOC_IMU_SDA) | \
				PIN_OSPEED_HIGH(GPIOC_ADC_X) | \
				PIN_OSPEED_HIGH(GPIOC_ADC_Y) | \
				PIN_OSPEED_HIGH(GPIOC_USART3_TX) | \
				PIN_OSPEED_HIGH(GPIOC_USART3_RX) | \
				PIN_OSPEED_HIGH(GPIOC_CC_HIB) | \
				PIN_OSPEED_HIGH(GPIOC_LED_TORCH) | \
				PIN_OSPEED_HIGH(GPIOC_SDIO_D0) | \
				PIN_OSPEED_HIGH(GPIOC_SDIO_D1) | \
				PIN_OSPEED_HIGH(GPIOC_SDIO_D2) | \
				PIN_OSPEED_HIGH(GPIOC_SDIO_D3) | \
				PIN_OSPEED_HIGH(GPIOC_SDIO_CLK) | \
				PIN_OSPEED_HIGH(GPIOC_IMU_IRQ2) | \
				PIN_OSPEED_HIGH(GPIOC_OSC32_IN) | \
				PIN_OSPEED_HIGH(GPIOC_OSC32_OUT))

#define VAL_GPIOC_PUPDR		(PIN_PUPDR_FLOATING(GPIOC_IMU_SCL) | \
				PIN_PUPDR_FLOATING(GPIOC_IMU_SDA) | \
				PIN_PUPDR_FLOATING(GPIOC_ADC_X) | \
				PIN_PUPDR_FLOATING(GPIOC_ADC_Y) | \
				PIN_PUPDR_FLOATING(GPIOC_USART3_TX) | \
				PIN_PUPDR_FLOATING(GPIOC_USART3_RX) | \
				PIN_PUPDR_FLOATING(GPIOC_CC_HIB) | \
				PIN_PUPDR_FLOATING(GPIOC_LED_TORCH) | \
				PIN_PUPDR_FLOATING(GPIOC_SDIO_D0) | \
				PIN_PUPDR_FLOATING(GPIOC_SDIO_D1) | \
				PIN_PUPDR_FLOATING(GPIOC_SDIO_D2) | \
				PIN_PUPDR_FLOATING(GPIOC_SDIO_D3) | \
				PIN_PUPDR_FLOATING(GPIOC_SDIO_CLK) | \
				PIN_PUPDR_FLOATING(GPIOC_IMU_IRQ2) | \
				PIN_PUPDR_FLOATING(GPIOC_OSC32_IN) | \
				PIN_PUPDR_FLOATING(GPIOC_OSC32_OUT))

#define VAL_GPIOC_AFRL		(0)
#define VAL_GPIOC_AFRH		(0)

#define VAL_GPIOC_ASCR		(PIN_ASCR_DISABLED(GPIOC_IMU_SCL) | \
				PIN_ASCR_DISABLED(GPIOC_IMU_SDA) | \
				PIN_ASCR_DISABLED(GPIOC_ADC_X) | \
				PIN_ASCR_DISABLED(GPIOC_ADC_Y) | \
				PIN_ASCR_DISABLED(GPIOC_USART3_TX) | \
				PIN_ASCR_DISABLED(GPIOC_USART3_RX) | \
				PIN_ASCR_DISABLED(GPIOC_CC_HIB) | \
				PIN_ASCR_DISABLED(GPIOC_LED_TORCH) | \
				PIN_ASCR_DISABLED(GPIOC_SDIO_D0) | \
				PIN_ASCR_DISABLED(GPIOC_SDIO_D1) | \
				PIN_ASCR_DISABLED(GPIOC_SDIO_D2) | \
				PIN_ASCR_DISABLED(GPIOC_SDIO_D3) | \
				PIN_ASCR_DISABLED(GPIOC_SDIO_CLK) | \
				PIN_ASCR_DISABLED(GPIOC_IMU_IRQ2) | \
				PIN_ASCR_DISABLED(GPIOC_OSC32_IN) | \
				PIN_ASCR_DISABLED(GPIOC_OSC32_OUT))

#define VAL_GPIOC_LOCKR		(PIN_LOCKR_DISABLED(GPIOC_IMU_SCL) | \
				PIN_LOCKR_DISABLED(GPIOC_IMU_SDA) | \
				PIN_LOCKR_DISABLED(GPIOC_ADC_X) | \
				PIN_LOCKR_DISABLED(GPIOC_ADC_Y) | \
				PIN_LOCKR_DISABLED(GPIOC_USART3_TX) | \
				PIN_LOCKR_DISABLED(GPIOC_USART3_RX) | \
				PIN_LOCKR_DISABLED(GPIOC_CC_HIB) | \
				PIN_LOCKR_DISABLED(GPIOC_LED_TORCH) | \
				PIN_LOCKR_DISABLED(GPIOC_SDIO_D0) | \
				PIN_LOCKR_DISABLED(GPIOC_SDIO_D1) | \
				PIN_LOCKR_DISABLED(GPIOC_SDIO_D2) | \
				PIN_LOCKR_DISABLED(GPIOC_SDIO_D3) | \
				PIN_LOCKR_DISABLED(GPIOC_SDIO_CLK) | \
				PIN_LOCKR_DISABLED(GPIOC_IMU_IRQ2) | \
				PIN_LOCKR_DISABLED(GPIOC_OSC32_IN) | \
				PIN_LOCKR_DISABLED(GPIOC_OSC32_OUT))


#define VAL_GPIOD_MODER		(PIN_MODE_ALTERNATE(GPIOD_LCD2) | \
				PIN_MODE_ALTERNATE(GPIOD_LCD3) | \
				PIN_MODE_ALTERNATE(GPIOD_SDIO_CMD) | \
				PIN_MODE_INPUT(GPIOD_BTN_MENU) | \
				PIN_MODE_ALTERNATE(GPIOD_LCD_RD) | \
				PIN_MODE_ALTERNATE(GPIOD_LCD_WRX) | \
				PIN_MODE_INPUT(GPIOD_JOY_RIGHT) | \
				PIN_MODE_ALTERNATE(GPIOD_LCD_CS) | \
				PIN_MODE_INPUT(GPIOD_JOY_UP) | \
				PIN_MODE_INPUT(GPIOD_JOY_LEFT) | \
				PIN_MODE_INPUT(GPIOD_JOY_DOWN) | \
				PIN_MODE_INPUT(GPIOD_BTN_B) | \
				PIN_MODE_OUTPUT(GPIOD_BUZZ) | \
				PIN_MODE_OUTPUT(GPIOD_CD_NRST) | \
				PIN_MODE_ALTERNATE(GPIOD_CD0) | \
				PIN_MODE_ALTERNATE(GPIOD_CD1))

#define VAL_GPIOD_ODR		(PIN_ODR_LOW(GPIOD_LCD2) | \
				PIN_ODR_LOW(GPIOD_LCD3) | \
				PIN_ODR_LOW(GPIOD_SDIO_CMD) | \
				PIN_ODR_LOW(GPIOD_BTN_MENU) | \
				PIN_ODR_LOW(GPIOD_LCD_RD) | \
				PIN_ODR_LOW(GPIOD_LCD_WRX) | \
				PIN_ODR_LOW(GPIOD_JOY_RIGHT) | \
				PIN_ODR_LOW(GPIOD_LCD_CS) | \
				PIN_ODR_LOW(GPIOD_JOY_UP) | \
				PIN_ODR_LOW(GPIOD_JOY_LEFT) | \
				PIN_ODR_LOW(GPIOD_JOY_DOWN) | \
				PIN_ODR_LOW(GPIOD_BTN_B) | \
				PIN_ODR_LOW(GPIOD_BUZZ) | \
				PIN_ODR_LOW(GPIOD_CD_NRST) | \
				PIN_ODR_LOW(GPIOD_CD0) | \
				PIN_ODR_LOW(GPIOD_CD1))

#define VAL_GPIOD_OTYPER		(PIN_OTYPE_PUSHPULL(GPIOD_LCD2) | \
				PIN_OTYPE_PUSHPULL(GPIOD_LCD3) | \
				PIN_OTYPE_PUSHPULL(GPIOD_SDIO_CMD) | \
				PIN_OTYPE_PUSHPULL(GPIOD_BTN_MENU) | \
				PIN_OTYPE_PUSHPULL(GPIOD_LCD_RD) | \
				PIN_OTYPE_PUSHPULL(GPIOD_LCD_WRX) | \
				PIN_OTYPE_PUSHPULL(GPIOD_JOY_RIGHT) | \
				PIN_OTYPE_PUSHPULL(GPIOD_LCD_CS) | \
				PIN_OTYPE_PUSHPULL(GPIOD_JOY_UP) | \
				PIN_OTYPE_PUSHPULL(GPIOD_JOY_LEFT) | \
				PIN_OTYPE_PUSHPULL(GPIOD_JOY_DOWN) | \
				PIN_OTYPE_PUSHPULL(GPIOD_BTN_B) | \
				PIN_OTYPE_PUSHPULL(GPIOD_BUZZ) | \
				PIN_OTYPE_PUSHPULL(GPIOD_CD_NRST) | \
				PIN_OTYPE_PUSHPULL(GPIOD_CD0) | \
				PIN_OTYPE_PUSHPULL(GPIOD_CD1))

#define VAL_GPIOD_OSPEEDR		(PIN_OSPEED_HIGH(GPIOD_LCD2) | \
				PIN_OSPEED_HIGH(GPIOD_LCD3) | \
				PIN_OSPEED_HIGH(GPIOD_SDIO_CMD) | \
				PIN_OSPEED_HIGH(GPIOD_BTN_MENU) | \
				PIN_OSPEED_HIGH(GPIOD_LCD_RD) | \
				PIN_OSPEED_HIGH(GPIOD_LCD_WRX) | \
				PIN_OSPEED_HIGH(GPIOD_JOY_RIGHT) | \
				PIN_OSPEED_HIGH(GPIOD_LCD_CS) | \
				PIN_OSPEED_HIGH(GPIOD_JOY_UP) | \
				PIN_OSPEED_HIGH(GPIOD_JOY_LEFT) | \
				PIN_OSPEED_HIGH(GPIOD_JOY_DOWN) | \
				PIN_OSPEED_HIGH(GPIOD_BTN_B) | \
				PIN_OSPEED_HIGH(GPIOD_BUZZ) | \
				PIN_OSPEED_HIGH(GPIOD_CD_NRST) | \
				PIN_OSPEED_HIGH(GPIOD_CD0) | \
				PIN_OSPEED_HIGH(GPIOD_CD1))

#define VAL_GPIOD_PUPDR		(PIN_PUPDR_FLOATING(GPIOD_LCD2) | \
				PIN_PUPDR_FLOATING(GPIOD_LCD3) | \
				PIN_PUPDR_FLOATING(GPIOD_SDIO_CMD) | \
				PIN_PUPDR_FLOATING(GPIOD_BTN_MENU) | \
				PIN_PUPDR_FLOATING(GPIOD_LCD_RD) | \
				PIN_PUPDR_FLOATING(GPIOD_LCD_WRX) | \
				PIN_PUPDR_FLOATING(GPIOD_JOY_RIGHT) | \
				PIN_PUPDR_FLOATING(GPIOD_LCD_CS) | \
				PIN_PUPDR_FLOATING(GPIOD_JOY_UP) | \
				PIN_PUPDR_FLOATING(GPIOD_JOY_LEFT) | \
				PIN_PUPDR_FLOATING(GPIOD_JOY_DOWN) | \
				PIN_PUPDR_FLOATING(GPIOD_BTN_B) | \
				PIN_PUPDR_FLOATING(GPIOD_BUZZ) | \
				PIN_PUPDR_FLOATING(GPIOD_CD_NRST) | \
				PIN_PUPDR_FLOATING(GPIOD_CD0) | \
				PIN_PUPDR_FLOATING(GPIOD_CD1))

#define VAL_GPIOD_AFRL		(0)
#define VAL_GPIOD_AFRH		(0)

#define VAL_GPIOD_ASCR		(PIN_ASCR_DISABLED(GPIOD_LCD2) | \
				PIN_ASCR_DISABLED(GPIOD_LCD3) | \
				PIN_ASCR_DISABLED(GPIOD_SDIO_CMD) | \
				PIN_ASCR_DISABLED(GPIOD_BTN_MENU) | \
				PIN_ASCR_DISABLED(GPIOD_LCD_RD) | \
				PIN_ASCR_DISABLED(GPIOD_LCD_WRX) | \
				PIN_ASCR_DISABLED(GPIOD_JOY_RIGHT) | \
				PIN_ASCR_DISABLED(GPIOD_LCD_CS) | \
				PIN_ASCR_DISABLED(GPIOD_JOY_UP) | \
				PIN_ASCR_DISABLED(GPIOD_JOY_LEFT) | \
				PIN_ASCR_DISABLED(GPIOD_JOY_DOWN) | \
				PIN_ASCR_DISABLED(GPIOD_BTN_B) | \
				PIN_ASCR_DISABLED(GPIOD_BUZZ) | \
				PIN_ASCR_DISABLED(GPIOD_CD_NRST) | \
				PIN_ASCR_DISABLED(GPIOD_CD0) | \
				PIN_ASCR_DISABLED(GPIOD_CD1))

#define VAL_GPIOD_LOCKR		(PIN_LOCKR_DISABLED(GPIOD_LCD2) | \
				PIN_LOCKR_DISABLED(GPIOD_LCD3) | \
				PIN_LOCKR_DISABLED(GPIOD_SDIO_CMD) | \
				PIN_LOCKR_DISABLED(GPIOD_BTN_MENU) | \
				PIN_LOCKR_DISABLED(GPIOD_LCD_RD) | \
				PIN_LOCKR_DISABLED(GPIOD_LCD_WRX) | \
				PIN_LOCKR_DISABLED(GPIOD_JOY_RIGHT) | \
				PIN_LOCKR_DISABLED(GPIOD_LCD_CS) | \
				PIN_LOCKR_DISABLED(GPIOD_JOY_UP) | \
				PIN_LOCKR_DISABLED(GPIOD_JOY_LEFT) | \
				PIN_LOCKR_DISABLED(GPIOD_JOY_DOWN) | \
				PIN_LOCKR_DISABLED(GPIOD_BTN_B) | \
				PIN_LOCKR_DISABLED(GPIOD_BUZZ) | \
				PIN_LOCKR_DISABLED(GPIOD_CD_NRST) | \
				PIN_LOCKR_DISABLED(GPIOD_CD0) | \
				PIN_LOCKR_DISABLED(GPIOD_CD1))


#define VAL_GPIOE_MODER		(PIN_MODE_INPUT(GPIOE_JOY_CEN) | \
				PIN_MODE_OUTPUT(GPIOE_LED_BACKLIGHT) | \
				PIN_MODE_INPUT(GPIOE_PIN2) | \
				PIN_MODE_OUTPUT(GPIOE_CC_RST) | \
				PIN_MODE_INPUT(GPIOE_CC_IRQ) | \
				PIN_MODE_OUTPUT(GPIOE_TEAR) | \
				PIN_MODE_OUTPUT(GPIOE_LCD_MODE) | \
				PIN_MODE_ALTERNATE(GPIOE_LCD4) | \
				PIN_MODE_ALTERNATE(GPIOE_LCD5) | \
				PIN_MODE_ALTERNATE(GPIOE_LCD6) | \
				PIN_MODE_ALTERNATE(GPIOE_LCD7) | \
				PIN_MODE_INPUT(GPIOE_Y8) | \
				PIN_MODE_OUTPUT(GPIOE_LED_GREEN) | \
				PIN_MODE_ALTERNATE(GPIOE_SPI1_SCK) | \
				PIN_MODE_INPUT(GPIOE_Y9) | \
				PIN_MODE_OUTPUT(GPIOE_LED_RED))

#define VAL_GPIOE_ODR		(PIN_ODR_LOW(GPIOE_JOY_CEN) | \
				PIN_ODR_LOW(GPIOE_LED_BACKLIGHT) | \
				PIN_ODR_LOW(GPIOE_PIN2) | \
				PIN_ODR_LOW(GPIOE_CC_RST) | \
				PIN_ODR_LOW(GPIOE_CC_IRQ) | \
				PIN_ODR_LOW(GPIOE_TEAR) | \
				PIN_ODR_LOW(GPIOE_LCD_MODE) | \
				PIN_ODR_LOW(GPIOE_LCD4) | \
				PIN_ODR_LOW(GPIOE_LCD5) | \
				PIN_ODR_LOW(GPIOE_LCD6) | \
				PIN_ODR_LOW(GPIOE_LCD7) | \
				PIN_ODR_LOW(GPIOE_Y8) | \
				PIN_ODR_LOW(GPIOE_LED_GREEN) | \
				PIN_ODR_LOW(GPIOE_SPI1_SCK) | \
				PIN_ODR_LOW(GPIOE_Y9) | \
				PIN_ODR_LOW(GPIOE_LED_RED))

#define VAL_GPIOE_OTYPER		(PIN_OTYPE_PUSHPULL(GPIOE_JOY_CEN) | \
				PIN_OTYPE_PUSHPULL(GPIOE_LED_BACKLIGHT) | \
				PIN_OTYPE_PUSHPULL(GPIOE_PIN2) | \
				PIN_OTYPE_PUSHPULL(GPIOE_CC_RST) | \
				PIN_OTYPE_PUSHPULL(GPIOE_CC_IRQ) | \
				PIN_OTYPE_PUSHPULL(GPIOE_TEAR) | \
				PIN_OTYPE_PUSHPULL(GPIOE_LCD_MODE) | \
				PIN_OTYPE_PUSHPULL(GPIOE_LCD4) | \
				PIN_OTYPE_PUSHPULL(GPIOE_LCD5) | \
				PIN_OTYPE_PUSHPULL(GPIOE_LCD6) | \
				PIN_OTYPE_PUSHPULL(GPIOE_LCD7) | \
				PIN_OTYPE_PUSHPULL(GPIOE_Y8) | \
				PIN_OTYPE_PUSHPULL(GPIOE_LED_GREEN) | \
				PIN_OTYPE_PUSHPULL(GPIOE_SPI1_SCK) | \
				PIN_OTYPE_PUSHPULL(GPIOE_Y9) | \
				PIN_OTYPE_PUSHPULL(GPIOE_LED_RED))

#define VAL_GPIOE_OSPEEDR		(PIN_OSPEED_HIGH(GPIOE_JOY_CEN) | \
				PIN_OSPEED_HIGH(GPIOE_LED_BACKLIGHT) | \
				PIN_OSPEED_HIGH(GPIOE_PIN2) | \
				PIN_OSPEED_HIGH(GPIOE_CC_RST) | \
				PIN_OSPEED_HIGH(GPIOE_CC_IRQ) | \
				PIN_OSPEED_HIGH(GPIOE_TEAR) | \
				PIN_OSPEED_HIGH(GPIOE_LCD_MODE) | \
				PIN_OSPEED_HIGH(GPIOE_LCD4) | \
				PIN_OSPEED_HIGH(GPIOE_LCD5) | \
				PIN_OSPEED_HIGH(GPIOE_LCD6) | \
				PIN_OSPEED_HIGH(GPIOE_LCD7) | \
				PIN_OSPEED_HIGH(GPIOE_Y8) | \
				PIN_OSPEED_HIGH(GPIOE_LED_GREEN) | \
				PIN_OSPEED_HIGH(GPIOE_SPI1_SCK) | \
				PIN_OSPEED_HIGH(GPIOE_Y9) | \
				PIN_OSPEED_HIGH(GPIOE_LED_RED))

#define VAL_GPIOE_PUPDR		(PIN_PUPDR_FLOATING(GPIOE_JOY_CEN) | \
				PIN_PUPDR_FLOATING(GPIOE_LED_BACKLIGHT) | \
				PIN_PUPDR_FLOATING(GPIOE_PIN2) | \
				PIN_PUPDR_FLOATING(GPIOE_CC_RST) | \
				PIN_PUPDR_FLOATING(GPIOE_CC_IRQ) | \
				PIN_PUPDR_FLOATING(GPIOE_TEAR) | \
				PIN_PUPDR_FLOATING(GPIOE_LCD_MODE) | \
				PIN_PUPDR_FLOATING(GPIOE_LCD4) | \
				PIN_PUPDR_FLOATING(GPIOE_LCD5) | \
				PIN_PUPDR_FLOATING(GPIOE_LCD6) | \
				PIN_PUPDR_FLOATING(GPIOE_LCD7) | \
				PIN_PUPDR_FLOATING(GPIOE_Y8) | \
				PIN_PUPDR_FLOATING(GPIOE_LED_GREEN) | \
				PIN_PUPDR_FLOATING(GPIOE_SPI1_SCK) | \
				PIN_PUPDR_FLOATING(GPIOE_Y9) | \
				PIN_PUPDR_FLOATING(GPIOE_LED_RED))

#define VAL_GPIOE_AFRL		(0)
#define VAL_GPIOE_AFRH		(0)

#define VAL_GPIOE_ASCR		(PIN_ASCR_DISABLED(GPIOE_JOY_CEN) | \
				PIN_ASCR_DISABLED(GPIOE_LED_BACKLIGHT) | \
				PIN_ASCR_DISABLED(GPIOE_PIN2) | \
				PIN_ASCR_DISABLED(GPIOE_CC_RST) | \
				PIN_ASCR_DISABLED(GPIOE_CC_IRQ) | \
				PIN_ASCR_DISABLED(GPIOE_TEAR) | \
				PIN_ASCR_DISABLED(GPIOE_LCD_MODE) | \
				PIN_ASCR_DISABLED(GPIOE_LCD4) | \
				PIN_ASCR_DISABLED(GPIOE_LCD5) | \
				PIN_ASCR_DISABLED(GPIOE_LCD6) | \
				PIN_ASCR_DISABLED(GPIOE_LCD7) | \
				PIN_ASCR_DISABLED(GPIOE_Y8) | \
				PIN_ASCR_DISABLED(GPIOE_LED_GREEN) | \
				PIN_ASCR_DISABLED(GPIOE_SPI1_SCK) | \
				PIN_ASCR_DISABLED(GPIOE_Y9) | \
				PIN_ASCR_DISABLED(GPIOE_LED_RED))

#define VAL_GPIOE_LOCKR		(PIN_LOCKR_DISABLED(GPIOE_JOY_CEN) | \
				PIN_LOCKR_DISABLED(GPIOE_LED_BACKLIGHT) | \
				PIN_LOCKR_DISABLED(GPIOE_PIN2) | \
				PIN_LOCKR_DISABLED(GPIOE_CC_RST) | \
				PIN_LOCKR_DISABLED(GPIOE_CC_IRQ) | \
				PIN_LOCKR_DISABLED(GPIOE_TEAR) | \
				PIN_LOCKR_DISABLED(GPIOE_LCD_MODE) | \
				PIN_LOCKR_DISABLED(GPIOE_LCD4) | \
				PIN_LOCKR_DISABLED(GPIOE_LCD5) | \
				PIN_LOCKR_DISABLED(GPIOE_LCD6) | \
				PIN_LOCKR_DISABLED(GPIOE_LCD7) | \
				PIN_LOCKR_DISABLED(GPIOE_Y8) | \
				PIN_LOCKR_DISABLED(GPIOE_LED_GREEN) | \
				PIN_LOCKR_DISABLED(GPIOE_SPI1_SCK) | \
				PIN_LOCKR_DISABLED(GPIOE_Y9) | \
				PIN_LOCKR_DISABLED(GPIOE_LED_RED))


#define VAL_GPIOF_MODER		(PIN_MODE_INPUT(GPIOF_PIN0) | \
				PIN_MODE_INPUT(GPIOF_PIN1) | \
				PIN_MODE_INPUT(GPIOF_PIN2) | \
				PIN_MODE_INPUT(GPIOF_PIN3) | \
				PIN_MODE_INPUT(GPIOF_PIN4) | \
				PIN_MODE_INPUT(GPIOF_PIN5) | \
				PIN_MODE_INPUT(GPIOF_PIN6) | \
				PIN_MODE_INPUT(GPIOF_PIN7) | \
				PIN_MODE_INPUT(GPIOF_PIN8) | \
				PIN_MODE_INPUT(GPIOF_PIN9) | \
				PIN_MODE_INPUT(GPIOF_PIN10) | \
				PIN_MODE_INPUT(GPIOF_PIN11) | \
				PIN_MODE_INPUT(GPIOF_PIN12) | \
				PIN_MODE_INPUT(GPIOF_PIN13) | \
				PIN_MODE_INPUT(GPIOF_PIN14) | \
				PIN_MODE_INPUT(GPIOF_PIN15))

#define VAL_GPIOF_ODR		(PIN_ODR_LOW(GPIOF_PIN0) | \
				PIN_ODR_LOW(GPIOF_PIN1) | \
				PIN_ODR_LOW(GPIOF_PIN2) | \
				PIN_ODR_LOW(GPIOF_PIN3) | \
				PIN_ODR_LOW(GPIOF_PIN4) | \
				PIN_ODR_LOW(GPIOF_PIN5) | \
				PIN_ODR_LOW(GPIOF_PIN6) | \
				PIN_ODR_LOW(GPIOF_PIN7) | \
				PIN_ODR_LOW(GPIOF_PIN8) | \
				PIN_ODR_LOW(GPIOF_PIN9) | \
				PIN_ODR_LOW(GPIOF_PIN10) | \
				PIN_ODR_LOW(GPIOF_PIN11) | \
				PIN_ODR_LOW(GPIOF_PIN12) | \
				PIN_ODR_LOW(GPIOF_PIN13) | \
				PIN_ODR_LOW(GPIOF_PIN14) | \
				PIN_ODR_LOW(GPIOF_PIN15))

#define VAL_GPIOF_OTYPER		(PIN_OTYPE_PUSHPULL(GPIOF_PIN0) | \
				PIN_OTYPE_PUSHPULL(GPIOF_PIN1) | \
				PIN_OTYPE_PUSHPULL(GPIOF_PIN2) | \
				PIN_OTYPE_PUSHPULL(GPIOF_PIN3) | \
				PIN_OTYPE_PUSHPULL(GPIOF_PIN4) | \
				PIN_OTYPE_PUSHPULL(GPIOF_PIN5) | \
				PIN_OTYPE_PUSHPULL(GPIOF_PIN6) | \
				PIN_OTYPE_PUSHPULL(GPIOF_PIN7) | \
				PIN_OTYPE_PUSHPULL(GPIOF_PIN8) | \
				PIN_OTYPE_PUSHPULL(GPIOF_PIN9) | \
				PIN_OTYPE_PUSHPULL(GPIOF_PIN10) | \
				PIN_OTYPE_PUSHPULL(GPIOF_PIN11) | \
				PIN_OTYPE_PUSHPULL(GPIOF_PIN12) | \
				PIN_OTYPE_PUSHPULL(GPIOF_PIN13) | \
				PIN_OTYPE_PUSHPULL(GPIOF_PIN14) | \
				PIN_OTYPE_PUSHPULL(GPIOF_PIN15))

#define VAL_GPIOF_OSPEEDR		(PIN_OSPEED_HIGH(GPIOF_PIN0) | \
				PIN_OSPEED_HIGH(GPIOF_PIN1) | \
				PIN_OSPEED_HIGH(GPIOF_PIN2) | \
				PIN_OSPEED_HIGH(GPIOF_PIN3) | \
				PIN_OSPEED_HIGH(GPIOF_PIN4) | \
				PIN_OSPEED_HIGH(GPIOF_PIN5) | \
				PIN_OSPEED_HIGH(GPIOF_PIN6) | \
				PIN_OSPEED_HIGH(GPIOF_PIN7) | \
				PIN_OSPEED_HIGH(GPIOF_PIN8) | \
				PIN_OSPEED_HIGH(GPIOF_PIN9) | \
				PIN_OSPEED_HIGH(GPIOF_PIN10) | \
				PIN_OSPEED_HIGH(GPIOF_PIN11) | \
				PIN_OSPEED_HIGH(GPIOF_PIN12) | \
				PIN_OSPEED_HIGH(GPIOF_PIN13) | \
				PIN_OSPEED_HIGH(GPIOF_PIN14) | \
				PIN_OSPEED_HIGH(GPIOF_PIN15))

#define VAL_GPIOF_PUPDR		(PIN_PUPDR_FLOATING(GPIOF_PIN0) | \
				PIN_PUPDR_FLOATING(GPIOF_PIN1) | \
				PIN_PUPDR_FLOATING(GPIOF_PIN2) | \
				PIN_PUPDR_FLOATING(GPIOF_PIN3) | \
				PIN_PUPDR_FLOATING(GPIOF_PIN4) | \
				PIN_PUPDR_FLOATING(GPIOF_PIN5) | \
				PIN_PUPDR_FLOATING(GPIOF_PIN6) | \
				PIN_PUPDR_FLOATING(GPIOF_PIN7) | \
				PIN_PUPDR_FLOATING(GPIOF_PIN8) | \
				PIN_PUPDR_FLOATING(GPIOF_PIN9) | \
				PIN_PUPDR_FLOATING(GPIOF_PIN10) | \
				PIN_PUPDR_FLOATING(GPIOF_PIN11) | \
				PIN_PUPDR_FLOATING(GPIOF_PIN12) | \
				PIN_PUPDR_FLOATING(GPIOF_PIN13) | \
				PIN_PUPDR_FLOATING(GPIOF_PIN14) | \
				PIN_PUPDR_FLOATING(GPIOF_PIN15))

#define VAL_GPIOF_AFRL		(0)
#define VAL_GPIOF_AFRH		(0)

#define VAL_GPIOF_ASCR		(PIN_ASCR_DISABLED(GPIOF_PIN0) | \
				PIN_ASCR_DISABLED(GPIOF_PIN1) | \
				PIN_ASCR_DISABLED(GPIOF_PIN2) | \
				PIN_ASCR_DISABLED(GPIOF_PIN3) | \
				PIN_ASCR_DISABLED(GPIOF_PIN4) | \
				PIN_ASCR_DISABLED(GPIOF_PIN5) | \
				PIN_ASCR_DISABLED(GPIOF_PIN6) | \
				PIN_ASCR_DISABLED(GPIOF_PIN7) | \
				PIN_ASCR_DISABLED(GPIOF_PIN8) | \
				PIN_ASCR_DISABLED(GPIOF_PIN9) | \
				PIN_ASCR_DISABLED(GPIOF_PIN10) | \
				PIN_ASCR_DISABLED(GPIOF_PIN11) | \
				PIN_ASCR_DISABLED(GPIOF_PIN12) | \
				PIN_ASCR_DISABLED(GPIOF_PIN13) | \
				PIN_ASCR_DISABLED(GPIOF_PIN14) | \
				PIN_ASCR_DISABLED(GPIOF_PIN15))

#define VAL_GPIOF_LOCKR		(PIN_LOCKR_DISABLED(GPIOF_PIN0) | \
				PIN_LOCKR_DISABLED(GPIOF_PIN1) | \
				PIN_LOCKR_DISABLED(GPIOF_PIN2) | \
				PIN_LOCKR_DISABLED(GPIOF_PIN3) | \
				PIN_LOCKR_DISABLED(GPIOF_PIN4) | \
				PIN_LOCKR_DISABLED(GPIOF_PIN5) | \
				PIN_LOCKR_DISABLED(GPIOF_PIN6) | \
				PIN_LOCKR_DISABLED(GPIOF_PIN7) | \
				PIN_LOCKR_DISABLED(GPIOF_PIN8) | \
				PIN_LOCKR_DISABLED(GPIOF_PIN9) | \
				PIN_LOCKR_DISABLED(GPIOF_PIN10) | \
				PIN_LOCKR_DISABLED(GPIOF_PIN11) | \
				PIN_LOCKR_DISABLED(GPIOF_PIN12) | \
				PIN_LOCKR_DISABLED(GPIOF_PIN13) | \
				PIN_LOCKR_DISABLED(GPIOF_PIN14) | \
				PIN_LOCKR_DISABLED(GPIOF_PIN15))


#define VAL_GPIOG_MODER		(PIN_MODE_INPUT(GPIOG_PIN0) | \
				PIN_MODE_INPUT(GPIOG_PIN1) | \
				PIN_MODE_INPUT(GPIOG_PIN2) | \
				PIN_MODE_INPUT(GPIOG_PIN3) | \
				PIN_MODE_INPUT(GPIOG_PIN4) | \
				PIN_MODE_INPUT(GPIOG_PIN5) | \
				PIN_MODE_INPUT(GPIOG_PIN6) | \
				PIN_MODE_INPUT(GPIOG_PIN7) | \
				PIN_MODE_INPUT(GPIOG_PIN8) | \
				PIN_MODE_INPUT(GPIOG_PIN9) | \
				PIN_MODE_INPUT(GPIOG_PIN10) | \
				PIN_MODE_INPUT(GPIOG_PIN11) | \
				PIN_MODE_INPUT(GPIOG_PIN12) | \
				PIN_MODE_INPUT(GPIOG_PIN13) | \
				PIN_MODE_INPUT(GPIOG_PIN14) | \
				PIN_MODE_INPUT(GPIOG_PIN15))

#define VAL_GPIOG_ODR		(PIN_ODR_LOW(GPIOG_PIN0) | \
				PIN_ODR_LOW(GPIOG_PIN1) | \
				PIN_ODR_LOW(GPIOG_PIN2) | \
				PIN_ODR_LOW(GPIOG_PIN3) | \
				PIN_ODR_LOW(GPIOG_PIN4) | \
				PIN_ODR_LOW(GPIOG_PIN5) | \
				PIN_ODR_LOW(GPIOG_PIN6) | \
				PIN_ODR_LOW(GPIOG_PIN7) | \
				PIN_ODR_LOW(GPIOG_PIN8) | \
				PIN_ODR_LOW(GPIOG_PIN9) | \
				PIN_ODR_LOW(GPIOG_PIN10) | \
				PIN_ODR_LOW(GPIOG_PIN11) | \
				PIN_ODR_LOW(GPIOG_PIN12) | \
				PIN_ODR_LOW(GPIOG_PIN13) | \
				PIN_ODR_LOW(GPIOG_PIN14) | \
				PIN_ODR_LOW(GPIOG_PIN15))

#define VAL_GPIOG_OTYPER		(PIN_OTYPE_PUSHPULL(GPIOG_PIN0) | \
				PIN_OTYPE_PUSHPULL(GPIOG_PIN1) | \
				PIN_OTYPE_PUSHPULL(GPIOG_PIN2) | \
				PIN_OTYPE_PUSHPULL(GPIOG_PIN3) | \
				PIN_OTYPE_PUSHPULL(GPIOG_PIN4) | \
				PIN_OTYPE_PUSHPULL(GPIOG_PIN5) | \
				PIN_OTYPE_PUSHPULL(GPIOG_PIN6) | \
				PIN_OTYPE_PUSHPULL(GPIOG_PIN7) | \
				PIN_OTYPE_PUSHPULL(GPIOG_PIN8) | \
				PIN_OTYPE_PUSHPULL(GPIOG_PIN9) | \
				PIN_OTYPE_PUSHPULL(GPIOG_PIN10) | \
				PIN_OTYPE_PUSHPULL(GPIOG_PIN11) | \
				PIN_OTYPE_PUSHPULL(GPIOG_PIN12) | \
				PIN_OTYPE_PUSHPULL(GPIOG_PIN13) | \
				PIN_OTYPE_PUSHPULL(GPIOG_PIN14) | \
				PIN_OTYPE_PUSHPULL(GPIOG_PIN15))

#define VAL_GPIOG_OSPEEDR		(PIN_OSPEED_HIGH(GPIOG_PIN0) | \
				PIN_OSPEED_HIGH(GPIOG_PIN1) | \
				PIN_OSPEED_HIGH(GPIOG_PIN2) | \
				PIN_OSPEED_HIGH(GPIOG_PIN3) | \
				PIN_OSPEED_HIGH(GPIOG_PIN4) | \
				PIN_OSPEED_HIGH(GPIOG_PIN5) | \
				PIN_OSPEED_HIGH(GPIOG_PIN6) | \
				PIN_OSPEED_HIGH(GPIOG_PIN7) | \
				PIN_OSPEED_HIGH(GPIOG_PIN8) | \
				PIN_OSPEED_HIGH(GPIOG_PIN9) | \
				PIN_OSPEED_HIGH(GPIOG_PIN10) | \
				PIN_OSPEED_HIGH(GPIOG_PIN11) | \
				PIN_OSPEED_HIGH(GPIOG_PIN12) | \
				PIN_OSPEED_HIGH(GPIOG_PIN13) | \
				PIN_OSPEED_HIGH(GPIOG_PIN14) | \
				PIN_OSPEED_HIGH(GPIOG_PIN15))

#define VAL_GPIOG_PUPDR		(PIN_PUPDR_FLOATING(GPIOG_PIN0) | \
				PIN_PUPDR_FLOATING(GPIOG_PIN1) | \
				PIN_PUPDR_FLOATING(GPIOG_PIN2) | \
				PIN_PUPDR_FLOATING(GPIOG_PIN3) | \
				PIN_PUPDR_FLOATING(GPIOG_PIN4) | \
				PIN_PUPDR_FLOATING(GPIOG_PIN5) | \
				PIN_PUPDR_FLOATING(GPIOG_PIN6) | \
				PIN_PUPDR_FLOATING(GPIOG_PIN7) | \
				PIN_PUPDR_FLOATING(GPIOG_PIN8) | \
				PIN_PUPDR_FLOATING(GPIOG_PIN9) | \
				PIN_PUPDR_FLOATING(GPIOG_PIN10) | \
				PIN_PUPDR_FLOATING(GPIOG_PIN11) | \
				PIN_PUPDR_FLOATING(GPIOG_PIN12) | \
				PIN_PUPDR_FLOATING(GPIOG_PIN13) | \
				PIN_PUPDR_FLOATING(GPIOG_PIN14) | \
				PIN_PUPDR_FLOATING(GPIOG_PIN15))

#define VAL_GPIOG_AFRL		(0)
#define VAL_GPIOG_AFRH		(0)

#define VAL_GPIOG_ASCR		(PIN_ASCR_DISABLED(GPIOG_PIN0) | \
				PIN_ASCR_DISABLED(GPIOG_PIN1) | \
				PIN_ASCR_DISABLED(GPIOG_PIN2) | \
				PIN_ASCR_DISABLED(GPIOG_PIN3) | \
				PIN_ASCR_DISABLED(GPIOG_PIN4) | \
				PIN_ASCR_DISABLED(GPIOG_PIN5) | \
				PIN_ASCR_DISABLED(GPIOG_PIN6) | \
				PIN_ASCR_DISABLED(GPIOG_PIN7) | \
				PIN_ASCR_DISABLED(GPIOG_PIN8) | \
				PIN_ASCR_DISABLED(GPIOG_PIN9) | \
				PIN_ASCR_DISABLED(GPIOG_PIN10) | \
				PIN_ASCR_DISABLED(GPIOG_PIN11) | \
				PIN_ASCR_DISABLED(GPIOG_PIN12) | \
				PIN_ASCR_DISABLED(GPIOG_PIN13) | \
				PIN_ASCR_DISABLED(GPIOG_PIN14) | \
				PIN_ASCR_DISABLED(GPIOG_PIN15))

#define VAL_GPIOG_LOCKR		(PIN_LOCKR_DISABLED(GPIOG_PIN0) | \
				PIN_LOCKR_DISABLED(GPIOG_PIN1) | \
				PIN_LOCKR_DISABLED(GPIOG_PIN2) | \
				PIN_LOCKR_DISABLED(GPIOG_PIN3) | \
				PIN_LOCKR_DISABLED(GPIOG_PIN4) | \
				PIN_LOCKR_DISABLED(GPIOG_PIN5) | \
				PIN_LOCKR_DISABLED(GPIOG_PIN6) | \
				PIN_LOCKR_DISABLED(GPIOG_PIN7) | \
				PIN_LOCKR_DISABLED(GPIOG_PIN8) | \
				PIN_LOCKR_DISABLED(GPIOG_PIN9) | \
				PIN_LOCKR_DISABLED(GPIOG_PIN10) | \
				PIN_LOCKR_DISABLED(GPIOG_PIN11) | \
				PIN_LOCKR_DISABLED(GPIOG_PIN12) | \
				PIN_LOCKR_DISABLED(GPIOG_PIN13) | \
				PIN_LOCKR_DISABLED(GPIOG_PIN14) | \
				PIN_LOCKR_DISABLED(GPIOG_PIN15))


#define VAL_GPIOH_MODER		(PIN_MODE_INPUT(GPIOH_PIN0) | \
				PIN_MODE_INPUT(GPIOH_PIN1) | \
				PIN_MODE_INPUT(GPIOH_PIN2) | \
				PIN_MODE_INPUT(GPIOH_PIN3) | \
				PIN_MODE_INPUT(GPIOH_PIN4) | \
				PIN_MODE_INPUT(GPIOH_PIN5) | \
				PIN_MODE_INPUT(GPIOH_PIN6) | \
				PIN_MODE_INPUT(GPIOH_PIN7) | \
				PIN_MODE_INPUT(GPIOH_PIN8) | \
				PIN_MODE_INPUT(GPIOH_PIN9) | \
				PIN_MODE_INPUT(GPIOH_PIN10) | \
				PIN_MODE_INPUT(GPIOH_PIN11) | \
				PIN_MODE_INPUT(GPIOH_PIN12) | \
				PIN_MODE_INPUT(GPIOH_PIN13) | \
				PIN_MODE_INPUT(GPIOH_PIN14) | \
				PIN_MODE_INPUT(GPIOH_PIN15))

#define VAL_GPIOH_ODR		(PIN_ODR_LOW(GPIOH_PIN0) | \
				PIN_ODR_LOW(GPIOH_PIN1) | \
				PIN_ODR_LOW(GPIOH_PIN2) | \
				PIN_ODR_LOW(GPIOH_PIN3) | \
				PIN_ODR_LOW(GPIOH_PIN4) | \
				PIN_ODR_LOW(GPIOH_PIN5) | \
				PIN_ODR_LOW(GPIOH_PIN6) | \
				PIN_ODR_LOW(GPIOH_PIN7) | \
				PIN_ODR_LOW(GPIOH_PIN8) | \
				PIN_ODR_LOW(GPIOH_PIN9) | \
				PIN_ODR_LOW(GPIOH_PIN10) | \
				PIN_ODR_LOW(GPIOH_PIN11) | \
				PIN_ODR_LOW(GPIOH_PIN12) | \
				PIN_ODR_LOW(GPIOH_PIN13) | \
				PIN_ODR_LOW(GPIOH_PIN14) | \
				PIN_ODR_LOW(GPIOH_PIN15))

#define VAL_GPIOH_OTYPER		(PIN_OTYPE_PUSHPULL(GPIOH_PIN0) | \
				PIN_OTYPE_PUSHPULL(GPIOH_PIN1) | \
				PIN_OTYPE_PUSHPULL(GPIOH_PIN2) | \
				PIN_OTYPE_PUSHPULL(GPIOH_PIN3) | \
				PIN_OTYPE_PUSHPULL(GPIOH_PIN4) | \
				PIN_OTYPE_PUSHPULL(GPIOH_PIN5) | \
				PIN_OTYPE_PUSHPULL(GPIOH_PIN6) | \
				PIN_OTYPE_PUSHPULL(GPIOH_PIN7) | \
				PIN_OTYPE_PUSHPULL(GPIOH_PIN8) | \
				PIN_OTYPE_PUSHPULL(GPIOH_PIN9) | \
				PIN_OTYPE_PUSHPULL(GPIOH_PIN10) | \
				PIN_OTYPE_PUSHPULL(GPIOH_PIN11) | \
				PIN_OTYPE_PUSHPULL(GPIOH_PIN12) | \
				PIN_OTYPE_PUSHPULL(GPIOH_PIN13) | \
				PIN_OTYPE_PUSHPULL(GPIOH_PIN14) | \
				PIN_OTYPE_PUSHPULL(GPIOH_PIN15))

#define VAL_GPIOH_OSPEEDR		(PIN_OSPEED_HIGH(GPIOH_PIN0) | \
				PIN_OSPEED_HIGH(GPIOH_PIN1) | \
				PIN_OSPEED_HIGH(GPIOH_PIN2) | \
				PIN_OSPEED_HIGH(GPIOH_PIN3) | \
				PIN_OSPEED_HIGH(GPIOH_PIN4) | \
				PIN_OSPEED_HIGH(GPIOH_PIN5) | \
				PIN_OSPEED_HIGH(GPIOH_PIN6) | \
				PIN_OSPEED_HIGH(GPIOH_PIN7) | \
				PIN_OSPEED_HIGH(GPIOH_PIN8) | \
				PIN_OSPEED_HIGH(GPIOH_PIN9) | \
				PIN_OSPEED_HIGH(GPIOH_PIN10) | \
				PIN_OSPEED_HIGH(GPIOH_PIN11) | \
				PIN_OSPEED_HIGH(GPIOH_PIN12) | \
				PIN_OSPEED_HIGH(GPIOH_PIN13) | \
				PIN_OSPEED_HIGH(GPIOH_PIN14) | \
				PIN_OSPEED_HIGH(GPIOH_PIN15))

#define VAL_GPIOH_PUPDR		(PIN_PUPDR_FLOATING(GPIOH_PIN0) | \
				PIN_PUPDR_FLOATING(GPIOH_PIN1) | \
				PIN_PUPDR_FLOATING(GPIOH_PIN2) | \
				PIN_PUPDR_FLOATING(GPIOH_PIN3) | \
				PIN_PUPDR_FLOATING(GPIOH_PIN4) | \
				PIN_PUPDR_FLOATING(GPIOH_PIN5) | \
				PIN_PUPDR_FLOATING(GPIOH_PIN6) | \
				PIN_PUPDR_FLOATING(GPIOH_PIN7) | \
				PIN_PUPDR_FLOATING(GPIOH_PIN8) | \
				PIN_PUPDR_FLOATING(GPIOH_PIN9) | \
				PIN_PUPDR_FLOATING(GPIOH_PIN10) | \
				PIN_PUPDR_FLOATING(GPIOH_PIN11) | \
				PIN_PUPDR_FLOATING(GPIOH_PIN12) | \
				PIN_PUPDR_FLOATING(GPIOH_PIN13) | \
				PIN_PUPDR_FLOATING(GPIOH_PIN14) | \
				PIN_PUPDR_FLOATING(GPIOH_PIN15))

#define VAL_GPIOH_AFRL		(0)
#define VAL_GPIOH_AFRH		(0)

#define VAL_GPIOH_ASCR		(PIN_ASCR_DISABLED(GPIOH_PIN0) | \
				PIN_ASCR_DISABLED(GPIOH_PIN1) | \
				PIN_ASCR_DISABLED(GPIOH_PIN2) | \
				PIN_ASCR_DISABLED(GPIOH_PIN3) | \
				PIN_ASCR_DISABLED(GPIOH_PIN4) | \
				PIN_ASCR_DISABLED(GPIOH_PIN5) | \
				PIN_ASCR_DISABLED(GPIOH_PIN6) | \
				PIN_ASCR_DISABLED(GPIOH_PIN7) | \
				PIN_ASCR_DISABLED(GPIOH_PIN8) | \
				PIN_ASCR_DISABLED(GPIOH_PIN9) | \
				PIN_ASCR_DISABLED(GPIOH_PIN10) | \
				PIN_ASCR_DISABLED(GPIOH_PIN11) | \
				PIN_ASCR_DISABLED(GPIOH_PIN12) | \
				PIN_ASCR_DISABLED(GPIOH_PIN13) | \
				PIN_ASCR_DISABLED(GPIOH_PIN14) | \
				PIN_ASCR_DISABLED(GPIOH_PIN15))

#define VAL_GPIOH_LOCKR		(PIN_LOCKR_DISABLED(GPIOH_PIN0) | \
				PIN_LOCKR_DISABLED(GPIOH_PIN1) | \
				PIN_LOCKR_DISABLED(GPIOH_PIN2) | \
				PIN_LOCKR_DISABLED(GPIOH_PIN3) | \
				PIN_LOCKR_DISABLED(GPIOH_PIN4) | \
				PIN_LOCKR_DISABLED(GPIOH_PIN5) | \
				PIN_LOCKR_DISABLED(GPIOH_PIN6) | \
				PIN_LOCKR_DISABLED(GPIOH_PIN7) | \
				PIN_LOCKR_DISABLED(GPIOH_PIN8) | \
				PIN_LOCKR_DISABLED(GPIOH_PIN9) | \
				PIN_LOCKR_DISABLED(GPIOH_PIN10) | \
				PIN_LOCKR_DISABLED(GPIOH_PIN11) | \
				PIN_LOCKR_DISABLED(GPIOH_PIN12) | \
				PIN_LOCKR_DISABLED(GPIOH_PIN13) | \
				PIN_LOCKR_DISABLED(GPIOH_PIN14) | \
				PIN_LOCKR_DISABLED(GPIOH_PIN15))



#if !defined(_FROM_ASM_)
#ifdef __cplusplus
extern "C" {
#endif
  void boardInit(void);
#ifdef __cplusplus
}
#endif
#endif /* _FROM_ASM_ */

#endif /* BOARD_H */
