Benchmark,Samples,Verdict
DCT,Vivado-Catapult--TP,Dissimilar Design Spaces
DCT,Vivado-Catapult--Area,Dissimilar Design Spaces
DCT,Catapult-FPGA-TP,Dissimilar Design Spaces
DCT,Catapult-FPGA-Area,Dissimilar Design Spaces
DCT,Catapult-ASIC--TP,Dissimilar Design Spaces
DCT,Catapult-ASIC--Area,Dissimilar Design Spaces
Histogram,Vivado-Catapult--TP,Dissimilar Design Spaces
Histogram,Vivado-Catapult--Area,Dissimilar Design Spaces
Histogram,Catapult-FPGA--TP,Similar Design Spaces
Histogram,Catapult-FPGA-Area,Similar Design Spaces
Histogram,Catapult-ASIC--TP,Dissimilar Design Spaces
Histogram,Catapult-ASIC-Area,Dissimilar Design Spaces
Mat_mul,Vivado-Catapult--TP,Dissimilar Design Spaces
Mat_mul,Vivado-Catapult--Area,Dissimilar Design Spaces
Mat_mul,Catapult-FPGA--TP,Similar Design Spaces
Mat_mul,Catapult-FPGA-Area,Similar Design Spaces
Mat_mul,Catapult-ASIC--TP,Similar Design Spaces
Mat_mul,Catapult-ASIC-Area,Similar Design Spaces
MergeSort,Vivado-Catapult--TP,Dissimilar Design Spaces
MergeSort,Vivado-Catapult--Area,Dissimilar Design Spaces
MergeSort,Catapult-FPGA--TP,Similar Design Spaces
MergeSort,Catapult-FPGA-Area,Similar Design Spaces
MergeSort,Catapult-ASIC--TP,Similar Design Spaces
MergeSort,Catapult-ASIC-Area,Dissimilar Design Spaces
normals,Vivado-Catapult--TP,Dissimilar Design Spaces
normals,Vivado-Catapult--Area,Dissimilar Design Spaces
normals,Catapult-FPGA--TP,Dissimilar Design Spaces
normals,Catapult-FPGA--Area,Dissimilar Design Spaces
normals,Catapult-ASIC--TP,Dissimilar Design Spaces
normals,Catapult-ASIC--Area,Dissimilar Design Spaces
sobelx,Vivado-Catapult--TP,Dissimilar Design Spaces
sobelx,Vivado-Catapult--Area,Dissimilar Design Spaces
sobely,Vivado-Catapult--TP,Dissimilar Design Spaces
sobely,Vivado-Catapult--Area,Dissimilar Design Spaces
sobelx,Catapult-FPGA--TP,Dissimilar Design Spaces
sobelx,Catapult-FPGA--Area,Similar Design Spaces
sobely,Catapult-FPGA--TP,Dissimilar Design Spaces
sobely,Catapult-FPGA--Area,Similar Design Spaces
sobelx,Catapult-ASIC--TP,Dissimilar Design Spaces
sobelx,Catapult-ASIC--Area,Dissimilar Design Spaces
sobely,Catapult-ASIC--TP,Dissimilar Design Spaces
sobely,Catapult-ASIC--Area,Dissimilar Design Spaces
spmv,Vivado-Catapult--TP,Dissimilar Design Spaces
spmv,Vivado-Catapult--Area,Dissimilar Design Spaces
spmv,Catapult-FPGA--TP,Dissimilar Design Spaces
spmv,Catapult-FPGA--Area,Dissimilar Design Spaces
spmv,Catapult-ASIC--TP,Dissimilar Design Spaces
spmv,Catapult-ASIC--Area,Dissimilar Design Spaces
temp_match,Vivado-Catapult--TP,Dissimilar Design Spaces
temp_match,Vivado-Catapult--Area,Dissimilar Design Spaces
temp_match,Catapult-FPGA--TP,Similar Design Spaces
temp_match,Catapult-FPGA--Area,Similar Design Spaces
temp_match,Catapult-ASIC--TP,Similar Design Spaces
temp_match,Catapult-ASIC--Area,Dissimilar Design Spaces
