--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\XillinxDesignTools1\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise
-o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 311645 paths analyzed, 4924 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.578ns.
--------------------------------------------------------------------------------
Slack:                  8.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_75 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.593ns (Levels of Logic = 5)
  Clock Path Skew:      0.050ns (0.702 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.CMUX    Topcc                 0.495   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A4      net (fanout=110)      2.211   render/n0086[2]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X0Y52.C2       net (fanout=16)       2.572   render/_n1534<6>1
    SLICE_X0Y52.CLK      Tas                   0.339   render/M_snk_bd_state_q[76]
                                                       render/_n1816<6>1
                                                       render/M_snk_bd_state_q_75
    -------------------------------------------------  ---------------------------
    Total                                     11.593ns (2.594ns logic, 8.999ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  8.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.514ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.651 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.CMUX    Topcc                 0.495   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A4      net (fanout=110)      2.211   render/n0086[2]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X17Y56.C4      net (fanout=16)       2.459   render/_n1534<6>1
    SLICE_X17Y56.CLK     Tas                   0.373   render/M_snk_bd_state_q[26]
                                                       render/_n2150<6>1
                                                       render/M_snk_bd_state_q_25
    -------------------------------------------------  ---------------------------
    Total                                     11.514ns (2.628ns logic, 8.886ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  8.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_41 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.504ns (Levels of Logic = 5)
  Clock Path Skew:      0.015ns (0.667 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.CMUX    Topcc                 0.495   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A4      net (fanout=110)      2.211   render/n0086[2]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X23Y50.C5      net (fanout=16)       2.449   render/_n1534<6>1
    SLICE_X23Y50.CLK     Tas                   0.373   render/M_snk_bd_state_q[42]
                                                       render/_n2038<6>1
                                                       render/M_snk_bd_state_q_41
    -------------------------------------------------  ---------------------------
    Total                                     11.504ns (2.628ns logic, 8.876ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  8.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_87 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.421ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.597 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_87
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.DMUX    Topcd                 0.536   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y58.B1      net (fanout=35)       1.538   render/n0086[3]
    SLICE_X11Y58.B       Tilo                  0.259   render/M_snk_bd_state_q[104]
                                                       render/_n1554<6>11
    SLICE_X16Y36.C5      net (fanout=16)       3.032   render/_n1554<6>1
    SLICE_X16Y36.CLK     Tas                   0.339   render/M_snk_bd_state_q[88]
                                                       render/_n1739<6>1
                                                       render/M_snk_bd_state_q_87
    -------------------------------------------------  ---------------------------
    Total                                     11.421ns (2.635ns logic, 8.786ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  8.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.454ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.659 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.CMUX    Topcc                 0.495   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A4      net (fanout=110)      2.211   render/n0086[2]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X18Y52.A1      net (fanout=16)       2.423   render/_n1534<6>1
    SLICE_X18Y52.CLK     Tas                   0.349   render/M_snk_bd_state_q[47]
                                                       render/_n2024<6>1
                                                       render/M_snk_bd_state_q_43
    -------------------------------------------------  ---------------------------
    Total                                     11.454ns (2.604ns logic, 8.850ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  8.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_75 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.493ns (Levels of Logic = 5)
  Clock Path Skew:      0.050ns (0.702 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.DMUX    Topcd                 0.536   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A3      net (fanout=35)       2.070   render/n0086[3]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X0Y52.C2       net (fanout=16)       2.572   render/_n1534<6>1
    SLICE_X0Y52.CLK      Tas                   0.339   render/M_snk_bd_state_q[76]
                                                       render/_n1816<6>1
                                                       render/M_snk_bd_state_q_75
    -------------------------------------------------  ---------------------------
    Total                                     11.493ns (2.635ns logic, 8.858ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  8.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.398ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.319 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.DMUX    Topcd                 0.536   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y58.B1      net (fanout=35)       1.538   render/n0086[3]
    SLICE_X11Y58.B       Tilo                  0.259   render/M_snk_bd_state_q[104]
                                                       render/_n1554<6>11
    SLICE_X10Y43.C5      net (fanout=16)       2.999   render/_n1554<6>1
    SLICE_X10Y43.CLK     Tas                   0.349   render/M_snk_bd_state_q[84]
                                                       render/_n1764<6>1
                                                       render/M_snk_bd_state_q_83
    -------------------------------------------------  ---------------------------
    Total                                     11.398ns (2.645ns logic, 8.753ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  8.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.414ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.651 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.DMUX    Topcd                 0.536   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A3      net (fanout=35)       2.070   render/n0086[3]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X17Y56.C4      net (fanout=16)       2.459   render/_n1534<6>1
    SLICE_X17Y56.CLK     Tas                   0.373   render/M_snk_bd_state_q[26]
                                                       render/_n2150<6>1
                                                       render/M_snk_bd_state_q_25
    -------------------------------------------------  ---------------------------
    Total                                     11.414ns (2.669ns logic, 8.745ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  8.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_115 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.347ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.DMUX    Topcd                 0.536   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y58.B1      net (fanout=35)       1.538   render/n0086[3]
    SLICE_X11Y58.B       Tilo                  0.259   render/M_snk_bd_state_q[104]
                                                       render/_n1554<6>11
    SLICE_X18Y38.D1      net (fanout=16)       2.948   render/_n1554<6>1
    SLICE_X18Y38.CLK     Tas                   0.349   render/M_snk_bd_state_q[115]
                                                       render/_n1575<6>1
                                                       render/M_snk_bd_state_q_115
    -------------------------------------------------  ---------------------------
    Total                                     11.347ns (2.645ns logic, 8.702ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  8.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_41 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.404ns (Levels of Logic = 5)
  Clock Path Skew:      0.015ns (0.667 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.DMUX    Topcd                 0.536   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A3      net (fanout=35)       2.070   render/n0086[3]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X23Y50.C5      net (fanout=16)       2.449   render/_n1534<6>1
    SLICE_X23Y50.CLK     Tas                   0.373   render/M_snk_bd_state_q[42]
                                                       render/_n2038<6>1
                                                       render/M_snk_bd_state_q_41
    -------------------------------------------------  ---------------------------
    Total                                     11.404ns (2.669ns logic, 8.735ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  8.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_4 (FF)
  Destination:          render/M_snk_bd_state_q_75 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.403ns (Levels of Logic = 5)
  Clock Path Skew:      0.050ns (0.702 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_4 to render/M_snk_bd_state_q_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_4
    SLICE_X4Y44.A6       net (fanout=4)        1.347   M_snake_snk_bd_pos[4]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.CMUX    Topcc                 0.495   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A4      net (fanout=110)      2.211   render/n0086[2]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X0Y52.C2       net (fanout=16)       2.572   render/_n1534<6>1
    SLICE_X0Y52.CLK      Tas                   0.339   render/M_snk_bd_state_q[76]
                                                       render/_n1816<6>1
                                                       render/M_snk_bd_state_q_75
    -------------------------------------------------  ---------------------------
    Total                                     11.403ns (2.594ns logic, 8.809ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  8.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.354ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.659 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.DMUX    Topcd                 0.536   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A3      net (fanout=35)       2.070   render/n0086[3]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X18Y52.A1      net (fanout=16)       2.423   render/_n1534<6>1
    SLICE_X18Y52.CLK     Tas                   0.349   render/M_snk_bd_state_q[47]
                                                       render/_n2024<6>1
                                                       render/M_snk_bd_state_q_43
    -------------------------------------------------  ---------------------------
    Total                                     11.354ns (2.645ns logic, 8.709ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  8.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_4 (FF)
  Destination:          render/M_snk_bd_state_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.324ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.651 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_4 to render/M_snk_bd_state_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_4
    SLICE_X4Y44.A6       net (fanout=4)        1.347   M_snake_snk_bd_pos[4]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.CMUX    Topcc                 0.495   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A4      net (fanout=110)      2.211   render/n0086[2]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X17Y56.C4      net (fanout=16)       2.459   render/_n1534<6>1
    SLICE_X17Y56.CLK     Tas                   0.373   render/M_snk_bd_state_q[26]
                                                       render/_n2150<6>1
                                                       render/M_snk_bd_state_q_25
    -------------------------------------------------  ---------------------------
    Total                                     11.324ns (2.628ns logic, 8.696ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  8.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_82 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.301ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.319 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_82
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.DMUX    Topcd                 0.536   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X16Y59.C4      net (fanout=35)       1.104   render/n0086[3]
    SLICE_X16Y59.C       Tilo                  0.255   render/M_snk_bd_state_q[2]
                                                       render/_n1559<6>11
    SLICE_X10Y43.B2      net (fanout=16)       3.340   render/_n1559<6>1
    SLICE_X10Y43.CLK     Tas                   0.349   render/M_snk_bd_state_q[84]
                                                       render/_n1771<6>1
                                                       render/M_snk_bd_state_q_82
    -------------------------------------------------  ---------------------------
    Total                                     11.301ns (2.641ns logic, 8.660ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  8.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_87 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.266ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.597 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_87
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.DMUX     Topcd                 0.493   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.D1      net (fanout=2)        1.773   render/n0129[7:0][3]
    SLICE_X12Y52.DMUX    Topdd                 0.463   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<3>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y58.B1      net (fanout=35)       1.538   render/n0086[3]
    SLICE_X11Y58.B       Tilo                  0.259   render/M_snk_bd_state_q[104]
                                                       render/_n1554<6>11
    SLICE_X16Y36.C5      net (fanout=16)       3.032   render/_n1554<6>1
    SLICE_X16Y36.CLK     Tas                   0.339   render/M_snk_bd_state_q[88]
                                                       render/_n1739<6>1
                                                       render/M_snk_bd_state_q_87
    -------------------------------------------------  ---------------------------
    Total                                     11.266ns (2.586ns logic, 8.680ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  8.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_4 (FF)
  Destination:          render/M_snk_bd_state_q_41 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.314ns (Levels of Logic = 5)
  Clock Path Skew:      0.015ns (0.667 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_4 to render/M_snk_bd_state_q_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_4
    SLICE_X4Y44.A6       net (fanout=4)        1.347   M_snake_snk_bd_pos[4]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.CMUX    Topcc                 0.495   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A4      net (fanout=110)      2.211   render/n0086[2]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X23Y50.C5      net (fanout=16)       2.449   render/_n1534<6>1
    SLICE_X23Y50.CLK     Tas                   0.373   render/M_snk_bd_state_q[42]
                                                       render/_n2038<6>1
                                                       render/M_snk_bd_state_q_41
    -------------------------------------------------  ---------------------------
    Total                                     11.314ns (2.628ns logic, 8.686ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  8.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_75 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.338ns (Levels of Logic = 5)
  Clock Path Skew:      0.050ns (0.702 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.DMUX     Topcd                 0.493   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.D1      net (fanout=2)        1.773   render/n0129[7:0][3]
    SLICE_X12Y52.DMUX    Topdd                 0.463   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<3>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A3      net (fanout=35)       2.070   render/n0086[3]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X0Y52.C2       net (fanout=16)       2.572   render/_n1534<6>1
    SLICE_X0Y52.CLK      Tas                   0.339   render/M_snk_bd_state_q[76]
                                                       render/_n1816<6>1
                                                       render/M_snk_bd_state_q_75
    -------------------------------------------------  ---------------------------
    Total                                     11.338ns (2.586ns logic, 8.752ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  8.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_4 (FF)
  Destination:          render/M_snk_bd_state_q_87 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.231ns (Levels of Logic = 5)
  Clock Path Skew:      -0.055ns (0.597 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_4 to render/M_snk_bd_state_q_87
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_4
    SLICE_X4Y44.A6       net (fanout=4)        1.347   M_snake_snk_bd_pos[4]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.DMUX    Topcd                 0.536   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y58.B1      net (fanout=35)       1.538   render/n0086[3]
    SLICE_X11Y58.B       Tilo                  0.259   render/M_snk_bd_state_q[104]
                                                       render/_n1554<6>11
    SLICE_X16Y36.C5      net (fanout=16)       3.032   render/_n1554<6>1
    SLICE_X16Y36.CLK     Tas                   0.339   render/M_snk_bd_state_q[88]
                                                       render/_n1739<6>1
                                                       render/M_snk_bd_state_q_87
    -------------------------------------------------  ---------------------------
    Total                                     11.231ns (2.635ns logic, 8.596ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  8.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_123 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.307ns (Levels of Logic = 5)
  Clock Path Skew:      0.037ns (0.689 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.CMUX    Topcc                 0.495   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A4      net (fanout=110)      2.211   render/n0086[2]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X10Y51.D3      net (fanout=16)       2.276   render/_n1534<6>1
    SLICE_X10Y51.CLK     Tas                   0.349   render/M_snk_bd_state_q[123]
                                                       render/_n1534<6>1
                                                       render/M_snk_bd_state_q_123
    -------------------------------------------------  ---------------------------
    Total                                     11.307ns (2.604ns logic, 8.703ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  8.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.243ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.319 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.DMUX     Topcd                 0.493   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.D1      net (fanout=2)        1.773   render/n0129[7:0][3]
    SLICE_X12Y52.DMUX    Topdd                 0.463   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<3>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y58.B1      net (fanout=35)       1.538   render/n0086[3]
    SLICE_X11Y58.B       Tilo                  0.259   render/M_snk_bd_state_q[104]
                                                       render/_n1554<6>11
    SLICE_X10Y43.C5      net (fanout=16)       2.999   render/_n1554<6>1
    SLICE_X10Y43.CLK     Tas                   0.349   render/M_snk_bd_state_q[84]
                                                       render/_n1764<6>1
                                                       render/M_snk_bd_state_q_83
    -------------------------------------------------  ---------------------------
    Total                                     11.243ns (2.596ns logic, 8.647ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  8.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.259ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.651 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.DMUX     Topcd                 0.493   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.D1      net (fanout=2)        1.773   render/n0129[7:0][3]
    SLICE_X12Y52.DMUX    Topdd                 0.463   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<3>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A3      net (fanout=35)       2.070   render/n0086[3]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X17Y56.C4      net (fanout=16)       2.459   render/_n1534<6>1
    SLICE_X17Y56.CLK     Tas                   0.373   render/M_snk_bd_state_q[26]
                                                       render/_n2150<6>1
                                                       render/M_snk_bd_state_q_25
    -------------------------------------------------  ---------------------------
    Total                                     11.259ns (2.620ns logic, 8.639ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  8.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_4 (FF)
  Destination:          render/M_snk_bd_state_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.264ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.659 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_4 to render/M_snk_bd_state_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_4
    SLICE_X4Y44.A6       net (fanout=4)        1.347   M_snake_snk_bd_pos[4]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.CMUX    Topcc                 0.495   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A4      net (fanout=110)      2.211   render/n0086[2]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X18Y52.A1      net (fanout=16)       2.423   render/_n1534<6>1
    SLICE_X18Y52.CLK     Tas                   0.349   render/M_snk_bd_state_q[47]
                                                       render/_n2024<6>1
                                                       render/M_snk_bd_state_q_43
    -------------------------------------------------  ---------------------------
    Total                                     11.264ns (2.604ns logic, 8.660ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  8.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_4 (FF)
  Destination:          render/M_snk_bd_state_q_75 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.303ns (Levels of Logic = 5)
  Clock Path Skew:      0.050ns (0.702 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_4 to render/M_snk_bd_state_q_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_4
    SLICE_X4Y44.A6       net (fanout=4)        1.347   M_snake_snk_bd_pos[4]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.DMUX    Topcd                 0.536   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A3      net (fanout=35)       2.070   render/n0086[3]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X0Y52.C2       net (fanout=16)       2.572   render/_n1534<6>1
    SLICE_X0Y52.CLK      Tas                   0.339   render/M_snk_bd_state_q[76]
                                                       render/_n1816<6>1
                                                       render/M_snk_bd_state_q_75
    -------------------------------------------------  ---------------------------
    Total                                     11.303ns (2.635ns logic, 8.668ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  8.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_115 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.192ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.DMUX     Topcd                 0.493   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.D1      net (fanout=2)        1.773   render/n0129[7:0][3]
    SLICE_X12Y52.DMUX    Topdd                 0.463   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<3>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y58.B1      net (fanout=35)       1.538   render/n0086[3]
    SLICE_X11Y58.B       Tilo                  0.259   render/M_snk_bd_state_q[104]
                                                       render/_n1554<6>11
    SLICE_X18Y38.D1      net (fanout=16)       2.948   render/_n1554<6>1
    SLICE_X18Y38.CLK     Tas                   0.349   render/M_snk_bd_state_q[115]
                                                       render/_n1575<6>1
                                                       render/M_snk_bd_state_q_115
    -------------------------------------------------  ---------------------------
    Total                                     11.192ns (2.596ns logic, 8.596ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  8.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_41 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.249ns (Levels of Logic = 5)
  Clock Path Skew:      0.015ns (0.667 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.DMUX     Topcd                 0.493   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.D1      net (fanout=2)        1.773   render/n0129[7:0][3]
    SLICE_X12Y52.DMUX    Topdd                 0.463   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<3>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A3      net (fanout=35)       2.070   render/n0086[3]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X23Y50.C5      net (fanout=16)       2.449   render/_n1534<6>1
    SLICE_X23Y50.CLK     Tas                   0.373   render/M_snk_bd_state_q[42]
                                                       render/_n2038<6>1
                                                       render/M_snk_bd_state_q_41
    -------------------------------------------------  ---------------------------
    Total                                     11.249ns (2.620ns logic, 8.629ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  8.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_4 (FF)
  Destination:          render/M_snk_bd_state_q_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.208ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.319 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_4 to render/M_snk_bd_state_q_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_4
    SLICE_X4Y44.A6       net (fanout=4)        1.347   M_snake_snk_bd_pos[4]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.DMUX    Topcd                 0.536   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y58.B1      net (fanout=35)       1.538   render/n0086[3]
    SLICE_X11Y58.B       Tilo                  0.259   render/M_snk_bd_state_q[104]
                                                       render/_n1554<6>11
    SLICE_X10Y43.C5      net (fanout=16)       2.999   render/_n1554<6>1
    SLICE_X10Y43.CLK     Tas                   0.349   render/M_snk_bd_state_q[84]
                                                       render/_n1764<6>1
                                                       render/M_snk_bd_state_q_83
    -------------------------------------------------  ---------------------------
    Total                                     11.208ns (2.645ns logic, 8.563ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  8.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_4 (FF)
  Destination:          render/M_snk_bd_state_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.224ns (Levels of Logic = 5)
  Clock Path Skew:      -0.001ns (0.651 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_4 to render/M_snk_bd_state_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_4
    SLICE_X4Y44.A6       net (fanout=4)        1.347   M_snake_snk_bd_pos[4]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.DMUX    Topcd                 0.536   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A3      net (fanout=35)       2.070   render/n0086[3]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X17Y56.C4      net (fanout=16)       2.459   render/_n1534<6>1
    SLICE_X17Y56.CLK     Tas                   0.373   render/M_snk_bd_state_q[26]
                                                       render/_n2150<6>1
                                                       render/M_snk_bd_state_q_25
    -------------------------------------------------  ---------------------------
    Total                                     11.224ns (2.669ns logic, 8.555ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  8.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_4 (FF)
  Destination:          render/M_snk_bd_state_q_115 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.157ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.591 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_4 to render/M_snk_bd_state_q_115
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_4
    SLICE_X4Y44.A6       net (fanout=4)        1.347   M_snake_snk_bd_pos[4]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.DMUX    Topcd                 0.536   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y58.B1      net (fanout=35)       1.538   render/n0086[3]
    SLICE_X11Y58.B       Tilo                  0.259   render/M_snk_bd_state_q[104]
                                                       render/_n1554<6>11
    SLICE_X18Y38.D1      net (fanout=16)       2.948   render/_n1554<6>1
    SLICE_X18Y38.CLK     Tas                   0.349   render/M_snk_bd_state_q[115]
                                                       render/_n1575<6>1
                                                       render/M_snk_bd_state_q_115
    -------------------------------------------------  ---------------------------
    Total                                     11.157ns (2.645ns logic, 8.512ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  8.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_4 (FF)
  Destination:          render/M_snk_bd_state_q_41 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.214ns (Levels of Logic = 5)
  Clock Path Skew:      0.015ns (0.667 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_4 to render/M_snk_bd_state_q_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_4
    SLICE_X4Y44.A6       net (fanout=4)        1.347   M_snake_snk_bd_pos[4]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.CMUX     Topcc                 0.469   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.C1      net (fanout=2)        1.879   render/n0129[7:0][2]
    SLICE_X12Y52.DMUX    Topcd                 0.536   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<2>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A3      net (fanout=35)       2.070   render/n0086[3]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X23Y50.C5      net (fanout=16)       2.449   render/_n1534<6>1
    SLICE_X23Y50.CLK     Tas                   0.373   render/M_snk_bd_state_q[42]
                                                       render/_n2038<6>1
                                                       render/M_snk_bd_state_q_41
    -------------------------------------------------  ---------------------------
    Total                                     11.214ns (2.669ns logic, 8.545ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  8.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               snake/M_bd_pos_q_6 (FF)
  Destination:          render/M_snk_bd_state_q_43 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.199ns (Levels of Logic = 5)
  Clock Path Skew:      0.007ns (0.659 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: snake/M_bd_pos_q_6 to render/M_snk_bd_state_q_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CMUX     Tshcko                0.576   M_snake_snk_hd_pos[7]
                                                       snake/M_bd_pos_q_6
    SLICE_X4Y44.A2       net (fanout=3)        1.537   M_snake_snk_bd_pos[6]
    SLICE_X4Y44.AMUX     Topaa                 0.456   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_5
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd1_cy<5>
    SLICE_X6Y43.C3       net (fanout=1)        0.800   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_2
    SLICE_X6Y43.DMUX     Topcd                 0.493   render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy[3]
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_lut<2>
                                                       render/Maddsub_snk_bd_pos[7]_PWR_20_o_MuLt_6_OUT_Madd_cy<3>
    SLICE_X12Y52.D1      net (fanout=2)        1.773   render/n0129[7:0][3]
    SLICE_X12Y52.DMUX    Topdd                 0.463   render/Maddsub_n0131_Madd_cy[3]
                                                       render/Maddsub_n0131_Madd_lut<3>
                                                       render/Maddsub_n0131_Madd_cy<3>
    SLICE_X11Y36.A3      net (fanout=35)       2.070   render/n0086[3]
    SLICE_X11Y36.A       Tilo                  0.259   render/M_snk_bd_state_q[91]
                                                       render/_n1534<6>11
    SLICE_X18Y52.A1      net (fanout=16)       2.423   render/_n1534<6>1
    SLICE_X18Y52.CLK     Tas                   0.349   render/M_snk_bd_state_q[47]
                                                       render/_n2024<6>1
                                                       render/M_snk_bd_state_q_43
    -------------------------------------------------  ---------------------------
    Total                                     11.199ns (2.596ns logic, 8.603ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_0/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_1/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_2/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[3]/CLK
  Logical resource: render/muxclk/M_ctr_q_3/CK
  Location pin: SLICE_X16Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_4/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_5/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_6/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[7]/CLK
  Logical resource: render/muxclk/M_ctr_q_7/CK
  Location pin: SLICE_X16Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_8/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_9/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_10/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[11]/CLK
  Logical resource: render/muxclk/M_ctr_q_11/CK
  Location pin: SLICE_X16Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_12/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_13/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_14/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: render/muxclk/M_ctr_q[15]/CLK
  Logical resource: render/muxclk/M_ctr_q_15/CK
  Location pin: SLICE_X16Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_0/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_1/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_2/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[3]/CLK
  Logical resource: timer/M_clk_counter_q_3/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_4/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_5/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_6/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: timer/M_clk_counter_q[7]/CLK
  Logical resource: timer/M_clk_counter_q_7/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_8/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_9/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_10/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[0]/CLK
  Logical resource: timer/M_clk_counter_q_11/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_timer_clk_count[4]/CLK
  Logical resource: timer/M_clk_counter_q_12/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.578|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 311645 paths, 0 nets, and 4581 connections

Design statistics:
   Minimum period:  11.578ns{1}   (Maximum frequency:  86.371MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 04 17:56:30 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 178 MB



