/*
 * Low-Level PCI and SI support for BCM47xx
 *
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * $Id: hndpci.c 1.6 Broadcom SDK $
 */

#include <typedefs.h>
#include <osl.h>
#include <pcicfg.h>
#include <bcmdevs.h>
#include <hndsoc.h>
#include <sbchipc.h>
#include <bcmutils.h>
#include <siutils.h>
#include <pci_core.h>
#include <pcie_core.h>
#include <bcmendian.h>
#include <bcmnvram.h>
#include <hndcpu.h>
#include <hndpci.h>
#include <nicpci.h>

/* For now we need some real Silicon Backplane utils */
#include "siutils_priv.h"

/* debug/trace */
#ifdef BCMDBG_PCI
#define PCI_MSG(args)   printf args
#else
#define PCI_MSG(args)
#endif

/* to free some function memory after boot */
#ifndef linux
#define __init
#endif /* linux */

/* Emulated configuration space */
typedef struct {
    int n;
    uint    size[PCI_BAR_MAX];
} si_bar_cfg_t;
static pci_config_regs si_config_regs[SI_MAXCORES];
static si_bar_cfg_t si_bar_cfg[SI_MAXCORES];

/* Links to emulated and real PCI configuration spaces */
#define MAXFUNCS    2
typedef struct {
    pci_config_regs *emu;   /* emulated PCI config */
    pci_config_regs *pci;   /* real PCI config */
    si_bar_cfg_t *bar;  /* region sizes */
} si_pci_cfg_t;
static si_pci_cfg_t si_pci_cfg[SI_MAXCORES][MAXFUNCS];

/* Special emulated config space for non-existing device */
static pci_config_regs si_pci_null = { 0xffff, 0xffff };

/* Banned cores */
static uint32 pci_ban[SI_MAXCORES] = { 0 }; /* Higher 16bit is coreunit */
static uint pci_banned = 0;

/* CardBus mode */
static bool cardbus = FALSE;

/* Disable PCI host core */
static bool pci_disabled[] = { 
    FALSE,
    TRUE
};

/* Host bridge slot #, default to 0 */
static uint8 pci_hbslot = 0;

/* Internal macros */
#define PCI_SLOTAD_MAP  16  /* SLOT<n> mapps to AD<n+16> */
#define PCI_HBSBCFG_REV 8   /* MIN corerev to access host bridge PCI cfg space from SB */

/* Functions for accessing external PCI configuration space, Assume one-hot slot wiring */
#define PCI_SLOT_MAX    16  /* Max. PCI Slots */

static uint32
config_cmd(si_t *sih, uint bus, uint dev, uint func, uint off)
{
    uint coreidx;
    sbpciregs_t *pci;
    uint32 addr = 0, *sbtopci1;
    osl_t *osh;
    uint8 port;

    /* CardBusMode supports only one device */
    if (cardbus && dev > 1)
        return 0;

    /* Convert logical bus to physical port/bus for following processing */
    port = PCIE_GET_PORT_BY_BUS(bus);
    if (port == 1) {
        /* 1-based bus number */
        bus = bus - PCIE_PORT1_BUS_START + 1;
    }

    osh = si_osh(sih);

    coreidx = si_coreidx(sih);
    pci = (sbpciregs_t *)si_setcore(sih, PCI_CORE_ID, port);

    if (pci) {
        sbtopci1 = &pci->sbtopci1;
    } else {
        sbpcieregs_t *pcie;

        pcie = (sbpcieregs_t *)si_setcore(sih, PCIE_CORE_ID, port);

        /* Issue config commands only when the data link is up (atleast
         * one external pcie device is present).
         */
        if (pcie && (dev < 2) &&
            (pcie_readreg(osh, pcie, PCIE_PCIEREGS,
            PCIE_DLLP_LSREG) & PCIE_DLLP_LSREG_LINKUP)) {
            sbtopci1 = &pcie->sbtopcie1;
        } else {
            si_setcoreidx(sih, coreidx);
            return 0;
        }
    }


    /* Type 0 transaction */
    if (bus == 1) {
        /* Skip unwired slots */
        if (dev < PCI_SLOT_MAX) {
            /* Slide the PCI window to the appropriate slot */
            if (pci) {
                uint32 win;

                win = (SBTOPCI_CFG0 |
                    ((1 << (dev + PCI_SLOTAD_MAP)) & SBTOPCI1_MASK));
                W_REG(osh, sbtopci1, win);
                addr = (SI_PCI_CFG(port) |
                    ((1 << (dev + PCI_SLOTAD_MAP)) & ~SBTOPCI1_MASK) |
                    (func << PCICFG_FUN_SHIFT) |
                    (off & ~3));
            } else {
                W_REG(osh, sbtopci1, SBTOPCI_CFG0);
                addr = (SI_PCI_CFG(port) |
                    (dev << PCIECFG_SLOT_SHIFT) |
                    (func << PCIECFG_FUN_SHIFT) |
                    (off & ~3));
            }
        }
    } else {
        /* Type 1 transaction */
        addr = SI_PCI_CFG(port);
        if (pci) {
            addr |= PCI_CONFIG_ADDR(bus, dev, func, (off & ~3));
            
            /* 
             * Higher bus bits (which lets the address exceed the 64MB space)
             * should be specified in sbtopci1's UpperAddress.
             */
            W_REG(osh, sbtopci1, SBTOPCI_CFG1 | (addr & SBTOPCI1_MASK));

            /* To not exceed the 64MB space (by using UA instead) */
            addr &= ~SBTOPCI1_MASK;
        } else {
            addr |= PCIE_CONFIG_ADDR((bus - 1), dev, func, (off & ~3));

            /* 
             * Higher bus bits (which lets the address exceed the 64MB space)
             * should be specified in sbtopci1's UpperAddress.
             */
            W_REG(osh, sbtopci1, SBTOPCI_CFG1 | (addr & SBTOPCIE1_MASK));
            
            /* To not exceed the 64MB space (by using UA instead) */
            addr &= ~SBTOPCIE1_MASK;
        }
    }

    si_setcoreidx(sih, coreidx);

    return addr;
}

/*
 * Read host bridge PCI config registers from Silicon Backplane ( >= rev8 ).
 *
 * It returns TRUE to indicate that access to the host bridge's pci config
 * from SI is ok, and values in 'addr' and 'val' are valid.
 *
 * It can only read registers at multiple of 4-bytes. Callers must pick up
 * needed bytes from 'val' based on 'off' value. Value in 'addr' reflects
 * the register address where value in 'val' is read.
 */
static bool
si_pcihb_read_config(si_t *sih, uint bus, uint dev, uint func, uint off, uint32 **addr,
    uint32 *val)
{
    sbpciregs_t *pci;
    osl_t *osh;
    uint coreidx;
    bool ret = FALSE;
    uint8 port;

    /* sanity check */
    ASSERT(PCIE_IS_BUS_HOST_BRIDGE(bus));
    ASSERT(dev == pci_hbslot);

    /* we support only two functions on device 0 */
    if (func > 1)
        return FALSE;

    /* Convert logical bus to physical port/bus for following processing */
    port = PCIE_GET_PORT_BY_BUS(bus);

    osh = si_osh(sih);

    /* read pci config when core rev >= 8 */
    coreidx = si_coreidx(sih);
    pci = (sbpciregs_t *)si_setcore(sih, PCI_CORE_ID, port);
    if (pci) {
        if (si_corerev(sih) >= PCI_HBSBCFG_REV) {
            *addr = (uint32 *)&pci->pcicfg[func][off >> 2];
            *val = R_REG(osh, *addr);
            ret = TRUE;
        }
    } else {
        sbpcieregs_t *pcie;

        /* read pcie config */
        pcie = (sbpcieregs_t *)si_setcore(sih, PCIE_CORE_ID, port);
        if (pcie) {
            if (off < 0x100) {
                /* Direct access */
                *addr = (uint32 *)&pcie->pciecfg[func][off >> 2];
                *val = R_REG(osh, *addr);
            } else {
                /* Indirect access */
                *val = pcie_readreg(osh, pcie, PCIE_CONFIGREGS, off);
            }
            ret = TRUE;
        }
    }

    si_setcoreidx(sih, coreidx);

    return ret;
}

int
extpci_read_config(si_t *sih, uint bus, uint dev, uint func, uint off, void *buf, int len)
{
    uint32 addr = 0, *reg = NULL, val;
    int ret = 0;

    /*
     * Set value to -1 when:
     *  flag 'pci_disabled' is true;
     *  value of 'addr' is zero;
     *  REG_MAP() fails;
     */
    if (pci_disabled[PCIE_GET_PORT_BY_BUS(bus)]) {
        val = 0xffffffff;
    } else if (PCIE_IS_BUS_HOST_BRIDGE(bus) && dev == pci_hbslot) {
        if (!si_pcihb_read_config(sih, bus, dev, func, off, &reg, &val)) {
            return -1;
        }
    } else if (((addr = config_cmd(sih, bus, dev, func, off)) == 0) ||
             ((reg = (uint32 *)REG_MAP(addr, len)) == 0) ||
             ((val = *(volatile uint32*)reg) == 0xffffffff)) {
        PCI_MSG(("%s: Failed to read!\n", __FUNCTION__));
        val = 0xffffffff;
    }

    PCI_MSG(("%s: 0x%x <= 0x%p(0x%x), len %d, off 0x%x, buf 0x%p\n",
           __FUNCTION__, val, reg, addr, len, off, buf));

    val >>= 8 * (off & 3);
    if (len == 4)
        *((uint32 *)buf) = val;
    else if (len == 2)
        *((uint16 *)buf) = (uint16) val;
    else if (len == 1)
        *((uint8 *)buf) = (uint8) val;
    else
        ret = -1;

    if (reg && addr)
        REG_UNMAP(reg);

    return ret;
}

int
extpci_write_config(si_t *sih, uint bus, uint dev, uint func, uint off, void *buf, int len)
{
    osl_t *osh;
    uint32 addr = 0, *reg = NULL, val;
    int ret = 0;

    osh = si_osh(sih);

    /*
     * Ignore write attempt when:
     *  flag 'pci_disabled' is true;
     *  value of 'addr' is zero;
     *  REG_MAP() fails;
     */
    if (pci_disabled[PCIE_GET_PORT_BY_BUS(bus)]) {
        return 0;
    } else if (PCIE_IS_BUS_HOST_BRIDGE(bus) && dev == pci_hbslot) {
        if (!si_pcihb_read_config(sih, bus, dev, func, off, &reg, &val)) {
            return -1;
        }
    } else if (((addr = config_cmd(sih, bus, dev, func, off)) == 0) ||
             ((reg = (uint32 *)REG_MAP(addr, len)) == 0)) {
        PCI_MSG(("%s: Failed to write!\n", __FUNCTION__));
        goto done;
    }

    if (len == 4)
        val = *((uint32 *)buf);
    else if (len == 2) {
        val &= ~(0xffff << (8 * (off & 3)));
        val |= *((uint16 *)buf) << (8 * (off & 3));
    } else if (len == 1) {
        val &= ~(0xff << (8 * (off & 3)));
        val |= *((uint8 *)buf) << (8 * (off & 3));
    } else {
        ret = -1;
        goto done;
    }

    PCI_MSG(("%s: 0x%x => 0x%p\n", __FUNCTION__, val, reg));

    W_REG(osh, reg, val);
    
    /* 
     * Workaround for PCIE transaction ordering issue 
     * 
     * For PCIE config write: write then read back
     * For PCIE memory write: write then sync (with Config7.ES set)
     */
    val = R_REG(osh, reg);

done:
    if (reg && addr)
        REG_UNMAP(reg);

    return ret;
}

/*
 * Must access emulated PCI configuration at these locations even when
 * the real PCI config space exists and is accessible.
 *
 * PCI_CFG_VID (0x00)
 * PCI_CFG_DID (0x02)
 * PCI_CFG_PROGIF (0x09)
 * PCI_CFG_SUBCL  (0x0a)
 * PCI_CFG_BASECL (0x0b)
 * PCI_CFG_HDR (0x0e)
 * PCI_CFG_INT (0x3c)
 * PCI_CFG_PIN (0x3d)
 */
#define FORCE_EMUCFG(off, len) \
    ((off == PCI_CFG_VID) || (off == PCI_CFG_DID) || \
     (off == PCI_CFG_PROGIF) || \
     (off == PCI_CFG_SUBCL) || (off == PCI_CFG_BASECL) || \
     (off == PCI_CFG_HDR) || \
     (off == PCI_CFG_INT) || (off == PCI_CFG_PIN))

/* Sync the emulation registers and the real PCI config registers. */
static void
si_pcid_read_config(si_t *sih, uint coreidx, si_pci_cfg_t *cfg, uint off, uint len)
{
    osl_t *osh;
    uint oldidx;

    ASSERT(cfg);
    ASSERT(cfg->emu);
    ASSERT(cfg->pci);

    /* decide if real PCI config register access is necessary */
    if (FORCE_EMUCFG(off, len))
        return;

    osh = si_osh(sih);

    /* access to the real pci config space only when the core is up */
    oldidx = si_coreidx(sih);
    si_setcoreidx(sih, coreidx);
    if (si_iscoreup(sih)) {
        if (len == 4)
            *(uint32 *)((ulong)cfg->emu + off) =
                    htol32(R_REG(osh, (uint32 *)((ulong)cfg->pci + off)));
        else if (len == 2)
            *(uint16 *)((ulong)cfg->emu + off) =
                    htol16(R_REG(osh, (uint16 *)((ulong)cfg->pci + off)));
        else if (len == 1)
            *(uint8 *)((ulong)cfg->emu + off) =
                    R_REG(osh, (uint8 *)((ulong)cfg->pci + off));
    }
    si_setcoreidx(sih, oldidx);
}

static void
si_pcid_write_config(si_t *sih, uint coreidx, si_pci_cfg_t *cfg, uint off, uint len)
{
    osl_t *osh;
    uint oldidx;

    ASSERT(cfg);
    ASSERT(cfg->emu);
    ASSERT(cfg->pci);

    osh = si_osh(sih);

    /* decide if real PCI config register access is necessary */
    if (FORCE_EMUCFG(off, len))
        return;

    /* access to the real pci config space only when the core is up */
    oldidx = si_coreidx(sih);
    si_setcoreidx(sih, coreidx);
    if (si_iscoreup(sih)) {
        if (len == 4)
            W_REG(osh, (uint32 *)((ulong)cfg->pci + off),
                  ltoh32(*(uint32 *)((ulong)cfg->emu + off)));
        else if (len == 2)
            W_REG(osh, (uint16 *)((ulong)cfg->pci + off),
                  ltoh16(*(uint16 *)((ulong)cfg->emu + off)));
        else if (len == 1)
            W_REG(osh, (uint8 *)((ulong)cfg->pci + off),
                  *(uint8 *)((ulong)cfg->emu + off));
    }
    si_setcoreidx(sih, oldidx);
}

/*
 * Functions for accessing translated SI configuration space
 */
static int
si_read_config(si_t *sih, uint bus, uint dev, uint func, uint off, void *buf, int len)
{
    pci_config_regs *cfg;

    if (dev >= SI_MAXCORES || func >= MAXFUNCS || (off + len) > sizeof(pci_config_regs))
        return -1;

    cfg = si_pci_cfg[dev][func].emu;

    ASSERT(ISALIGNED(off, len));
    ASSERT(ISALIGNED((uintptr)buf, len));

    /* use special config space if the device does not exist */
    if (!cfg)
        cfg = &si_pci_null;
    /* sync emulation with real PCI config if necessary */
    else if (si_pci_cfg[dev][func].pci)
        si_pcid_read_config(sih, dev, &si_pci_cfg[dev][func], off, len);

    if (len == 4)
        *((uint32 *)buf) = ltoh32(*((uint32 *)((ulong) cfg + off)));
    else if (len == 2)
        *((uint16 *)buf) = ltoh16(*((uint16 *)((ulong) cfg + off)));
    else if (len == 1)
        *((uint8 *)buf) = *((uint8 *)((ulong) cfg + off));
    else
        return -1;

    return 0;
}

static int
si_write_config(si_t *sih, uint bus, uint dev, uint func, uint off, void *buf, int len)
{
    uint coreidx;
    void *regs;
    pci_config_regs *cfg;
    osl_t *osh;
    si_bar_cfg_t *bar;

    if (dev >= SI_MAXCORES || func >= MAXFUNCS || (off + len) > sizeof(pci_config_regs))
        return -1;
    cfg = si_pci_cfg[dev][func].emu;
    if (!cfg)
        return -1;

    ASSERT(ISALIGNED(off, len));
    ASSERT(ISALIGNED((uintptr)buf, len));

    osh = si_osh(sih);

    /* Emulate BAR sizing */
    if (off >= OFFSETOF(pci_config_regs, base[0]) &&
        off <= OFFSETOF(pci_config_regs, base[3]) &&
        len == 4 && *((uint32 *)buf) == ~0) {
        coreidx = si_coreidx(sih);
        if ((regs = si_setcoreidx(sih, dev))) {
            bar = si_pci_cfg[dev][func].bar;
            /* Highest numbered address match register */
            if (off == OFFSETOF(pci_config_regs, base[0]))
                cfg->base[0] = ~(bar->size[0] - 1);
            else if (off == OFFSETOF(pci_config_regs, base[1]) && bar->n >= 1)
                cfg->base[1] = ~(bar->size[1] - 1);
            else if (off == OFFSETOF(pci_config_regs, base[2]) && bar->n >= 2)
                cfg->base[2] = ~(bar->size[2] - 1);
            else if (off == OFFSETOF(pci_config_regs, base[3]) && bar->n >= 3)
                cfg->base[3] = ~(bar->size[3] - 1);
        }
        si_setcoreidx(sih, coreidx);
    }else if (off == OFFSETOF(pci_config_regs, baserom)&&
        len == 4 && *((uint32 *) buf) == ~PCIE_ROM_ADDRESS_ENABLE) { 
        cfg->baserom = 0; 
    }else if (len == 4)
        *((uint32 *)((ulong) cfg + off)) = htol32(*((uint32 *)buf));
    else if (len == 2)
        *((uint16 *)((ulong) cfg + off)) = htol16(*((uint16 *)buf));
    else if (len == 1)
        *((uint8 *)((ulong) cfg + off)) = *((uint8 *)buf);
    else
        return -1;

    /* sync emulation with real PCI config if necessary */
    if (si_pci_cfg[dev][func].pci)
        si_pcid_write_config(sih, dev, &si_pci_cfg[dev][func], off, len);

    return 0;
}

int
hndpci_read_config(si_t *sih, uint bus, uint dev, uint func, uint off, void *buf, int len)
{
    if (bus == 0)
        return si_read_config(sih, bus, dev, func, off, buf, len);
    else
        return extpci_read_config(sih, bus, dev, func, off, buf, len);
}

int
hndpci_write_config(si_t *sih, uint bus, uint dev, uint func, uint off, void *buf, int len)
{
    if (bus == 0)
        return si_write_config(sih, bus, dev, func, off, buf, len);
    else
        return extpci_write_config(sih, bus, dev, func, off, buf, len);
}

void
hndpci_ban(uint16 core, uint8 unit)
{
    if (unit > 1) {
        return;
    }
    if (pci_banned < ARRAYSIZE(pci_ban))
        pci_ban[pci_banned++] = (((uint32)unit) << 16) | core;
}

/*
 * Initiliaze PCI core. Return 0 after a successful initialization. Otherwise
 *  return -1 to indicate there is no PCI core and return 1 to indicate PCI core is disabled.
 */
int __init
hndpci_init_pci(si_t *sih, uint8 port)
{
    uint chip, chiprev, chippkg, host;
    uint32 boardflags;
    sbpciregs_t *pci;
    sbpcieregs_t *pcie = NULL;
    uint32 val;
    int ret = 0;
    char *hbslot;
    osl_t *osh;

    chip = sih->chip;
    chiprev = sih->chiprev;
    chippkg = sih->chippkg;

    osh = si_osh(sih);

    pci = (sbpciregs_t *)si_setcore(sih, PCI_CORE_ID, port);
    if (pci == NULL) {
        pcie = (sbpcieregs_t *)si_setcore(sih, PCIE_CORE_ID, port);
        if (pcie == NULL) {
            printf("PCI: no core for port %d\n", port);
            pci_disabled[port] = TRUE;
            return -1;
        }
    }

    boardflags = (uint32) getintvar(NULL, "boardflags");

    /*
     * The 200-pin BCM4712 package does not bond out PCI. Even when
     * PCI is bonded out, some boards may leave the pins floating.
     */
    if (((chip == BCM4712_CHIP_ID) && ((chippkg == BCM4712SMALL_PKG_ID) ||
        (chippkg == BCM4712MID_PKG_ID))) || (boardflags & BFL_NOPCI))
        pci_disabled[port] = TRUE;

    /* Enable the core */
    if (!pci_disabled[port]) {
        si_core_reset(sih, 0, 0);
    }

    /*
     * If the PCI core should not be touched (disabled, not bonded
     * out, or pins floating), do not even attempt to access core
     * registers. Otherwise, try to determine if it is in host mode.
     */
    if (pci_disabled[port])
        host = 0;
    else
        host = !BUSPROBE(val, (pci ? &pci->control : &pcie->control));

    if (!host) {
        ret = 1;

        /* Disable PCI interrupts in client mode */
        si_setint(sih, -1);

        /* Disable the PCI bridge in client mode */
        hndpci_ban(pci? PCI_CORE_ID : PCIE_CORE_ID, port);

        /* 
         * XXX: In QT, this will cause QTPC to hang.
         *      Need to check if it's ok in silicon.
            si_core_disable(sih, 0);
         */

        printf("PCI: Disabled for port %d\n", port);
    } else {
        printf("PCI: Initializing host for %d\n", port);

        /* Disable PCI SBReqeustTimeout for BCM4785 rev. < 2 */
        if (chip == BCM4785_CHIP_ID && chiprev < 2) {
            sbconfig_t *sb;
            sb = (sbconfig_t *)((ulong) pci + SBCONFIGOFF);
            AND_REG(osh, &sb->sbimconfiglow, ~0x00000070);
            sb_commit(sih);
        }

        if (pci) {
            /* Reset the external PCI bus and enable the clock */
            W_REG(osh, &pci->control, 0x5); /* enable tristate drivers */
            W_REG(osh, &pci->control, 0xd); /* enable the PCI clock */
            OSL_DELAY(150);         /* delay > 100 us */
            W_REG(osh, &pci->control, 0xf); /* deassert PCI reset */
            /* Use internal arbiter and park REQ/GRNT at external master 0
             * We will set it later after the bus has been probed
             */
            W_REG(osh, &pci->arbcontrol, PCI_INT_ARB);
            OSL_DELAY(1);           /* delay 1 us */
        } else {
            OSL_DELAY(3000);
            W_REG(osh, &pcie->control, PCIE_RST_OE);
            OSL_DELAY(1000);        /* delay 1 ms */
            W_REG(osh, &pcie->control, PCIE_RST | PCIE_RST_OE);
            OSL_DELAY(1000);        /* delay 1 ms */
        }

        /* Enable CardBusMode */
        cardbus = getintvar(NULL, "cardbus") == 1;
        if (cardbus) {
            printf("PCI: Enabling CardBus\n");
            /* GPIO 1 resets the CardBus device on bcm94710ap */
            si_gpioout(sih, 1, 1, GPIO_DRV_PRIORITY);
            si_gpioouten(sih, 1, 1, GPIO_DRV_PRIORITY);
            W_REG(osh, &pci->sprom[0], R_REG(osh, &pci->sprom[0]) | 0x400);
        }

        if (pci) {
            /* 64 MB I/O access window */
            W_REG(osh, &pci->sbtopci0, SBTOPCI_IO);
            /* 64 MB configuration access window */
            W_REG(osh, &pci->sbtopci1, SBTOPCI_CFG0);
            /* 1 GB memory access window */
            W_REG(osh, &pci->sbtopci2, SBTOPCI_MEM | SI_PCI_DMA);
        } else {
            /* 64 MB I/O access window. On 4716 rev 0, use
             * sbtopcie0 to access the device registers. We
             * can't use address match 2 (1 GB window) region
             * as mips can't generate 64-bit address on the
             * backplane.
             */
            if (chip == BCM53000_CHIP_ID)
                W_REG(osh, &pcie->sbtopcie0, 
                    SBTOPCIE_MEM | SI_PCI_MEM(port) |
                    SBTOPCI_PREF | SBTOPCI_BURST
                    );
            else if ((chip == BCM4716_CHIP_ID) && (chiprev == 0))
                W_REG(osh, &pcie->sbtopcie0, 
                    SBTOPCIE_MEM | SI_PCI_MEM(port) |
                    SBTOPCI_PREF | SBTOPCI_BURST
                );
            else
                W_REG(osh, &pcie->sbtopcie0, SBTOPCIE_IO);

            /* 64 MB configuration access window */
            W_REG(osh, &pcie->sbtopcie1, SBTOPCIE_CFG0);

            /* Large memory access window */
            W_REG(osh, &pcie->sbtopcie2, 
                SBTOPCIE_MEM | SI_PCIE_DMA_HIGH(port) | 
                SBTOPCI_PREF | SBTOPCI_BURST
                );
        }

        /* Host bridge slot # nvram overwrite */
        if ((hbslot = nvram_get("pcihbslot"))) {
            pci_hbslot = bcm_strtoul(hbslot, NULL, 0);
            ASSERT(pci_hbslot < PCI_MAX_DEVICES);
        }

        /* Enable PCI bridge BAR0 memory & master access */
        val = PCI_CMD_MASTER | PCI_CMD_MEMORY;
        hndpci_write_config(
            sih, PCIE_GET_HOST_BRIDGE_BUS(port), 
            pci_hbslot, 0, PCI_CFG_CMD, &val, sizeof(val)
            );

        /* Enable PCI interrupts */
        if (pci)
            W_REG(osh, &pci->intmask, PCI_INTA);
        else
            W_REG(osh, &pcie->intmask, PCI_INTA);
    }

    return ret;
}

/* PR38069: Called after completing fixing up the devices on ext bus. 
 * The parkid parameter is the value to set the pci core parkid.  A value of
 * PCI_PARK_NVRAM will allow the NVRAM to determine the value of parkid, if
 * NVRAM not present than use default which is PCI_PARK_LAST.  If an invalid
 * value is specified for park either by caller or NVRAM than use default option.
 */
void
hndpci_arb_park(si_t *sih, uint parkid)
{
    sbpciregs_t *pci;
    uint pcirev;
    uint32  arb;

    pci = (sbpciregs_t *)si_setcore(sih, PCI_CORE_ID, 0);
    if ((pci == NULL) || pci_disabled) {
        /* Should not happen */
        PCI_MSG(("%s: no PCI core\n", __FUNCTION__));
        return;
    }

    pcirev = si_corerev(sih);

    /* Nothing to do, not supported for these revs */
    if (pcirev < 8)
        return;

    /* Get parkid from NVRAM */
    if (parkid == PCI_PARK_NVRAM) {
        parkid = getintvar(NULL, "parkid");
        if (getvar(NULL, "parkid") == NULL)
            /* Not present in NVRAM use defaults */
            parkid = (pcirev >= 11) ? PCI11_PARKID_LAST : PCI_PARKID_LAST;
    }

    /* Check the parkid is valid, if not set it to default */
    if (parkid > ((pcirev >= 11) ? PCI11_PARKID_LAST : PCI_PARKID_LAST)) {
        printf("%s: Invalid parkid %d\n", __FUNCTION__, parkid);
        parkid = (pcirev >= 11) ? PCI11_PARKID_LAST : PCI_PARKID_LAST;
    }

    /* Now set the parkid */
    arb = R_REG(si_osh(sih), &pci->arbcontrol);
    arb &= ~PCI_PARKID_MASK;
    arb |= parkid << PCI_PARKID_SHIFT;
    W_REG(si_osh(sih), &pci->arbcontrol, arb);
    OSL_DELAY(1);
}

/*
 * Get the PCI region address and size information.
 */
static void __init
hndpci_init_regions(si_t *sih, uint func, pci_config_regs *cfg, si_bar_cfg_t *bar)
{
    bool issb = sih->socitype == SOCI_SB;
    uint i, n;

    if (si_coreid(sih) == USB20H_CORE_ID) {
        uint32 base, base1;

        base = htol32(si_addrspace(sih, 0));
        if (issb) {
            base1 = base + 0x800;   /* OHCI/EHCI */
        } else {
            /* In AI chips EHCI is addrspace 0, OHCI is 1 */
            base1 = base;
            base = htol32(si_addrspace(sih, 1));
        }

        i = bar->n = 1;
        cfg->base[0] = func == 0 ? base : base1;
        bar->size[0] = issb ? 0x800 : 0x1000;
    } else {
        bar->n = n = si_numaddrspaces(sih);
        for (i = 0; i < n; i++) {
            int size = si_addrspacesize(sih, i);

            if (size) {
                /* XXX: Should size be byteswapped too? */
                cfg->base[i] = htol32(si_addrspace(sih, i));
                bar->size[i] = size;
            }
        }
    }
    for (; i < PCI_BAR_MAX; i++) {
        cfg->base[i] = 0;
        bar->size[i] = 0;
    }
}

/*
 * Construct PCI config spaces for SB cores to be accessed as if they were PCI devices.
 */
void __init
hndpci_init_cores(si_t *sih)
{
    uint chiprev, coreidx, i;
    pci_config_regs *cfg, *pci;
    si_bar_cfg_t *bar;
    void *regs;
    osl_t *osh;
    uint16 vendor, device;
    uint16 coreid;
    uint8 class, subclass, progif;
    uint dev;
    uint8 header;
    uint func;

    chiprev = sih->chiprev;
    coreidx = si_coreidx(sih);

    osh = si_osh(sih);

    /* Scan the SI bus */
    bzero(si_config_regs, sizeof(si_config_regs));
    bzero(si_bar_cfg, sizeof(si_bar_cfg));
    bzero(si_pci_cfg, sizeof(si_pci_cfg));
    memset(&si_pci_null, -1, sizeof(si_pci_null));
    cfg = si_config_regs;
    bar = si_bar_cfg;
    for (dev = 0; dev < SI_MAXCORES; dev ++) {
        /* Check if the core exists */
        if (!(regs = si_setcoreidx(sih, dev)))
            continue;

        /* Check if this core is banned */
        coreid = si_coreid(sih);
        for (i = 0; i < pci_banned; i++) {
            if (coreid == (pci_ban[i] & 0xFFFF) && 
                si_coreunit(sih) == (pci_ban[i] >> 16)) {
                break;
            }
        }
        if (i < pci_banned)
            continue;

        for (func = 0; func < MAXFUNCS; ++func) {
            /* Make sure we won't go beyond the limit */
            if (cfg >= &si_config_regs[SI_MAXCORES]) {
                printf("PCI: too many emulated devices\n");
                goto done;
            }

            /* Convert core id to pci id */
            if (si_corepciid(sih, func, &vendor, &device, &class, &subclass,
                             &progif, &header))
                continue;

            /*
             * Differentiate real PCI config from emulated.
             * non zero 'pci' indicate there is a real PCI config space
             * for this device.
             */
            switch (device) {
            case BCM47XX_GIGETH_ID:
                pci = (pci_config_regs *)((uint32)regs + 0x800);
                break;
            case BCM47XX_SATAXOR_ID:
                pci = (pci_config_regs *)((uint32)regs + 0x400);
                break;
            case BCM47XX_ATA100_ID:
                pci = (pci_config_regs *)((uint32)regs + 0x800);
                break;
            default:
                pci = NULL;
                break;
            }
            /* Supported translations */
            cfg->vendor = htol16(vendor);
            cfg->device = htol16(device);
            cfg->rev_id = chiprev;
            cfg->prog_if = progif;
            cfg->sub_class = subclass;
            cfg->base_class = class;
            cfg->header_type = header;
            hndpci_init_regions(sih, func, cfg, bar);
            /* Save core interrupt flag */
            cfg->int_pin = si_flag(sih);
            /* Save core interrupt assignment */
            cfg->int_line = si_irq(sih);
            /* Indicate there is no SROM */
            *((uint32 *)&cfg->sprom_control) = 0xffffffff;

            /* Point to the PCI config spaces */
            si_pci_cfg[dev][func].emu = cfg;
            si_pci_cfg[dev][func].pci = pci;
            si_pci_cfg[dev][func].bar = bar;
            cfg ++;
            bar ++;
        }
    }

done:
    si_setcoreidx(sih, coreidx);
}

/*
 * Initialize PCI core and construct PCI config spaces for SI cores.
 * Must propagate hndpci_init_pci() return value to the caller to let
 * them know the PCI core initialization status.
 */
int __init
hndpci_init(si_t *sih)
{
    int status;
    osl_t *osh = si_osh(sih);

    /* Determine status of PCIE port 0 and 1 */
    {
        chipcregs_t *cc;

        /* Determine whether any of PCIE ports should be disabled */
        cc = (chipcregs_t *)si_setcore(sih, CC_CORE_ID, 0);
        if (!cc) {
            /* Not likely */
            return -1;
        }

        if (R_REG(osh, &cc->chipstatus) & CHIPSTATUS_PCIE_PORT0_ENDPOINT) {
            /* Do not touch PCIE port 0 if it's in endpoint mode */
            pci_disabled[0] = TRUE;
        }
        if (R_REG(osh, &cc->chipstatus) & CHIPSTATUS_PCIE_PORT1_DISABLE) {
            /* PCIE port 1 disabled */
            pci_disabled[1] = TRUE;
        } else {
            pci_disabled[1] = FALSE;
        }
    }

    status = hndpci_init_pci(sih, 0);
    status |= hndpci_init_pci(sih, 1);

    hndpci_init_cores(sih);
    return status;
}
