// Seed: 824438793
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output logic id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    input wand id_6
);
  always begin : LABEL_0
    id_2 <= !1 & id_4;
    id_2 <= -1 - 1;
  end
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input  wand  id_2,
    id_4,
    id_5
);
  initial id_1 <= id_4;
  assign id_4 = -1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2
  );
  always id_0 <= 1;
  wire id_6;
endmodule
