// Seed: 2144106351
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_9 = id_10;
  wire id_14;
  assign id_4 = id_6;
endmodule
module module_1 (
    output supply0 id_0,
    output logic id_1,
    input supply1 id_2,
    input tri1 id_3,
    output logic id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri id_7,
    inout tri1 id_8,
    input tri1 id_9,
    input supply1 id_10
    , id_21,
    output uwire id_11,
    output tri1 id_12
    , id_22, id_23,
    output supply1 id_13,
    output tri1 id_14,
    input wor id_15,
    input wor id_16,
    output logic id_17,
    input supply0 id_18,
    output wor id_19
);
  wire id_24;
  wire id_25;
  ;
  final begin : LABEL_0
    id_4 <= 1'b0;
    id_1 <= id_23;
    id_17 = id_3 == id_18;
    $clog2(77);
    ;
  end
  wire [1 : 1] id_26;
  assign id_22 = {id_15, id_23};
  module_0 modCall_1 (
      id_23,
      id_23,
      id_26,
      id_22,
      id_21,
      id_21,
      id_21,
      id_23,
      id_26,
      id_23,
      id_25,
      id_25,
      id_26
  );
  wire id_27;
  ;
  logic [-1 : -1] id_28;
endmodule
