-- PCIE_HIP_FDAS_reset_bridge_0.vhd

-- Generated using ACDS version 22.2 94

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity PCIE_HIP_FDAS_reset_bridge_0 is
	port (
		clk         : in  std_logic := '0'; --       clk.clk
		in_reset_n  : in  std_logic := '0'; --  in_reset.reset_n
		out_reset_n : out std_logic         -- out_reset.reset_n
	);
end entity PCIE_HIP_FDAS_reset_bridge_0;

architecture rtl of PCIE_HIP_FDAS_reset_bridge_0 is
begin

	out_reset_n <= in_reset_n;

end architecture rtl; -- of PCIE_HIP_FDAS_reset_bridge_0
