<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="demo_tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="\demo_tb(RAM_FPATH=&quot;/home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/compiler_test.vmem&quot;,SYSCLK_PER=10.0) " />
            <top_module name="glbl" />
            <top_module name="ibex_pkg" />
            <top_module name="prim_ram_1p_pkg" />
            <top_module name="vproc_pkg" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="1,000.001 ns"></ZoomEndTime>
      <Cursor1Time time="1,000.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="247"></NameColumnWidth>
      <ValueColumnWidth column_width="60"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="8" />
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/compiler_test.vmem&quot;,SYSCLK_PER=10.0) /clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/compiler_test.vmem&quot;,SYSCLK_PER=10.0) /rst">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/compiler_test.vmem&quot;,SYSCLK_PER=10.0) /rx">
      <obj_property name="ElementShortName">rx</obj_property>
      <obj_property name="ObjectShortName">rx</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/compiler_test.vmem&quot;,SYSCLK_PER=10.0) /tx">
      <obj_property name="ElementShortName">tx</obj_property>
      <obj_property name="ObjectShortName">tx</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/compiler_test.vmem&quot;,SYSCLK_PER=10.0) /soc/vproc/u_core/u_ibex_core/instr_addr_o">
      <obj_property name="ElementShortName">instr_addr_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr_addr_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/compiler_test.vmem&quot;,SYSCLK_PER=10.0) /soc/vproc/u_core/u_ibex_core/cpi_instr_o">
      <obj_property name="ElementShortName">cpi_instr_o[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpi_instr_o[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/\demo_tb(RAM_FPATH=&quot;/home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/compiler_test.vmem&quot;,SYSCLK_PER=10.0) /soc/vproc/cpi_instr">
      <obj_property name="ElementShortName">cpi_instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">cpi_instr[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/\demo_tb(RAM_FPATH=&quot;/home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/compiler_test.vmem&quot;,SYSCLK_PER=10.0) /soc/vproc/cpi_instr_illegal">
      <obj_property name="ElementShortName">cpi_instr_illegal</obj_property>
      <obj_property name="ObjectShortName">cpi_instr_illegal</obj_property>
   </wvobject>
</wave_config>
