
tilt_controlled_controller_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007114  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c8  080071d0  080071d0  000171d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007398  08007398  00020100  2**0
                  CONTENTS
  4 .ARM          00000000  08007398  08007398  00020100  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007398  08007398  00020100  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007398  08007398  00017398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800739c  0800739c  0001739c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000100  20000000  080073a0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000208  20000100  080074a0  00020100  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000308  080074a0  00020308  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dcaa  00000000  00000000  00020128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020bb  00000000  00000000  0002ddd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab0  00000000  00000000  0002fe90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009d8  00000000  00000000  00030940  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002641  00000000  00000000  00031318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e85c  00000000  00000000  00033959  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a13ab  00000000  00000000  000421b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e3560  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002954  00000000  00000000  000e35b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000100 	.word	0x20000100
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080071b8 	.word	0x080071b8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000104 	.word	0x20000104
 8000100:	080071b8 	.word	0x080071b8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_cdrcmple>:
 800021c:	4684      	mov	ip, r0
 800021e:	0010      	movs	r0, r2
 8000220:	4662      	mov	r2, ip
 8000222:	468c      	mov	ip, r1
 8000224:	0019      	movs	r1, r3
 8000226:	4663      	mov	r3, ip
 8000228:	e000      	b.n	800022c <__aeabi_cdcmpeq>
 800022a:	46c0      	nop			; (mov r8, r8)

0800022c <__aeabi_cdcmpeq>:
 800022c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800022e:	f001 fa2f 	bl	8001690 <__ledf2>
 8000232:	2800      	cmp	r0, #0
 8000234:	d401      	bmi.n	800023a <__aeabi_cdcmpeq+0xe>
 8000236:	2100      	movs	r1, #0
 8000238:	42c8      	cmn	r0, r1
 800023a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800023c <__aeabi_dcmpeq>:
 800023c:	b510      	push	{r4, lr}
 800023e:	f001 f97f 	bl	8001540 <__eqdf2>
 8000242:	4240      	negs	r0, r0
 8000244:	3001      	adds	r0, #1
 8000246:	bd10      	pop	{r4, pc}

08000248 <__aeabi_dcmplt>:
 8000248:	b510      	push	{r4, lr}
 800024a:	f001 fa21 	bl	8001690 <__ledf2>
 800024e:	2800      	cmp	r0, #0
 8000250:	db01      	blt.n	8000256 <__aeabi_dcmplt+0xe>
 8000252:	2000      	movs	r0, #0
 8000254:	bd10      	pop	{r4, pc}
 8000256:	2001      	movs	r0, #1
 8000258:	bd10      	pop	{r4, pc}
 800025a:	46c0      	nop			; (mov r8, r8)

0800025c <__aeabi_dcmple>:
 800025c:	b510      	push	{r4, lr}
 800025e:	f001 fa17 	bl	8001690 <__ledf2>
 8000262:	2800      	cmp	r0, #0
 8000264:	dd01      	ble.n	800026a <__aeabi_dcmple+0xe>
 8000266:	2000      	movs	r0, #0
 8000268:	bd10      	pop	{r4, pc}
 800026a:	2001      	movs	r0, #1
 800026c:	bd10      	pop	{r4, pc}
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_dcmpgt>:
 8000270:	b510      	push	{r4, lr}
 8000272:	f001 f9a7 	bl	80015c4 <__gedf2>
 8000276:	2800      	cmp	r0, #0
 8000278:	dc01      	bgt.n	800027e <__aeabi_dcmpgt+0xe>
 800027a:	2000      	movs	r0, #0
 800027c:	bd10      	pop	{r4, pc}
 800027e:	2001      	movs	r0, #1
 8000280:	bd10      	pop	{r4, pc}
 8000282:	46c0      	nop			; (mov r8, r8)

08000284 <__aeabi_dcmpge>:
 8000284:	b510      	push	{r4, lr}
 8000286:	f001 f99d 	bl	80015c4 <__gedf2>
 800028a:	2800      	cmp	r0, #0
 800028c:	da01      	bge.n	8000292 <__aeabi_dcmpge+0xe>
 800028e:	2000      	movs	r0, #0
 8000290:	bd10      	pop	{r4, pc}
 8000292:	2001      	movs	r0, #1
 8000294:	bd10      	pop	{r4, pc}
 8000296:	46c0      	nop			; (mov r8, r8)

08000298 <__aeabi_d2uiz>:
 8000298:	b570      	push	{r4, r5, r6, lr}
 800029a:	2200      	movs	r2, #0
 800029c:	4b0c      	ldr	r3, [pc, #48]	; (80002d0 <__aeabi_d2uiz+0x38>)
 800029e:	0004      	movs	r4, r0
 80002a0:	000d      	movs	r5, r1
 80002a2:	f7ff ffef 	bl	8000284 <__aeabi_dcmpge>
 80002a6:	2800      	cmp	r0, #0
 80002a8:	d104      	bne.n	80002b4 <__aeabi_d2uiz+0x1c>
 80002aa:	0020      	movs	r0, r4
 80002ac:	0029      	movs	r1, r5
 80002ae:	f002 f86f 	bl	8002390 <__aeabi_d2iz>
 80002b2:	bd70      	pop	{r4, r5, r6, pc}
 80002b4:	4b06      	ldr	r3, [pc, #24]	; (80002d0 <__aeabi_d2uiz+0x38>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	0020      	movs	r0, r4
 80002ba:	0029      	movs	r1, r5
 80002bc:	f001 fcb8 	bl	8001c30 <__aeabi_dsub>
 80002c0:	f002 f866 	bl	8002390 <__aeabi_d2iz>
 80002c4:	2380      	movs	r3, #128	; 0x80
 80002c6:	061b      	lsls	r3, r3, #24
 80002c8:	469c      	mov	ip, r3
 80002ca:	4460      	add	r0, ip
 80002cc:	e7f1      	b.n	80002b2 <__aeabi_d2uiz+0x1a>
 80002ce:	46c0      	nop			; (mov r8, r8)
 80002d0:	41e00000 	.word	0x41e00000

080002d4 <__aeabi_fadd>:
 80002d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002d6:	46c6      	mov	lr, r8
 80002d8:	0243      	lsls	r3, r0, #9
 80002da:	0a5b      	lsrs	r3, r3, #9
 80002dc:	024e      	lsls	r6, r1, #9
 80002de:	0045      	lsls	r5, r0, #1
 80002e0:	004f      	lsls	r7, r1, #1
 80002e2:	00da      	lsls	r2, r3, #3
 80002e4:	0fc4      	lsrs	r4, r0, #31
 80002e6:	469c      	mov	ip, r3
 80002e8:	0a70      	lsrs	r0, r6, #9
 80002ea:	4690      	mov	r8, r2
 80002ec:	b500      	push	{lr}
 80002ee:	0e2d      	lsrs	r5, r5, #24
 80002f0:	0e3f      	lsrs	r7, r7, #24
 80002f2:	0fc9      	lsrs	r1, r1, #31
 80002f4:	09b6      	lsrs	r6, r6, #6
 80002f6:	428c      	cmp	r4, r1
 80002f8:	d04b      	beq.n	8000392 <__aeabi_fadd+0xbe>
 80002fa:	1bea      	subs	r2, r5, r7
 80002fc:	2a00      	cmp	r2, #0
 80002fe:	dd36      	ble.n	800036e <__aeabi_fadd+0x9a>
 8000300:	2f00      	cmp	r7, #0
 8000302:	d061      	beq.n	80003c8 <__aeabi_fadd+0xf4>
 8000304:	2dff      	cmp	r5, #255	; 0xff
 8000306:	d100      	bne.n	800030a <__aeabi_fadd+0x36>
 8000308:	e0ad      	b.n	8000466 <__aeabi_fadd+0x192>
 800030a:	2380      	movs	r3, #128	; 0x80
 800030c:	04db      	lsls	r3, r3, #19
 800030e:	431e      	orrs	r6, r3
 8000310:	2a1b      	cmp	r2, #27
 8000312:	dc00      	bgt.n	8000316 <__aeabi_fadd+0x42>
 8000314:	e0d3      	b.n	80004be <__aeabi_fadd+0x1ea>
 8000316:	2001      	movs	r0, #1
 8000318:	4643      	mov	r3, r8
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	0143      	lsls	r3, r0, #5
 800031e:	d400      	bmi.n	8000322 <__aeabi_fadd+0x4e>
 8000320:	e08c      	b.n	800043c <__aeabi_fadd+0x168>
 8000322:	0180      	lsls	r0, r0, #6
 8000324:	0987      	lsrs	r7, r0, #6
 8000326:	0038      	movs	r0, r7
 8000328:	f002 f8be 	bl	80024a8 <__clzsi2>
 800032c:	3805      	subs	r0, #5
 800032e:	4087      	lsls	r7, r0
 8000330:	4285      	cmp	r5, r0
 8000332:	dc00      	bgt.n	8000336 <__aeabi_fadd+0x62>
 8000334:	e0b6      	b.n	80004a4 <__aeabi_fadd+0x1d0>
 8000336:	1a2d      	subs	r5, r5, r0
 8000338:	48b3      	ldr	r0, [pc, #716]	; (8000608 <__aeabi_fadd+0x334>)
 800033a:	4038      	ands	r0, r7
 800033c:	0743      	lsls	r3, r0, #29
 800033e:	d004      	beq.n	800034a <__aeabi_fadd+0x76>
 8000340:	230f      	movs	r3, #15
 8000342:	4003      	ands	r3, r0
 8000344:	2b04      	cmp	r3, #4
 8000346:	d000      	beq.n	800034a <__aeabi_fadd+0x76>
 8000348:	3004      	adds	r0, #4
 800034a:	0143      	lsls	r3, r0, #5
 800034c:	d400      	bmi.n	8000350 <__aeabi_fadd+0x7c>
 800034e:	e078      	b.n	8000442 <__aeabi_fadd+0x16e>
 8000350:	1c6a      	adds	r2, r5, #1
 8000352:	2dfe      	cmp	r5, #254	; 0xfe
 8000354:	d065      	beq.n	8000422 <__aeabi_fadd+0x14e>
 8000356:	0180      	lsls	r0, r0, #6
 8000358:	0a43      	lsrs	r3, r0, #9
 800035a:	469c      	mov	ip, r3
 800035c:	b2d2      	uxtb	r2, r2
 800035e:	4663      	mov	r3, ip
 8000360:	05d0      	lsls	r0, r2, #23
 8000362:	4318      	orrs	r0, r3
 8000364:	07e4      	lsls	r4, r4, #31
 8000366:	4320      	orrs	r0, r4
 8000368:	bc80      	pop	{r7}
 800036a:	46b8      	mov	r8, r7
 800036c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800036e:	2a00      	cmp	r2, #0
 8000370:	d035      	beq.n	80003de <__aeabi_fadd+0x10a>
 8000372:	1b7a      	subs	r2, r7, r5
 8000374:	2d00      	cmp	r5, #0
 8000376:	d000      	beq.n	800037a <__aeabi_fadd+0xa6>
 8000378:	e0af      	b.n	80004da <__aeabi_fadd+0x206>
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d100      	bne.n	8000382 <__aeabi_fadd+0xae>
 8000380:	e0a7      	b.n	80004d2 <__aeabi_fadd+0x1fe>
 8000382:	1e53      	subs	r3, r2, #1
 8000384:	2a01      	cmp	r2, #1
 8000386:	d100      	bne.n	800038a <__aeabi_fadd+0xb6>
 8000388:	e12f      	b.n	80005ea <__aeabi_fadd+0x316>
 800038a:	2aff      	cmp	r2, #255	; 0xff
 800038c:	d069      	beq.n	8000462 <__aeabi_fadd+0x18e>
 800038e:	001a      	movs	r2, r3
 8000390:	e0aa      	b.n	80004e8 <__aeabi_fadd+0x214>
 8000392:	1be9      	subs	r1, r5, r7
 8000394:	2900      	cmp	r1, #0
 8000396:	dd70      	ble.n	800047a <__aeabi_fadd+0x1a6>
 8000398:	2f00      	cmp	r7, #0
 800039a:	d037      	beq.n	800040c <__aeabi_fadd+0x138>
 800039c:	2dff      	cmp	r5, #255	; 0xff
 800039e:	d062      	beq.n	8000466 <__aeabi_fadd+0x192>
 80003a0:	2380      	movs	r3, #128	; 0x80
 80003a2:	04db      	lsls	r3, r3, #19
 80003a4:	431e      	orrs	r6, r3
 80003a6:	291b      	cmp	r1, #27
 80003a8:	dc00      	bgt.n	80003ac <__aeabi_fadd+0xd8>
 80003aa:	e0b0      	b.n	800050e <__aeabi_fadd+0x23a>
 80003ac:	2001      	movs	r0, #1
 80003ae:	4440      	add	r0, r8
 80003b0:	0143      	lsls	r3, r0, #5
 80003b2:	d543      	bpl.n	800043c <__aeabi_fadd+0x168>
 80003b4:	3501      	adds	r5, #1
 80003b6:	2dff      	cmp	r5, #255	; 0xff
 80003b8:	d033      	beq.n	8000422 <__aeabi_fadd+0x14e>
 80003ba:	2301      	movs	r3, #1
 80003bc:	4a93      	ldr	r2, [pc, #588]	; (800060c <__aeabi_fadd+0x338>)
 80003be:	4003      	ands	r3, r0
 80003c0:	0840      	lsrs	r0, r0, #1
 80003c2:	4010      	ands	r0, r2
 80003c4:	4318      	orrs	r0, r3
 80003c6:	e7b9      	b.n	800033c <__aeabi_fadd+0x68>
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d100      	bne.n	80003ce <__aeabi_fadd+0xfa>
 80003cc:	e083      	b.n	80004d6 <__aeabi_fadd+0x202>
 80003ce:	1e51      	subs	r1, r2, #1
 80003d0:	2a01      	cmp	r2, #1
 80003d2:	d100      	bne.n	80003d6 <__aeabi_fadd+0x102>
 80003d4:	e0d8      	b.n	8000588 <__aeabi_fadd+0x2b4>
 80003d6:	2aff      	cmp	r2, #255	; 0xff
 80003d8:	d045      	beq.n	8000466 <__aeabi_fadd+0x192>
 80003da:	000a      	movs	r2, r1
 80003dc:	e798      	b.n	8000310 <__aeabi_fadd+0x3c>
 80003de:	27fe      	movs	r7, #254	; 0xfe
 80003e0:	1c6a      	adds	r2, r5, #1
 80003e2:	4217      	tst	r7, r2
 80003e4:	d000      	beq.n	80003e8 <__aeabi_fadd+0x114>
 80003e6:	e086      	b.n	80004f6 <__aeabi_fadd+0x222>
 80003e8:	2d00      	cmp	r5, #0
 80003ea:	d000      	beq.n	80003ee <__aeabi_fadd+0x11a>
 80003ec:	e0b7      	b.n	800055e <__aeabi_fadd+0x28a>
 80003ee:	4643      	mov	r3, r8
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d100      	bne.n	80003f6 <__aeabi_fadd+0x122>
 80003f4:	e0f3      	b.n	80005de <__aeabi_fadd+0x30a>
 80003f6:	2200      	movs	r2, #0
 80003f8:	2e00      	cmp	r6, #0
 80003fa:	d0b0      	beq.n	800035e <__aeabi_fadd+0x8a>
 80003fc:	1b98      	subs	r0, r3, r6
 80003fe:	0143      	lsls	r3, r0, #5
 8000400:	d400      	bmi.n	8000404 <__aeabi_fadd+0x130>
 8000402:	e0fa      	b.n	80005fa <__aeabi_fadd+0x326>
 8000404:	4643      	mov	r3, r8
 8000406:	000c      	movs	r4, r1
 8000408:	1af0      	subs	r0, r6, r3
 800040a:	e797      	b.n	800033c <__aeabi_fadd+0x68>
 800040c:	2e00      	cmp	r6, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_fadd+0x13e>
 8000410:	e0c8      	b.n	80005a4 <__aeabi_fadd+0x2d0>
 8000412:	1e4a      	subs	r2, r1, #1
 8000414:	2901      	cmp	r1, #1
 8000416:	d100      	bne.n	800041a <__aeabi_fadd+0x146>
 8000418:	e0ae      	b.n	8000578 <__aeabi_fadd+0x2a4>
 800041a:	29ff      	cmp	r1, #255	; 0xff
 800041c:	d023      	beq.n	8000466 <__aeabi_fadd+0x192>
 800041e:	0011      	movs	r1, r2
 8000420:	e7c1      	b.n	80003a6 <__aeabi_fadd+0xd2>
 8000422:	2300      	movs	r3, #0
 8000424:	22ff      	movs	r2, #255	; 0xff
 8000426:	469c      	mov	ip, r3
 8000428:	e799      	b.n	800035e <__aeabi_fadd+0x8a>
 800042a:	21fe      	movs	r1, #254	; 0xfe
 800042c:	1c6a      	adds	r2, r5, #1
 800042e:	4211      	tst	r1, r2
 8000430:	d077      	beq.n	8000522 <__aeabi_fadd+0x24e>
 8000432:	2aff      	cmp	r2, #255	; 0xff
 8000434:	d0f5      	beq.n	8000422 <__aeabi_fadd+0x14e>
 8000436:	0015      	movs	r5, r2
 8000438:	4446      	add	r6, r8
 800043a:	0870      	lsrs	r0, r6, #1
 800043c:	0743      	lsls	r3, r0, #29
 800043e:	d000      	beq.n	8000442 <__aeabi_fadd+0x16e>
 8000440:	e77e      	b.n	8000340 <__aeabi_fadd+0x6c>
 8000442:	08c3      	lsrs	r3, r0, #3
 8000444:	2dff      	cmp	r5, #255	; 0xff
 8000446:	d00e      	beq.n	8000466 <__aeabi_fadd+0x192>
 8000448:	025b      	lsls	r3, r3, #9
 800044a:	0a5b      	lsrs	r3, r3, #9
 800044c:	469c      	mov	ip, r3
 800044e:	b2ea      	uxtb	r2, r5
 8000450:	e785      	b.n	800035e <__aeabi_fadd+0x8a>
 8000452:	2e00      	cmp	r6, #0
 8000454:	d007      	beq.n	8000466 <__aeabi_fadd+0x192>
 8000456:	2280      	movs	r2, #128	; 0x80
 8000458:	03d2      	lsls	r2, r2, #15
 800045a:	4213      	tst	r3, r2
 800045c:	d003      	beq.n	8000466 <__aeabi_fadd+0x192>
 800045e:	4210      	tst	r0, r2
 8000460:	d101      	bne.n	8000466 <__aeabi_fadd+0x192>
 8000462:	000c      	movs	r4, r1
 8000464:	0003      	movs	r3, r0
 8000466:	2b00      	cmp	r3, #0
 8000468:	d0db      	beq.n	8000422 <__aeabi_fadd+0x14e>
 800046a:	2080      	movs	r0, #128	; 0x80
 800046c:	03c0      	lsls	r0, r0, #15
 800046e:	4318      	orrs	r0, r3
 8000470:	0240      	lsls	r0, r0, #9
 8000472:	0a43      	lsrs	r3, r0, #9
 8000474:	469c      	mov	ip, r3
 8000476:	22ff      	movs	r2, #255	; 0xff
 8000478:	e771      	b.n	800035e <__aeabi_fadd+0x8a>
 800047a:	2900      	cmp	r1, #0
 800047c:	d0d5      	beq.n	800042a <__aeabi_fadd+0x156>
 800047e:	1b7a      	subs	r2, r7, r5
 8000480:	2d00      	cmp	r5, #0
 8000482:	d160      	bne.n	8000546 <__aeabi_fadd+0x272>
 8000484:	4643      	mov	r3, r8
 8000486:	2b00      	cmp	r3, #0
 8000488:	d024      	beq.n	80004d4 <__aeabi_fadd+0x200>
 800048a:	1e53      	subs	r3, r2, #1
 800048c:	2a01      	cmp	r2, #1
 800048e:	d073      	beq.n	8000578 <__aeabi_fadd+0x2a4>
 8000490:	2aff      	cmp	r2, #255	; 0xff
 8000492:	d0e7      	beq.n	8000464 <__aeabi_fadd+0x190>
 8000494:	001a      	movs	r2, r3
 8000496:	2a1b      	cmp	r2, #27
 8000498:	dc00      	bgt.n	800049c <__aeabi_fadd+0x1c8>
 800049a:	e085      	b.n	80005a8 <__aeabi_fadd+0x2d4>
 800049c:	2001      	movs	r0, #1
 800049e:	003d      	movs	r5, r7
 80004a0:	1980      	adds	r0, r0, r6
 80004a2:	e785      	b.n	80003b0 <__aeabi_fadd+0xdc>
 80004a4:	2320      	movs	r3, #32
 80004a6:	003a      	movs	r2, r7
 80004a8:	1b45      	subs	r5, r0, r5
 80004aa:	0038      	movs	r0, r7
 80004ac:	3501      	adds	r5, #1
 80004ae:	40ea      	lsrs	r2, r5
 80004b0:	1b5d      	subs	r5, r3, r5
 80004b2:	40a8      	lsls	r0, r5
 80004b4:	1e43      	subs	r3, r0, #1
 80004b6:	4198      	sbcs	r0, r3
 80004b8:	2500      	movs	r5, #0
 80004ba:	4310      	orrs	r0, r2
 80004bc:	e73e      	b.n	800033c <__aeabi_fadd+0x68>
 80004be:	2320      	movs	r3, #32
 80004c0:	0030      	movs	r0, r6
 80004c2:	1a9b      	subs	r3, r3, r2
 80004c4:	0031      	movs	r1, r6
 80004c6:	4098      	lsls	r0, r3
 80004c8:	40d1      	lsrs	r1, r2
 80004ca:	1e43      	subs	r3, r0, #1
 80004cc:	4198      	sbcs	r0, r3
 80004ce:	4308      	orrs	r0, r1
 80004d0:	e722      	b.n	8000318 <__aeabi_fadd+0x44>
 80004d2:	000c      	movs	r4, r1
 80004d4:	0003      	movs	r3, r0
 80004d6:	0015      	movs	r5, r2
 80004d8:	e7b4      	b.n	8000444 <__aeabi_fadd+0x170>
 80004da:	2fff      	cmp	r7, #255	; 0xff
 80004dc:	d0c1      	beq.n	8000462 <__aeabi_fadd+0x18e>
 80004de:	2380      	movs	r3, #128	; 0x80
 80004e0:	4640      	mov	r0, r8
 80004e2:	04db      	lsls	r3, r3, #19
 80004e4:	4318      	orrs	r0, r3
 80004e6:	4680      	mov	r8, r0
 80004e8:	2a1b      	cmp	r2, #27
 80004ea:	dd51      	ble.n	8000590 <__aeabi_fadd+0x2bc>
 80004ec:	2001      	movs	r0, #1
 80004ee:	000c      	movs	r4, r1
 80004f0:	003d      	movs	r5, r7
 80004f2:	1a30      	subs	r0, r6, r0
 80004f4:	e712      	b.n	800031c <__aeabi_fadd+0x48>
 80004f6:	4643      	mov	r3, r8
 80004f8:	1b9f      	subs	r7, r3, r6
 80004fa:	017b      	lsls	r3, r7, #5
 80004fc:	d42b      	bmi.n	8000556 <__aeabi_fadd+0x282>
 80004fe:	2f00      	cmp	r7, #0
 8000500:	d000      	beq.n	8000504 <__aeabi_fadd+0x230>
 8000502:	e710      	b.n	8000326 <__aeabi_fadd+0x52>
 8000504:	2300      	movs	r3, #0
 8000506:	2400      	movs	r4, #0
 8000508:	2200      	movs	r2, #0
 800050a:	469c      	mov	ip, r3
 800050c:	e727      	b.n	800035e <__aeabi_fadd+0x8a>
 800050e:	2320      	movs	r3, #32
 8000510:	0032      	movs	r2, r6
 8000512:	0030      	movs	r0, r6
 8000514:	40ca      	lsrs	r2, r1
 8000516:	1a59      	subs	r1, r3, r1
 8000518:	4088      	lsls	r0, r1
 800051a:	1e43      	subs	r3, r0, #1
 800051c:	4198      	sbcs	r0, r3
 800051e:	4310      	orrs	r0, r2
 8000520:	e745      	b.n	80003ae <__aeabi_fadd+0xda>
 8000522:	2d00      	cmp	r5, #0
 8000524:	d14a      	bne.n	80005bc <__aeabi_fadd+0x2e8>
 8000526:	4643      	mov	r3, r8
 8000528:	2b00      	cmp	r3, #0
 800052a:	d063      	beq.n	80005f4 <__aeabi_fadd+0x320>
 800052c:	2200      	movs	r2, #0
 800052e:	2e00      	cmp	r6, #0
 8000530:	d100      	bne.n	8000534 <__aeabi_fadd+0x260>
 8000532:	e714      	b.n	800035e <__aeabi_fadd+0x8a>
 8000534:	0030      	movs	r0, r6
 8000536:	4440      	add	r0, r8
 8000538:	0143      	lsls	r3, r0, #5
 800053a:	d400      	bmi.n	800053e <__aeabi_fadd+0x26a>
 800053c:	e77e      	b.n	800043c <__aeabi_fadd+0x168>
 800053e:	4b32      	ldr	r3, [pc, #200]	; (8000608 <__aeabi_fadd+0x334>)
 8000540:	3501      	adds	r5, #1
 8000542:	4018      	ands	r0, r3
 8000544:	e77a      	b.n	800043c <__aeabi_fadd+0x168>
 8000546:	2fff      	cmp	r7, #255	; 0xff
 8000548:	d08c      	beq.n	8000464 <__aeabi_fadd+0x190>
 800054a:	2380      	movs	r3, #128	; 0x80
 800054c:	4641      	mov	r1, r8
 800054e:	04db      	lsls	r3, r3, #19
 8000550:	4319      	orrs	r1, r3
 8000552:	4688      	mov	r8, r1
 8000554:	e79f      	b.n	8000496 <__aeabi_fadd+0x1c2>
 8000556:	4643      	mov	r3, r8
 8000558:	000c      	movs	r4, r1
 800055a:	1af7      	subs	r7, r6, r3
 800055c:	e6e3      	b.n	8000326 <__aeabi_fadd+0x52>
 800055e:	4642      	mov	r2, r8
 8000560:	2a00      	cmp	r2, #0
 8000562:	d000      	beq.n	8000566 <__aeabi_fadd+0x292>
 8000564:	e775      	b.n	8000452 <__aeabi_fadd+0x17e>
 8000566:	2e00      	cmp	r6, #0
 8000568:	d000      	beq.n	800056c <__aeabi_fadd+0x298>
 800056a:	e77a      	b.n	8000462 <__aeabi_fadd+0x18e>
 800056c:	2380      	movs	r3, #128	; 0x80
 800056e:	03db      	lsls	r3, r3, #15
 8000570:	2400      	movs	r4, #0
 8000572:	469c      	mov	ip, r3
 8000574:	22ff      	movs	r2, #255	; 0xff
 8000576:	e6f2      	b.n	800035e <__aeabi_fadd+0x8a>
 8000578:	0030      	movs	r0, r6
 800057a:	4440      	add	r0, r8
 800057c:	2501      	movs	r5, #1
 800057e:	0143      	lsls	r3, r0, #5
 8000580:	d400      	bmi.n	8000584 <__aeabi_fadd+0x2b0>
 8000582:	e75b      	b.n	800043c <__aeabi_fadd+0x168>
 8000584:	2502      	movs	r5, #2
 8000586:	e718      	b.n	80003ba <__aeabi_fadd+0xe6>
 8000588:	4643      	mov	r3, r8
 800058a:	2501      	movs	r5, #1
 800058c:	1b98      	subs	r0, r3, r6
 800058e:	e6c5      	b.n	800031c <__aeabi_fadd+0x48>
 8000590:	2320      	movs	r3, #32
 8000592:	4644      	mov	r4, r8
 8000594:	4640      	mov	r0, r8
 8000596:	40d4      	lsrs	r4, r2
 8000598:	1a9a      	subs	r2, r3, r2
 800059a:	4090      	lsls	r0, r2
 800059c:	1e43      	subs	r3, r0, #1
 800059e:	4198      	sbcs	r0, r3
 80005a0:	4320      	orrs	r0, r4
 80005a2:	e7a4      	b.n	80004ee <__aeabi_fadd+0x21a>
 80005a4:	000d      	movs	r5, r1
 80005a6:	e74d      	b.n	8000444 <__aeabi_fadd+0x170>
 80005a8:	2320      	movs	r3, #32
 80005aa:	4641      	mov	r1, r8
 80005ac:	4640      	mov	r0, r8
 80005ae:	40d1      	lsrs	r1, r2
 80005b0:	1a9a      	subs	r2, r3, r2
 80005b2:	4090      	lsls	r0, r2
 80005b4:	1e43      	subs	r3, r0, #1
 80005b6:	4198      	sbcs	r0, r3
 80005b8:	4308      	orrs	r0, r1
 80005ba:	e770      	b.n	800049e <__aeabi_fadd+0x1ca>
 80005bc:	4642      	mov	r2, r8
 80005be:	2a00      	cmp	r2, #0
 80005c0:	d100      	bne.n	80005c4 <__aeabi_fadd+0x2f0>
 80005c2:	e74f      	b.n	8000464 <__aeabi_fadd+0x190>
 80005c4:	2e00      	cmp	r6, #0
 80005c6:	d100      	bne.n	80005ca <__aeabi_fadd+0x2f6>
 80005c8:	e74d      	b.n	8000466 <__aeabi_fadd+0x192>
 80005ca:	2280      	movs	r2, #128	; 0x80
 80005cc:	03d2      	lsls	r2, r2, #15
 80005ce:	4213      	tst	r3, r2
 80005d0:	d100      	bne.n	80005d4 <__aeabi_fadd+0x300>
 80005d2:	e748      	b.n	8000466 <__aeabi_fadd+0x192>
 80005d4:	4210      	tst	r0, r2
 80005d6:	d000      	beq.n	80005da <__aeabi_fadd+0x306>
 80005d8:	e745      	b.n	8000466 <__aeabi_fadd+0x192>
 80005da:	0003      	movs	r3, r0
 80005dc:	e743      	b.n	8000466 <__aeabi_fadd+0x192>
 80005de:	2e00      	cmp	r6, #0
 80005e0:	d090      	beq.n	8000504 <__aeabi_fadd+0x230>
 80005e2:	000c      	movs	r4, r1
 80005e4:	4684      	mov	ip, r0
 80005e6:	2200      	movs	r2, #0
 80005e8:	e6b9      	b.n	800035e <__aeabi_fadd+0x8a>
 80005ea:	4643      	mov	r3, r8
 80005ec:	000c      	movs	r4, r1
 80005ee:	1af0      	subs	r0, r6, r3
 80005f0:	3501      	adds	r5, #1
 80005f2:	e693      	b.n	800031c <__aeabi_fadd+0x48>
 80005f4:	4684      	mov	ip, r0
 80005f6:	2200      	movs	r2, #0
 80005f8:	e6b1      	b.n	800035e <__aeabi_fadd+0x8a>
 80005fa:	2800      	cmp	r0, #0
 80005fc:	d000      	beq.n	8000600 <__aeabi_fadd+0x32c>
 80005fe:	e71d      	b.n	800043c <__aeabi_fadd+0x168>
 8000600:	2300      	movs	r3, #0
 8000602:	2400      	movs	r4, #0
 8000604:	469c      	mov	ip, r3
 8000606:	e6aa      	b.n	800035e <__aeabi_fadd+0x8a>
 8000608:	fbffffff 	.word	0xfbffffff
 800060c:	7dffffff 	.word	0x7dffffff

08000610 <__aeabi_fdiv>:
 8000610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000612:	464f      	mov	r7, r9
 8000614:	4646      	mov	r6, r8
 8000616:	46d6      	mov	lr, sl
 8000618:	0245      	lsls	r5, r0, #9
 800061a:	b5c0      	push	{r6, r7, lr}
 800061c:	0047      	lsls	r7, r0, #1
 800061e:	1c0c      	adds	r4, r1, #0
 8000620:	0a6d      	lsrs	r5, r5, #9
 8000622:	0e3f      	lsrs	r7, r7, #24
 8000624:	0fc6      	lsrs	r6, r0, #31
 8000626:	2f00      	cmp	r7, #0
 8000628:	d100      	bne.n	800062c <__aeabi_fdiv+0x1c>
 800062a:	e070      	b.n	800070e <__aeabi_fdiv+0xfe>
 800062c:	2fff      	cmp	r7, #255	; 0xff
 800062e:	d100      	bne.n	8000632 <__aeabi_fdiv+0x22>
 8000630:	e075      	b.n	800071e <__aeabi_fdiv+0x10e>
 8000632:	00eb      	lsls	r3, r5, #3
 8000634:	2580      	movs	r5, #128	; 0x80
 8000636:	04ed      	lsls	r5, r5, #19
 8000638:	431d      	orrs	r5, r3
 800063a:	2300      	movs	r3, #0
 800063c:	4699      	mov	r9, r3
 800063e:	469a      	mov	sl, r3
 8000640:	3f7f      	subs	r7, #127	; 0x7f
 8000642:	0260      	lsls	r0, r4, #9
 8000644:	0a43      	lsrs	r3, r0, #9
 8000646:	4698      	mov	r8, r3
 8000648:	0063      	lsls	r3, r4, #1
 800064a:	0e1b      	lsrs	r3, r3, #24
 800064c:	0fe4      	lsrs	r4, r4, #31
 800064e:	2b00      	cmp	r3, #0
 8000650:	d04e      	beq.n	80006f0 <__aeabi_fdiv+0xe0>
 8000652:	2bff      	cmp	r3, #255	; 0xff
 8000654:	d046      	beq.n	80006e4 <__aeabi_fdiv+0xd4>
 8000656:	4642      	mov	r2, r8
 8000658:	00d0      	lsls	r0, r2, #3
 800065a:	2280      	movs	r2, #128	; 0x80
 800065c:	04d2      	lsls	r2, r2, #19
 800065e:	4302      	orrs	r2, r0
 8000660:	4690      	mov	r8, r2
 8000662:	2200      	movs	r2, #0
 8000664:	3b7f      	subs	r3, #127	; 0x7f
 8000666:	0031      	movs	r1, r6
 8000668:	1aff      	subs	r7, r7, r3
 800066a:	464b      	mov	r3, r9
 800066c:	4061      	eors	r1, r4
 800066e:	b2c9      	uxtb	r1, r1
 8000670:	4313      	orrs	r3, r2
 8000672:	2b0f      	cmp	r3, #15
 8000674:	d900      	bls.n	8000678 <__aeabi_fdiv+0x68>
 8000676:	e0b5      	b.n	80007e4 <__aeabi_fdiv+0x1d4>
 8000678:	486e      	ldr	r0, [pc, #440]	; (8000834 <__aeabi_fdiv+0x224>)
 800067a:	009b      	lsls	r3, r3, #2
 800067c:	58c3      	ldr	r3, [r0, r3]
 800067e:	469f      	mov	pc, r3
 8000680:	2300      	movs	r3, #0
 8000682:	4698      	mov	r8, r3
 8000684:	0026      	movs	r6, r4
 8000686:	4645      	mov	r5, r8
 8000688:	4692      	mov	sl, r2
 800068a:	4653      	mov	r3, sl
 800068c:	2b02      	cmp	r3, #2
 800068e:	d100      	bne.n	8000692 <__aeabi_fdiv+0x82>
 8000690:	e089      	b.n	80007a6 <__aeabi_fdiv+0x196>
 8000692:	2b03      	cmp	r3, #3
 8000694:	d100      	bne.n	8000698 <__aeabi_fdiv+0x88>
 8000696:	e09e      	b.n	80007d6 <__aeabi_fdiv+0x1c6>
 8000698:	2b01      	cmp	r3, #1
 800069a:	d018      	beq.n	80006ce <__aeabi_fdiv+0xbe>
 800069c:	003b      	movs	r3, r7
 800069e:	337f      	adds	r3, #127	; 0x7f
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	dd69      	ble.n	8000778 <__aeabi_fdiv+0x168>
 80006a4:	076a      	lsls	r2, r5, #29
 80006a6:	d004      	beq.n	80006b2 <__aeabi_fdiv+0xa2>
 80006a8:	220f      	movs	r2, #15
 80006aa:	402a      	ands	r2, r5
 80006ac:	2a04      	cmp	r2, #4
 80006ae:	d000      	beq.n	80006b2 <__aeabi_fdiv+0xa2>
 80006b0:	3504      	adds	r5, #4
 80006b2:	012a      	lsls	r2, r5, #4
 80006b4:	d503      	bpl.n	80006be <__aeabi_fdiv+0xae>
 80006b6:	4b60      	ldr	r3, [pc, #384]	; (8000838 <__aeabi_fdiv+0x228>)
 80006b8:	401d      	ands	r5, r3
 80006ba:	003b      	movs	r3, r7
 80006bc:	3380      	adds	r3, #128	; 0x80
 80006be:	2bfe      	cmp	r3, #254	; 0xfe
 80006c0:	dd00      	ble.n	80006c4 <__aeabi_fdiv+0xb4>
 80006c2:	e070      	b.n	80007a6 <__aeabi_fdiv+0x196>
 80006c4:	01ad      	lsls	r5, r5, #6
 80006c6:	0a6d      	lsrs	r5, r5, #9
 80006c8:	b2d8      	uxtb	r0, r3
 80006ca:	e002      	b.n	80006d2 <__aeabi_fdiv+0xc2>
 80006cc:	000e      	movs	r6, r1
 80006ce:	2000      	movs	r0, #0
 80006d0:	2500      	movs	r5, #0
 80006d2:	05c0      	lsls	r0, r0, #23
 80006d4:	4328      	orrs	r0, r5
 80006d6:	07f6      	lsls	r6, r6, #31
 80006d8:	4330      	orrs	r0, r6
 80006da:	bce0      	pop	{r5, r6, r7}
 80006dc:	46ba      	mov	sl, r7
 80006de:	46b1      	mov	r9, r6
 80006e0:	46a8      	mov	r8, r5
 80006e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006e4:	4643      	mov	r3, r8
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d13f      	bne.n	800076a <__aeabi_fdiv+0x15a>
 80006ea:	2202      	movs	r2, #2
 80006ec:	3fff      	subs	r7, #255	; 0xff
 80006ee:	e003      	b.n	80006f8 <__aeabi_fdiv+0xe8>
 80006f0:	4643      	mov	r3, r8
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d12d      	bne.n	8000752 <__aeabi_fdiv+0x142>
 80006f6:	2201      	movs	r2, #1
 80006f8:	0031      	movs	r1, r6
 80006fa:	464b      	mov	r3, r9
 80006fc:	4061      	eors	r1, r4
 80006fe:	b2c9      	uxtb	r1, r1
 8000700:	4313      	orrs	r3, r2
 8000702:	2b0f      	cmp	r3, #15
 8000704:	d834      	bhi.n	8000770 <__aeabi_fdiv+0x160>
 8000706:	484d      	ldr	r0, [pc, #308]	; (800083c <__aeabi_fdiv+0x22c>)
 8000708:	009b      	lsls	r3, r3, #2
 800070a:	58c3      	ldr	r3, [r0, r3]
 800070c:	469f      	mov	pc, r3
 800070e:	2d00      	cmp	r5, #0
 8000710:	d113      	bne.n	800073a <__aeabi_fdiv+0x12a>
 8000712:	2304      	movs	r3, #4
 8000714:	4699      	mov	r9, r3
 8000716:	3b03      	subs	r3, #3
 8000718:	2700      	movs	r7, #0
 800071a:	469a      	mov	sl, r3
 800071c:	e791      	b.n	8000642 <__aeabi_fdiv+0x32>
 800071e:	2d00      	cmp	r5, #0
 8000720:	d105      	bne.n	800072e <__aeabi_fdiv+0x11e>
 8000722:	2308      	movs	r3, #8
 8000724:	4699      	mov	r9, r3
 8000726:	3b06      	subs	r3, #6
 8000728:	27ff      	movs	r7, #255	; 0xff
 800072a:	469a      	mov	sl, r3
 800072c:	e789      	b.n	8000642 <__aeabi_fdiv+0x32>
 800072e:	230c      	movs	r3, #12
 8000730:	4699      	mov	r9, r3
 8000732:	3b09      	subs	r3, #9
 8000734:	27ff      	movs	r7, #255	; 0xff
 8000736:	469a      	mov	sl, r3
 8000738:	e783      	b.n	8000642 <__aeabi_fdiv+0x32>
 800073a:	0028      	movs	r0, r5
 800073c:	f001 feb4 	bl	80024a8 <__clzsi2>
 8000740:	2776      	movs	r7, #118	; 0x76
 8000742:	1f43      	subs	r3, r0, #5
 8000744:	409d      	lsls	r5, r3
 8000746:	2300      	movs	r3, #0
 8000748:	427f      	negs	r7, r7
 800074a:	4699      	mov	r9, r3
 800074c:	469a      	mov	sl, r3
 800074e:	1a3f      	subs	r7, r7, r0
 8000750:	e777      	b.n	8000642 <__aeabi_fdiv+0x32>
 8000752:	4640      	mov	r0, r8
 8000754:	f001 fea8 	bl	80024a8 <__clzsi2>
 8000758:	4642      	mov	r2, r8
 800075a:	1f43      	subs	r3, r0, #5
 800075c:	409a      	lsls	r2, r3
 800075e:	2376      	movs	r3, #118	; 0x76
 8000760:	425b      	negs	r3, r3
 8000762:	4690      	mov	r8, r2
 8000764:	1a1b      	subs	r3, r3, r0
 8000766:	2200      	movs	r2, #0
 8000768:	e77d      	b.n	8000666 <__aeabi_fdiv+0x56>
 800076a:	23ff      	movs	r3, #255	; 0xff
 800076c:	2203      	movs	r2, #3
 800076e:	e77a      	b.n	8000666 <__aeabi_fdiv+0x56>
 8000770:	000e      	movs	r6, r1
 8000772:	20ff      	movs	r0, #255	; 0xff
 8000774:	2500      	movs	r5, #0
 8000776:	e7ac      	b.n	80006d2 <__aeabi_fdiv+0xc2>
 8000778:	2001      	movs	r0, #1
 800077a:	1ac0      	subs	r0, r0, r3
 800077c:	281b      	cmp	r0, #27
 800077e:	dca6      	bgt.n	80006ce <__aeabi_fdiv+0xbe>
 8000780:	379e      	adds	r7, #158	; 0x9e
 8000782:	002a      	movs	r2, r5
 8000784:	40bd      	lsls	r5, r7
 8000786:	40c2      	lsrs	r2, r0
 8000788:	1e6b      	subs	r3, r5, #1
 800078a:	419d      	sbcs	r5, r3
 800078c:	4315      	orrs	r5, r2
 800078e:	076b      	lsls	r3, r5, #29
 8000790:	d004      	beq.n	800079c <__aeabi_fdiv+0x18c>
 8000792:	230f      	movs	r3, #15
 8000794:	402b      	ands	r3, r5
 8000796:	2b04      	cmp	r3, #4
 8000798:	d000      	beq.n	800079c <__aeabi_fdiv+0x18c>
 800079a:	3504      	adds	r5, #4
 800079c:	016b      	lsls	r3, r5, #5
 800079e:	d544      	bpl.n	800082a <__aeabi_fdiv+0x21a>
 80007a0:	2001      	movs	r0, #1
 80007a2:	2500      	movs	r5, #0
 80007a4:	e795      	b.n	80006d2 <__aeabi_fdiv+0xc2>
 80007a6:	20ff      	movs	r0, #255	; 0xff
 80007a8:	2500      	movs	r5, #0
 80007aa:	e792      	b.n	80006d2 <__aeabi_fdiv+0xc2>
 80007ac:	2580      	movs	r5, #128	; 0x80
 80007ae:	2600      	movs	r6, #0
 80007b0:	20ff      	movs	r0, #255	; 0xff
 80007b2:	03ed      	lsls	r5, r5, #15
 80007b4:	e78d      	b.n	80006d2 <__aeabi_fdiv+0xc2>
 80007b6:	2300      	movs	r3, #0
 80007b8:	4698      	mov	r8, r3
 80007ba:	2080      	movs	r0, #128	; 0x80
 80007bc:	03c0      	lsls	r0, r0, #15
 80007be:	4205      	tst	r5, r0
 80007c0:	d009      	beq.n	80007d6 <__aeabi_fdiv+0x1c6>
 80007c2:	4643      	mov	r3, r8
 80007c4:	4203      	tst	r3, r0
 80007c6:	d106      	bne.n	80007d6 <__aeabi_fdiv+0x1c6>
 80007c8:	4645      	mov	r5, r8
 80007ca:	4305      	orrs	r5, r0
 80007cc:	026d      	lsls	r5, r5, #9
 80007ce:	0026      	movs	r6, r4
 80007d0:	20ff      	movs	r0, #255	; 0xff
 80007d2:	0a6d      	lsrs	r5, r5, #9
 80007d4:	e77d      	b.n	80006d2 <__aeabi_fdiv+0xc2>
 80007d6:	2080      	movs	r0, #128	; 0x80
 80007d8:	03c0      	lsls	r0, r0, #15
 80007da:	4305      	orrs	r5, r0
 80007dc:	026d      	lsls	r5, r5, #9
 80007de:	20ff      	movs	r0, #255	; 0xff
 80007e0:	0a6d      	lsrs	r5, r5, #9
 80007e2:	e776      	b.n	80006d2 <__aeabi_fdiv+0xc2>
 80007e4:	4642      	mov	r2, r8
 80007e6:	016b      	lsls	r3, r5, #5
 80007e8:	0150      	lsls	r0, r2, #5
 80007ea:	4283      	cmp	r3, r0
 80007ec:	d219      	bcs.n	8000822 <__aeabi_fdiv+0x212>
 80007ee:	221b      	movs	r2, #27
 80007f0:	2500      	movs	r5, #0
 80007f2:	3f01      	subs	r7, #1
 80007f4:	2601      	movs	r6, #1
 80007f6:	001c      	movs	r4, r3
 80007f8:	006d      	lsls	r5, r5, #1
 80007fa:	005b      	lsls	r3, r3, #1
 80007fc:	2c00      	cmp	r4, #0
 80007fe:	db01      	blt.n	8000804 <__aeabi_fdiv+0x1f4>
 8000800:	4298      	cmp	r0, r3
 8000802:	d801      	bhi.n	8000808 <__aeabi_fdiv+0x1f8>
 8000804:	1a1b      	subs	r3, r3, r0
 8000806:	4335      	orrs	r5, r6
 8000808:	3a01      	subs	r2, #1
 800080a:	2a00      	cmp	r2, #0
 800080c:	d1f3      	bne.n	80007f6 <__aeabi_fdiv+0x1e6>
 800080e:	1e5a      	subs	r2, r3, #1
 8000810:	4193      	sbcs	r3, r2
 8000812:	431d      	orrs	r5, r3
 8000814:	003b      	movs	r3, r7
 8000816:	337f      	adds	r3, #127	; 0x7f
 8000818:	000e      	movs	r6, r1
 800081a:	2b00      	cmp	r3, #0
 800081c:	dd00      	ble.n	8000820 <__aeabi_fdiv+0x210>
 800081e:	e741      	b.n	80006a4 <__aeabi_fdiv+0x94>
 8000820:	e7aa      	b.n	8000778 <__aeabi_fdiv+0x168>
 8000822:	221a      	movs	r2, #26
 8000824:	2501      	movs	r5, #1
 8000826:	1a1b      	subs	r3, r3, r0
 8000828:	e7e4      	b.n	80007f4 <__aeabi_fdiv+0x1e4>
 800082a:	01ad      	lsls	r5, r5, #6
 800082c:	2000      	movs	r0, #0
 800082e:	0a6d      	lsrs	r5, r5, #9
 8000830:	e74f      	b.n	80006d2 <__aeabi_fdiv+0xc2>
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	080071f4 	.word	0x080071f4
 8000838:	f7ffffff 	.word	0xf7ffffff
 800083c:	08007234 	.word	0x08007234

08000840 <__aeabi_i2f>:
 8000840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000842:	2800      	cmp	r0, #0
 8000844:	d013      	beq.n	800086e <__aeabi_i2f+0x2e>
 8000846:	17c3      	asrs	r3, r0, #31
 8000848:	18c6      	adds	r6, r0, r3
 800084a:	405e      	eors	r6, r3
 800084c:	0fc4      	lsrs	r4, r0, #31
 800084e:	0030      	movs	r0, r6
 8000850:	f001 fe2a 	bl	80024a8 <__clzsi2>
 8000854:	239e      	movs	r3, #158	; 0x9e
 8000856:	0005      	movs	r5, r0
 8000858:	1a1b      	subs	r3, r3, r0
 800085a:	2b96      	cmp	r3, #150	; 0x96
 800085c:	dc0f      	bgt.n	800087e <__aeabi_i2f+0x3e>
 800085e:	2808      	cmp	r0, #8
 8000860:	dd01      	ble.n	8000866 <__aeabi_i2f+0x26>
 8000862:	3d08      	subs	r5, #8
 8000864:	40ae      	lsls	r6, r5
 8000866:	0276      	lsls	r6, r6, #9
 8000868:	0a76      	lsrs	r6, r6, #9
 800086a:	b2d8      	uxtb	r0, r3
 800086c:	e002      	b.n	8000874 <__aeabi_i2f+0x34>
 800086e:	2400      	movs	r4, #0
 8000870:	2000      	movs	r0, #0
 8000872:	2600      	movs	r6, #0
 8000874:	05c0      	lsls	r0, r0, #23
 8000876:	4330      	orrs	r0, r6
 8000878:	07e4      	lsls	r4, r4, #31
 800087a:	4320      	orrs	r0, r4
 800087c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800087e:	2b99      	cmp	r3, #153	; 0x99
 8000880:	dd0c      	ble.n	800089c <__aeabi_i2f+0x5c>
 8000882:	2205      	movs	r2, #5
 8000884:	0031      	movs	r1, r6
 8000886:	1a12      	subs	r2, r2, r0
 8000888:	40d1      	lsrs	r1, r2
 800088a:	000a      	movs	r2, r1
 800088c:	0001      	movs	r1, r0
 800088e:	0030      	movs	r0, r6
 8000890:	311b      	adds	r1, #27
 8000892:	4088      	lsls	r0, r1
 8000894:	1e41      	subs	r1, r0, #1
 8000896:	4188      	sbcs	r0, r1
 8000898:	4302      	orrs	r2, r0
 800089a:	0016      	movs	r6, r2
 800089c:	2d05      	cmp	r5, #5
 800089e:	dc12      	bgt.n	80008c6 <__aeabi_i2f+0x86>
 80008a0:	0031      	movs	r1, r6
 80008a2:	4f0d      	ldr	r7, [pc, #52]	; (80008d8 <__aeabi_i2f+0x98>)
 80008a4:	4039      	ands	r1, r7
 80008a6:	0772      	lsls	r2, r6, #29
 80008a8:	d009      	beq.n	80008be <__aeabi_i2f+0x7e>
 80008aa:	200f      	movs	r0, #15
 80008ac:	4030      	ands	r0, r6
 80008ae:	2804      	cmp	r0, #4
 80008b0:	d005      	beq.n	80008be <__aeabi_i2f+0x7e>
 80008b2:	3104      	adds	r1, #4
 80008b4:	014a      	lsls	r2, r1, #5
 80008b6:	d502      	bpl.n	80008be <__aeabi_i2f+0x7e>
 80008b8:	239f      	movs	r3, #159	; 0x9f
 80008ba:	4039      	ands	r1, r7
 80008bc:	1b5b      	subs	r3, r3, r5
 80008be:	0189      	lsls	r1, r1, #6
 80008c0:	0a4e      	lsrs	r6, r1, #9
 80008c2:	b2d8      	uxtb	r0, r3
 80008c4:	e7d6      	b.n	8000874 <__aeabi_i2f+0x34>
 80008c6:	1f6a      	subs	r2, r5, #5
 80008c8:	4096      	lsls	r6, r2
 80008ca:	0031      	movs	r1, r6
 80008cc:	4f02      	ldr	r7, [pc, #8]	; (80008d8 <__aeabi_i2f+0x98>)
 80008ce:	4039      	ands	r1, r7
 80008d0:	0772      	lsls	r2, r6, #29
 80008d2:	d0f4      	beq.n	80008be <__aeabi_i2f+0x7e>
 80008d4:	e7e9      	b.n	80008aa <__aeabi_i2f+0x6a>
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	fbffffff 	.word	0xfbffffff

080008dc <__aeabi_dadd>:
 80008dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008de:	464f      	mov	r7, r9
 80008e0:	4646      	mov	r6, r8
 80008e2:	46d6      	mov	lr, sl
 80008e4:	000d      	movs	r5, r1
 80008e6:	0004      	movs	r4, r0
 80008e8:	b5c0      	push	{r6, r7, lr}
 80008ea:	001f      	movs	r7, r3
 80008ec:	0011      	movs	r1, r2
 80008ee:	0328      	lsls	r0, r5, #12
 80008f0:	0f62      	lsrs	r2, r4, #29
 80008f2:	0a40      	lsrs	r0, r0, #9
 80008f4:	4310      	orrs	r0, r2
 80008f6:	007a      	lsls	r2, r7, #1
 80008f8:	0d52      	lsrs	r2, r2, #21
 80008fa:	00e3      	lsls	r3, r4, #3
 80008fc:	033c      	lsls	r4, r7, #12
 80008fe:	4691      	mov	r9, r2
 8000900:	0a64      	lsrs	r4, r4, #9
 8000902:	0ffa      	lsrs	r2, r7, #31
 8000904:	0f4f      	lsrs	r7, r1, #29
 8000906:	006e      	lsls	r6, r5, #1
 8000908:	4327      	orrs	r7, r4
 800090a:	4692      	mov	sl, r2
 800090c:	46b8      	mov	r8, r7
 800090e:	0d76      	lsrs	r6, r6, #21
 8000910:	0fed      	lsrs	r5, r5, #31
 8000912:	00c9      	lsls	r1, r1, #3
 8000914:	4295      	cmp	r5, r2
 8000916:	d100      	bne.n	800091a <__aeabi_dadd+0x3e>
 8000918:	e099      	b.n	8000a4e <__aeabi_dadd+0x172>
 800091a:	464c      	mov	r4, r9
 800091c:	1b34      	subs	r4, r6, r4
 800091e:	46a4      	mov	ip, r4
 8000920:	2c00      	cmp	r4, #0
 8000922:	dc00      	bgt.n	8000926 <__aeabi_dadd+0x4a>
 8000924:	e07c      	b.n	8000a20 <__aeabi_dadd+0x144>
 8000926:	464a      	mov	r2, r9
 8000928:	2a00      	cmp	r2, #0
 800092a:	d100      	bne.n	800092e <__aeabi_dadd+0x52>
 800092c:	e0b8      	b.n	8000aa0 <__aeabi_dadd+0x1c4>
 800092e:	4ac5      	ldr	r2, [pc, #788]	; (8000c44 <__aeabi_dadd+0x368>)
 8000930:	4296      	cmp	r6, r2
 8000932:	d100      	bne.n	8000936 <__aeabi_dadd+0x5a>
 8000934:	e11c      	b.n	8000b70 <__aeabi_dadd+0x294>
 8000936:	2280      	movs	r2, #128	; 0x80
 8000938:	003c      	movs	r4, r7
 800093a:	0412      	lsls	r2, r2, #16
 800093c:	4314      	orrs	r4, r2
 800093e:	46a0      	mov	r8, r4
 8000940:	4662      	mov	r2, ip
 8000942:	2a38      	cmp	r2, #56	; 0x38
 8000944:	dd00      	ble.n	8000948 <__aeabi_dadd+0x6c>
 8000946:	e161      	b.n	8000c0c <__aeabi_dadd+0x330>
 8000948:	2a1f      	cmp	r2, #31
 800094a:	dd00      	ble.n	800094e <__aeabi_dadd+0x72>
 800094c:	e1cc      	b.n	8000ce8 <__aeabi_dadd+0x40c>
 800094e:	4664      	mov	r4, ip
 8000950:	2220      	movs	r2, #32
 8000952:	1b12      	subs	r2, r2, r4
 8000954:	4644      	mov	r4, r8
 8000956:	4094      	lsls	r4, r2
 8000958:	000f      	movs	r7, r1
 800095a:	46a1      	mov	r9, r4
 800095c:	4664      	mov	r4, ip
 800095e:	4091      	lsls	r1, r2
 8000960:	40e7      	lsrs	r7, r4
 8000962:	464c      	mov	r4, r9
 8000964:	1e4a      	subs	r2, r1, #1
 8000966:	4191      	sbcs	r1, r2
 8000968:	433c      	orrs	r4, r7
 800096a:	4642      	mov	r2, r8
 800096c:	4321      	orrs	r1, r4
 800096e:	4664      	mov	r4, ip
 8000970:	40e2      	lsrs	r2, r4
 8000972:	1a80      	subs	r0, r0, r2
 8000974:	1a5c      	subs	r4, r3, r1
 8000976:	42a3      	cmp	r3, r4
 8000978:	419b      	sbcs	r3, r3
 800097a:	425f      	negs	r7, r3
 800097c:	1bc7      	subs	r7, r0, r7
 800097e:	023b      	lsls	r3, r7, #8
 8000980:	d400      	bmi.n	8000984 <__aeabi_dadd+0xa8>
 8000982:	e0d0      	b.n	8000b26 <__aeabi_dadd+0x24a>
 8000984:	027f      	lsls	r7, r7, #9
 8000986:	0a7f      	lsrs	r7, r7, #9
 8000988:	2f00      	cmp	r7, #0
 800098a:	d100      	bne.n	800098e <__aeabi_dadd+0xb2>
 800098c:	e0ff      	b.n	8000b8e <__aeabi_dadd+0x2b2>
 800098e:	0038      	movs	r0, r7
 8000990:	f001 fd8a 	bl	80024a8 <__clzsi2>
 8000994:	0001      	movs	r1, r0
 8000996:	3908      	subs	r1, #8
 8000998:	2320      	movs	r3, #32
 800099a:	0022      	movs	r2, r4
 800099c:	1a5b      	subs	r3, r3, r1
 800099e:	408f      	lsls	r7, r1
 80009a0:	40da      	lsrs	r2, r3
 80009a2:	408c      	lsls	r4, r1
 80009a4:	4317      	orrs	r7, r2
 80009a6:	42b1      	cmp	r1, r6
 80009a8:	da00      	bge.n	80009ac <__aeabi_dadd+0xd0>
 80009aa:	e0ff      	b.n	8000bac <__aeabi_dadd+0x2d0>
 80009ac:	1b89      	subs	r1, r1, r6
 80009ae:	1c4b      	adds	r3, r1, #1
 80009b0:	2b1f      	cmp	r3, #31
 80009b2:	dd00      	ble.n	80009b6 <__aeabi_dadd+0xda>
 80009b4:	e0a8      	b.n	8000b08 <__aeabi_dadd+0x22c>
 80009b6:	2220      	movs	r2, #32
 80009b8:	0039      	movs	r1, r7
 80009ba:	1ad2      	subs	r2, r2, r3
 80009bc:	0020      	movs	r0, r4
 80009be:	4094      	lsls	r4, r2
 80009c0:	4091      	lsls	r1, r2
 80009c2:	40d8      	lsrs	r0, r3
 80009c4:	1e62      	subs	r2, r4, #1
 80009c6:	4194      	sbcs	r4, r2
 80009c8:	40df      	lsrs	r7, r3
 80009ca:	2600      	movs	r6, #0
 80009cc:	4301      	orrs	r1, r0
 80009ce:	430c      	orrs	r4, r1
 80009d0:	0763      	lsls	r3, r4, #29
 80009d2:	d009      	beq.n	80009e8 <__aeabi_dadd+0x10c>
 80009d4:	230f      	movs	r3, #15
 80009d6:	4023      	ands	r3, r4
 80009d8:	2b04      	cmp	r3, #4
 80009da:	d005      	beq.n	80009e8 <__aeabi_dadd+0x10c>
 80009dc:	1d23      	adds	r3, r4, #4
 80009de:	42a3      	cmp	r3, r4
 80009e0:	41a4      	sbcs	r4, r4
 80009e2:	4264      	negs	r4, r4
 80009e4:	193f      	adds	r7, r7, r4
 80009e6:	001c      	movs	r4, r3
 80009e8:	023b      	lsls	r3, r7, #8
 80009ea:	d400      	bmi.n	80009ee <__aeabi_dadd+0x112>
 80009ec:	e09e      	b.n	8000b2c <__aeabi_dadd+0x250>
 80009ee:	4b95      	ldr	r3, [pc, #596]	; (8000c44 <__aeabi_dadd+0x368>)
 80009f0:	3601      	adds	r6, #1
 80009f2:	429e      	cmp	r6, r3
 80009f4:	d100      	bne.n	80009f8 <__aeabi_dadd+0x11c>
 80009f6:	e0b7      	b.n	8000b68 <__aeabi_dadd+0x28c>
 80009f8:	4a93      	ldr	r2, [pc, #588]	; (8000c48 <__aeabi_dadd+0x36c>)
 80009fa:	08e4      	lsrs	r4, r4, #3
 80009fc:	4017      	ands	r7, r2
 80009fe:	077b      	lsls	r3, r7, #29
 8000a00:	0571      	lsls	r1, r6, #21
 8000a02:	027f      	lsls	r7, r7, #9
 8000a04:	4323      	orrs	r3, r4
 8000a06:	0b3f      	lsrs	r7, r7, #12
 8000a08:	0d4a      	lsrs	r2, r1, #21
 8000a0a:	0512      	lsls	r2, r2, #20
 8000a0c:	433a      	orrs	r2, r7
 8000a0e:	07ed      	lsls	r5, r5, #31
 8000a10:	432a      	orrs	r2, r5
 8000a12:	0018      	movs	r0, r3
 8000a14:	0011      	movs	r1, r2
 8000a16:	bce0      	pop	{r5, r6, r7}
 8000a18:	46ba      	mov	sl, r7
 8000a1a:	46b1      	mov	r9, r6
 8000a1c:	46a8      	mov	r8, r5
 8000a1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a20:	2c00      	cmp	r4, #0
 8000a22:	d04b      	beq.n	8000abc <__aeabi_dadd+0x1e0>
 8000a24:	464c      	mov	r4, r9
 8000a26:	1ba4      	subs	r4, r4, r6
 8000a28:	46a4      	mov	ip, r4
 8000a2a:	2e00      	cmp	r6, #0
 8000a2c:	d000      	beq.n	8000a30 <__aeabi_dadd+0x154>
 8000a2e:	e123      	b.n	8000c78 <__aeabi_dadd+0x39c>
 8000a30:	0004      	movs	r4, r0
 8000a32:	431c      	orrs	r4, r3
 8000a34:	d100      	bne.n	8000a38 <__aeabi_dadd+0x15c>
 8000a36:	e1af      	b.n	8000d98 <__aeabi_dadd+0x4bc>
 8000a38:	4662      	mov	r2, ip
 8000a3a:	1e54      	subs	r4, r2, #1
 8000a3c:	2a01      	cmp	r2, #1
 8000a3e:	d100      	bne.n	8000a42 <__aeabi_dadd+0x166>
 8000a40:	e215      	b.n	8000e6e <__aeabi_dadd+0x592>
 8000a42:	4d80      	ldr	r5, [pc, #512]	; (8000c44 <__aeabi_dadd+0x368>)
 8000a44:	45ac      	cmp	ip, r5
 8000a46:	d100      	bne.n	8000a4a <__aeabi_dadd+0x16e>
 8000a48:	e1c8      	b.n	8000ddc <__aeabi_dadd+0x500>
 8000a4a:	46a4      	mov	ip, r4
 8000a4c:	e11b      	b.n	8000c86 <__aeabi_dadd+0x3aa>
 8000a4e:	464a      	mov	r2, r9
 8000a50:	1ab2      	subs	r2, r6, r2
 8000a52:	4694      	mov	ip, r2
 8000a54:	2a00      	cmp	r2, #0
 8000a56:	dc00      	bgt.n	8000a5a <__aeabi_dadd+0x17e>
 8000a58:	e0ac      	b.n	8000bb4 <__aeabi_dadd+0x2d8>
 8000a5a:	464a      	mov	r2, r9
 8000a5c:	2a00      	cmp	r2, #0
 8000a5e:	d043      	beq.n	8000ae8 <__aeabi_dadd+0x20c>
 8000a60:	4a78      	ldr	r2, [pc, #480]	; (8000c44 <__aeabi_dadd+0x368>)
 8000a62:	4296      	cmp	r6, r2
 8000a64:	d100      	bne.n	8000a68 <__aeabi_dadd+0x18c>
 8000a66:	e1af      	b.n	8000dc8 <__aeabi_dadd+0x4ec>
 8000a68:	2280      	movs	r2, #128	; 0x80
 8000a6a:	003c      	movs	r4, r7
 8000a6c:	0412      	lsls	r2, r2, #16
 8000a6e:	4314      	orrs	r4, r2
 8000a70:	46a0      	mov	r8, r4
 8000a72:	4662      	mov	r2, ip
 8000a74:	2a38      	cmp	r2, #56	; 0x38
 8000a76:	dc67      	bgt.n	8000b48 <__aeabi_dadd+0x26c>
 8000a78:	2a1f      	cmp	r2, #31
 8000a7a:	dc00      	bgt.n	8000a7e <__aeabi_dadd+0x1a2>
 8000a7c:	e15f      	b.n	8000d3e <__aeabi_dadd+0x462>
 8000a7e:	4647      	mov	r7, r8
 8000a80:	3a20      	subs	r2, #32
 8000a82:	40d7      	lsrs	r7, r2
 8000a84:	4662      	mov	r2, ip
 8000a86:	2a20      	cmp	r2, #32
 8000a88:	d005      	beq.n	8000a96 <__aeabi_dadd+0x1ba>
 8000a8a:	4664      	mov	r4, ip
 8000a8c:	2240      	movs	r2, #64	; 0x40
 8000a8e:	1b12      	subs	r2, r2, r4
 8000a90:	4644      	mov	r4, r8
 8000a92:	4094      	lsls	r4, r2
 8000a94:	4321      	orrs	r1, r4
 8000a96:	1e4a      	subs	r2, r1, #1
 8000a98:	4191      	sbcs	r1, r2
 8000a9a:	000c      	movs	r4, r1
 8000a9c:	433c      	orrs	r4, r7
 8000a9e:	e057      	b.n	8000b50 <__aeabi_dadd+0x274>
 8000aa0:	003a      	movs	r2, r7
 8000aa2:	430a      	orrs	r2, r1
 8000aa4:	d100      	bne.n	8000aa8 <__aeabi_dadd+0x1cc>
 8000aa6:	e105      	b.n	8000cb4 <__aeabi_dadd+0x3d8>
 8000aa8:	0022      	movs	r2, r4
 8000aaa:	3a01      	subs	r2, #1
 8000aac:	2c01      	cmp	r4, #1
 8000aae:	d100      	bne.n	8000ab2 <__aeabi_dadd+0x1d6>
 8000ab0:	e182      	b.n	8000db8 <__aeabi_dadd+0x4dc>
 8000ab2:	4c64      	ldr	r4, [pc, #400]	; (8000c44 <__aeabi_dadd+0x368>)
 8000ab4:	45a4      	cmp	ip, r4
 8000ab6:	d05b      	beq.n	8000b70 <__aeabi_dadd+0x294>
 8000ab8:	4694      	mov	ip, r2
 8000aba:	e741      	b.n	8000940 <__aeabi_dadd+0x64>
 8000abc:	4c63      	ldr	r4, [pc, #396]	; (8000c4c <__aeabi_dadd+0x370>)
 8000abe:	1c77      	adds	r7, r6, #1
 8000ac0:	4227      	tst	r7, r4
 8000ac2:	d000      	beq.n	8000ac6 <__aeabi_dadd+0x1ea>
 8000ac4:	e0c4      	b.n	8000c50 <__aeabi_dadd+0x374>
 8000ac6:	0004      	movs	r4, r0
 8000ac8:	431c      	orrs	r4, r3
 8000aca:	2e00      	cmp	r6, #0
 8000acc:	d000      	beq.n	8000ad0 <__aeabi_dadd+0x1f4>
 8000ace:	e169      	b.n	8000da4 <__aeabi_dadd+0x4c8>
 8000ad0:	2c00      	cmp	r4, #0
 8000ad2:	d100      	bne.n	8000ad6 <__aeabi_dadd+0x1fa>
 8000ad4:	e1bf      	b.n	8000e56 <__aeabi_dadd+0x57a>
 8000ad6:	4644      	mov	r4, r8
 8000ad8:	430c      	orrs	r4, r1
 8000ada:	d000      	beq.n	8000ade <__aeabi_dadd+0x202>
 8000adc:	e1d0      	b.n	8000e80 <__aeabi_dadd+0x5a4>
 8000ade:	0742      	lsls	r2, r0, #29
 8000ae0:	08db      	lsrs	r3, r3, #3
 8000ae2:	4313      	orrs	r3, r2
 8000ae4:	08c0      	lsrs	r0, r0, #3
 8000ae6:	e029      	b.n	8000b3c <__aeabi_dadd+0x260>
 8000ae8:	003a      	movs	r2, r7
 8000aea:	430a      	orrs	r2, r1
 8000aec:	d100      	bne.n	8000af0 <__aeabi_dadd+0x214>
 8000aee:	e170      	b.n	8000dd2 <__aeabi_dadd+0x4f6>
 8000af0:	4662      	mov	r2, ip
 8000af2:	4664      	mov	r4, ip
 8000af4:	3a01      	subs	r2, #1
 8000af6:	2c01      	cmp	r4, #1
 8000af8:	d100      	bne.n	8000afc <__aeabi_dadd+0x220>
 8000afa:	e0e0      	b.n	8000cbe <__aeabi_dadd+0x3e2>
 8000afc:	4c51      	ldr	r4, [pc, #324]	; (8000c44 <__aeabi_dadd+0x368>)
 8000afe:	45a4      	cmp	ip, r4
 8000b00:	d100      	bne.n	8000b04 <__aeabi_dadd+0x228>
 8000b02:	e161      	b.n	8000dc8 <__aeabi_dadd+0x4ec>
 8000b04:	4694      	mov	ip, r2
 8000b06:	e7b4      	b.n	8000a72 <__aeabi_dadd+0x196>
 8000b08:	003a      	movs	r2, r7
 8000b0a:	391f      	subs	r1, #31
 8000b0c:	40ca      	lsrs	r2, r1
 8000b0e:	0011      	movs	r1, r2
 8000b10:	2b20      	cmp	r3, #32
 8000b12:	d003      	beq.n	8000b1c <__aeabi_dadd+0x240>
 8000b14:	2240      	movs	r2, #64	; 0x40
 8000b16:	1ad3      	subs	r3, r2, r3
 8000b18:	409f      	lsls	r7, r3
 8000b1a:	433c      	orrs	r4, r7
 8000b1c:	1e63      	subs	r3, r4, #1
 8000b1e:	419c      	sbcs	r4, r3
 8000b20:	2700      	movs	r7, #0
 8000b22:	2600      	movs	r6, #0
 8000b24:	430c      	orrs	r4, r1
 8000b26:	0763      	lsls	r3, r4, #29
 8000b28:	d000      	beq.n	8000b2c <__aeabi_dadd+0x250>
 8000b2a:	e753      	b.n	80009d4 <__aeabi_dadd+0xf8>
 8000b2c:	46b4      	mov	ip, r6
 8000b2e:	08e4      	lsrs	r4, r4, #3
 8000b30:	077b      	lsls	r3, r7, #29
 8000b32:	4323      	orrs	r3, r4
 8000b34:	08f8      	lsrs	r0, r7, #3
 8000b36:	4a43      	ldr	r2, [pc, #268]	; (8000c44 <__aeabi_dadd+0x368>)
 8000b38:	4594      	cmp	ip, r2
 8000b3a:	d01d      	beq.n	8000b78 <__aeabi_dadd+0x29c>
 8000b3c:	4662      	mov	r2, ip
 8000b3e:	0307      	lsls	r7, r0, #12
 8000b40:	0552      	lsls	r2, r2, #21
 8000b42:	0b3f      	lsrs	r7, r7, #12
 8000b44:	0d52      	lsrs	r2, r2, #21
 8000b46:	e760      	b.n	8000a0a <__aeabi_dadd+0x12e>
 8000b48:	4644      	mov	r4, r8
 8000b4a:	430c      	orrs	r4, r1
 8000b4c:	1e62      	subs	r2, r4, #1
 8000b4e:	4194      	sbcs	r4, r2
 8000b50:	18e4      	adds	r4, r4, r3
 8000b52:	429c      	cmp	r4, r3
 8000b54:	419b      	sbcs	r3, r3
 8000b56:	425f      	negs	r7, r3
 8000b58:	183f      	adds	r7, r7, r0
 8000b5a:	023b      	lsls	r3, r7, #8
 8000b5c:	d5e3      	bpl.n	8000b26 <__aeabi_dadd+0x24a>
 8000b5e:	4b39      	ldr	r3, [pc, #228]	; (8000c44 <__aeabi_dadd+0x368>)
 8000b60:	3601      	adds	r6, #1
 8000b62:	429e      	cmp	r6, r3
 8000b64:	d000      	beq.n	8000b68 <__aeabi_dadd+0x28c>
 8000b66:	e0b5      	b.n	8000cd4 <__aeabi_dadd+0x3f8>
 8000b68:	0032      	movs	r2, r6
 8000b6a:	2700      	movs	r7, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	e74c      	b.n	8000a0a <__aeabi_dadd+0x12e>
 8000b70:	0742      	lsls	r2, r0, #29
 8000b72:	08db      	lsrs	r3, r3, #3
 8000b74:	4313      	orrs	r3, r2
 8000b76:	08c0      	lsrs	r0, r0, #3
 8000b78:	001a      	movs	r2, r3
 8000b7a:	4302      	orrs	r2, r0
 8000b7c:	d100      	bne.n	8000b80 <__aeabi_dadd+0x2a4>
 8000b7e:	e1e1      	b.n	8000f44 <__aeabi_dadd+0x668>
 8000b80:	2780      	movs	r7, #128	; 0x80
 8000b82:	033f      	lsls	r7, r7, #12
 8000b84:	4307      	orrs	r7, r0
 8000b86:	033f      	lsls	r7, r7, #12
 8000b88:	4a2e      	ldr	r2, [pc, #184]	; (8000c44 <__aeabi_dadd+0x368>)
 8000b8a:	0b3f      	lsrs	r7, r7, #12
 8000b8c:	e73d      	b.n	8000a0a <__aeabi_dadd+0x12e>
 8000b8e:	0020      	movs	r0, r4
 8000b90:	f001 fc8a 	bl	80024a8 <__clzsi2>
 8000b94:	0001      	movs	r1, r0
 8000b96:	3118      	adds	r1, #24
 8000b98:	291f      	cmp	r1, #31
 8000b9a:	dc00      	bgt.n	8000b9e <__aeabi_dadd+0x2c2>
 8000b9c:	e6fc      	b.n	8000998 <__aeabi_dadd+0xbc>
 8000b9e:	3808      	subs	r0, #8
 8000ba0:	4084      	lsls	r4, r0
 8000ba2:	0027      	movs	r7, r4
 8000ba4:	2400      	movs	r4, #0
 8000ba6:	42b1      	cmp	r1, r6
 8000ba8:	db00      	blt.n	8000bac <__aeabi_dadd+0x2d0>
 8000baa:	e6ff      	b.n	80009ac <__aeabi_dadd+0xd0>
 8000bac:	4a26      	ldr	r2, [pc, #152]	; (8000c48 <__aeabi_dadd+0x36c>)
 8000bae:	1a76      	subs	r6, r6, r1
 8000bb0:	4017      	ands	r7, r2
 8000bb2:	e70d      	b.n	80009d0 <__aeabi_dadd+0xf4>
 8000bb4:	2a00      	cmp	r2, #0
 8000bb6:	d02f      	beq.n	8000c18 <__aeabi_dadd+0x33c>
 8000bb8:	464a      	mov	r2, r9
 8000bba:	1b92      	subs	r2, r2, r6
 8000bbc:	4694      	mov	ip, r2
 8000bbe:	2e00      	cmp	r6, #0
 8000bc0:	d100      	bne.n	8000bc4 <__aeabi_dadd+0x2e8>
 8000bc2:	e0ad      	b.n	8000d20 <__aeabi_dadd+0x444>
 8000bc4:	4a1f      	ldr	r2, [pc, #124]	; (8000c44 <__aeabi_dadd+0x368>)
 8000bc6:	4591      	cmp	r9, r2
 8000bc8:	d100      	bne.n	8000bcc <__aeabi_dadd+0x2f0>
 8000bca:	e10f      	b.n	8000dec <__aeabi_dadd+0x510>
 8000bcc:	2280      	movs	r2, #128	; 0x80
 8000bce:	0412      	lsls	r2, r2, #16
 8000bd0:	4310      	orrs	r0, r2
 8000bd2:	4662      	mov	r2, ip
 8000bd4:	2a38      	cmp	r2, #56	; 0x38
 8000bd6:	dd00      	ble.n	8000bda <__aeabi_dadd+0x2fe>
 8000bd8:	e10f      	b.n	8000dfa <__aeabi_dadd+0x51e>
 8000bda:	2a1f      	cmp	r2, #31
 8000bdc:	dd00      	ble.n	8000be0 <__aeabi_dadd+0x304>
 8000bde:	e180      	b.n	8000ee2 <__aeabi_dadd+0x606>
 8000be0:	4664      	mov	r4, ip
 8000be2:	2220      	movs	r2, #32
 8000be4:	001e      	movs	r6, r3
 8000be6:	1b12      	subs	r2, r2, r4
 8000be8:	4667      	mov	r7, ip
 8000bea:	0004      	movs	r4, r0
 8000bec:	4093      	lsls	r3, r2
 8000bee:	4094      	lsls	r4, r2
 8000bf0:	40fe      	lsrs	r6, r7
 8000bf2:	1e5a      	subs	r2, r3, #1
 8000bf4:	4193      	sbcs	r3, r2
 8000bf6:	40f8      	lsrs	r0, r7
 8000bf8:	4334      	orrs	r4, r6
 8000bfa:	431c      	orrs	r4, r3
 8000bfc:	4480      	add	r8, r0
 8000bfe:	1864      	adds	r4, r4, r1
 8000c00:	428c      	cmp	r4, r1
 8000c02:	41bf      	sbcs	r7, r7
 8000c04:	427f      	negs	r7, r7
 8000c06:	464e      	mov	r6, r9
 8000c08:	4447      	add	r7, r8
 8000c0a:	e7a6      	b.n	8000b5a <__aeabi_dadd+0x27e>
 8000c0c:	4642      	mov	r2, r8
 8000c0e:	430a      	orrs	r2, r1
 8000c10:	0011      	movs	r1, r2
 8000c12:	1e4a      	subs	r2, r1, #1
 8000c14:	4191      	sbcs	r1, r2
 8000c16:	e6ad      	b.n	8000974 <__aeabi_dadd+0x98>
 8000c18:	4c0c      	ldr	r4, [pc, #48]	; (8000c4c <__aeabi_dadd+0x370>)
 8000c1a:	1c72      	adds	r2, r6, #1
 8000c1c:	4222      	tst	r2, r4
 8000c1e:	d000      	beq.n	8000c22 <__aeabi_dadd+0x346>
 8000c20:	e0a1      	b.n	8000d66 <__aeabi_dadd+0x48a>
 8000c22:	0002      	movs	r2, r0
 8000c24:	431a      	orrs	r2, r3
 8000c26:	2e00      	cmp	r6, #0
 8000c28:	d000      	beq.n	8000c2c <__aeabi_dadd+0x350>
 8000c2a:	e0fa      	b.n	8000e22 <__aeabi_dadd+0x546>
 8000c2c:	2a00      	cmp	r2, #0
 8000c2e:	d100      	bne.n	8000c32 <__aeabi_dadd+0x356>
 8000c30:	e145      	b.n	8000ebe <__aeabi_dadd+0x5e2>
 8000c32:	003a      	movs	r2, r7
 8000c34:	430a      	orrs	r2, r1
 8000c36:	d000      	beq.n	8000c3a <__aeabi_dadd+0x35e>
 8000c38:	e146      	b.n	8000ec8 <__aeabi_dadd+0x5ec>
 8000c3a:	0742      	lsls	r2, r0, #29
 8000c3c:	08db      	lsrs	r3, r3, #3
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	08c0      	lsrs	r0, r0, #3
 8000c42:	e77b      	b.n	8000b3c <__aeabi_dadd+0x260>
 8000c44:	000007ff 	.word	0x000007ff
 8000c48:	ff7fffff 	.word	0xff7fffff
 8000c4c:	000007fe 	.word	0x000007fe
 8000c50:	4647      	mov	r7, r8
 8000c52:	1a5c      	subs	r4, r3, r1
 8000c54:	1bc2      	subs	r2, r0, r7
 8000c56:	42a3      	cmp	r3, r4
 8000c58:	41bf      	sbcs	r7, r7
 8000c5a:	427f      	negs	r7, r7
 8000c5c:	46b9      	mov	r9, r7
 8000c5e:	0017      	movs	r7, r2
 8000c60:	464a      	mov	r2, r9
 8000c62:	1abf      	subs	r7, r7, r2
 8000c64:	023a      	lsls	r2, r7, #8
 8000c66:	d500      	bpl.n	8000c6a <__aeabi_dadd+0x38e>
 8000c68:	e08d      	b.n	8000d86 <__aeabi_dadd+0x4aa>
 8000c6a:	0023      	movs	r3, r4
 8000c6c:	433b      	orrs	r3, r7
 8000c6e:	d000      	beq.n	8000c72 <__aeabi_dadd+0x396>
 8000c70:	e68a      	b.n	8000988 <__aeabi_dadd+0xac>
 8000c72:	2000      	movs	r0, #0
 8000c74:	2500      	movs	r5, #0
 8000c76:	e761      	b.n	8000b3c <__aeabi_dadd+0x260>
 8000c78:	4cb4      	ldr	r4, [pc, #720]	; (8000f4c <__aeabi_dadd+0x670>)
 8000c7a:	45a1      	cmp	r9, r4
 8000c7c:	d100      	bne.n	8000c80 <__aeabi_dadd+0x3a4>
 8000c7e:	e0ad      	b.n	8000ddc <__aeabi_dadd+0x500>
 8000c80:	2480      	movs	r4, #128	; 0x80
 8000c82:	0424      	lsls	r4, r4, #16
 8000c84:	4320      	orrs	r0, r4
 8000c86:	4664      	mov	r4, ip
 8000c88:	2c38      	cmp	r4, #56	; 0x38
 8000c8a:	dc3d      	bgt.n	8000d08 <__aeabi_dadd+0x42c>
 8000c8c:	4662      	mov	r2, ip
 8000c8e:	2c1f      	cmp	r4, #31
 8000c90:	dd00      	ble.n	8000c94 <__aeabi_dadd+0x3b8>
 8000c92:	e0b7      	b.n	8000e04 <__aeabi_dadd+0x528>
 8000c94:	2520      	movs	r5, #32
 8000c96:	001e      	movs	r6, r3
 8000c98:	1b2d      	subs	r5, r5, r4
 8000c9a:	0004      	movs	r4, r0
 8000c9c:	40ab      	lsls	r3, r5
 8000c9e:	40ac      	lsls	r4, r5
 8000ca0:	40d6      	lsrs	r6, r2
 8000ca2:	40d0      	lsrs	r0, r2
 8000ca4:	4642      	mov	r2, r8
 8000ca6:	1e5d      	subs	r5, r3, #1
 8000ca8:	41ab      	sbcs	r3, r5
 8000caa:	4334      	orrs	r4, r6
 8000cac:	1a12      	subs	r2, r2, r0
 8000cae:	4690      	mov	r8, r2
 8000cb0:	4323      	orrs	r3, r4
 8000cb2:	e02c      	b.n	8000d0e <__aeabi_dadd+0x432>
 8000cb4:	0742      	lsls	r2, r0, #29
 8000cb6:	08db      	lsrs	r3, r3, #3
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	08c0      	lsrs	r0, r0, #3
 8000cbc:	e73b      	b.n	8000b36 <__aeabi_dadd+0x25a>
 8000cbe:	185c      	adds	r4, r3, r1
 8000cc0:	429c      	cmp	r4, r3
 8000cc2:	419b      	sbcs	r3, r3
 8000cc4:	4440      	add	r0, r8
 8000cc6:	425b      	negs	r3, r3
 8000cc8:	18c7      	adds	r7, r0, r3
 8000cca:	2601      	movs	r6, #1
 8000ccc:	023b      	lsls	r3, r7, #8
 8000cce:	d400      	bmi.n	8000cd2 <__aeabi_dadd+0x3f6>
 8000cd0:	e729      	b.n	8000b26 <__aeabi_dadd+0x24a>
 8000cd2:	2602      	movs	r6, #2
 8000cd4:	4a9e      	ldr	r2, [pc, #632]	; (8000f50 <__aeabi_dadd+0x674>)
 8000cd6:	0863      	lsrs	r3, r4, #1
 8000cd8:	4017      	ands	r7, r2
 8000cda:	2201      	movs	r2, #1
 8000cdc:	4014      	ands	r4, r2
 8000cde:	431c      	orrs	r4, r3
 8000ce0:	07fb      	lsls	r3, r7, #31
 8000ce2:	431c      	orrs	r4, r3
 8000ce4:	087f      	lsrs	r7, r7, #1
 8000ce6:	e673      	b.n	80009d0 <__aeabi_dadd+0xf4>
 8000ce8:	4644      	mov	r4, r8
 8000cea:	3a20      	subs	r2, #32
 8000cec:	40d4      	lsrs	r4, r2
 8000cee:	4662      	mov	r2, ip
 8000cf0:	2a20      	cmp	r2, #32
 8000cf2:	d005      	beq.n	8000d00 <__aeabi_dadd+0x424>
 8000cf4:	4667      	mov	r7, ip
 8000cf6:	2240      	movs	r2, #64	; 0x40
 8000cf8:	1bd2      	subs	r2, r2, r7
 8000cfa:	4647      	mov	r7, r8
 8000cfc:	4097      	lsls	r7, r2
 8000cfe:	4339      	orrs	r1, r7
 8000d00:	1e4a      	subs	r2, r1, #1
 8000d02:	4191      	sbcs	r1, r2
 8000d04:	4321      	orrs	r1, r4
 8000d06:	e635      	b.n	8000974 <__aeabi_dadd+0x98>
 8000d08:	4303      	orrs	r3, r0
 8000d0a:	1e58      	subs	r0, r3, #1
 8000d0c:	4183      	sbcs	r3, r0
 8000d0e:	1acc      	subs	r4, r1, r3
 8000d10:	42a1      	cmp	r1, r4
 8000d12:	41bf      	sbcs	r7, r7
 8000d14:	4643      	mov	r3, r8
 8000d16:	427f      	negs	r7, r7
 8000d18:	4655      	mov	r5, sl
 8000d1a:	464e      	mov	r6, r9
 8000d1c:	1bdf      	subs	r7, r3, r7
 8000d1e:	e62e      	b.n	800097e <__aeabi_dadd+0xa2>
 8000d20:	0002      	movs	r2, r0
 8000d22:	431a      	orrs	r2, r3
 8000d24:	d100      	bne.n	8000d28 <__aeabi_dadd+0x44c>
 8000d26:	e0bd      	b.n	8000ea4 <__aeabi_dadd+0x5c8>
 8000d28:	4662      	mov	r2, ip
 8000d2a:	4664      	mov	r4, ip
 8000d2c:	3a01      	subs	r2, #1
 8000d2e:	2c01      	cmp	r4, #1
 8000d30:	d100      	bne.n	8000d34 <__aeabi_dadd+0x458>
 8000d32:	e0e5      	b.n	8000f00 <__aeabi_dadd+0x624>
 8000d34:	4c85      	ldr	r4, [pc, #532]	; (8000f4c <__aeabi_dadd+0x670>)
 8000d36:	45a4      	cmp	ip, r4
 8000d38:	d058      	beq.n	8000dec <__aeabi_dadd+0x510>
 8000d3a:	4694      	mov	ip, r2
 8000d3c:	e749      	b.n	8000bd2 <__aeabi_dadd+0x2f6>
 8000d3e:	4664      	mov	r4, ip
 8000d40:	2220      	movs	r2, #32
 8000d42:	1b12      	subs	r2, r2, r4
 8000d44:	4644      	mov	r4, r8
 8000d46:	4094      	lsls	r4, r2
 8000d48:	000f      	movs	r7, r1
 8000d4a:	46a1      	mov	r9, r4
 8000d4c:	4664      	mov	r4, ip
 8000d4e:	4091      	lsls	r1, r2
 8000d50:	40e7      	lsrs	r7, r4
 8000d52:	464c      	mov	r4, r9
 8000d54:	1e4a      	subs	r2, r1, #1
 8000d56:	4191      	sbcs	r1, r2
 8000d58:	433c      	orrs	r4, r7
 8000d5a:	4642      	mov	r2, r8
 8000d5c:	430c      	orrs	r4, r1
 8000d5e:	4661      	mov	r1, ip
 8000d60:	40ca      	lsrs	r2, r1
 8000d62:	1880      	adds	r0, r0, r2
 8000d64:	e6f4      	b.n	8000b50 <__aeabi_dadd+0x274>
 8000d66:	4c79      	ldr	r4, [pc, #484]	; (8000f4c <__aeabi_dadd+0x670>)
 8000d68:	42a2      	cmp	r2, r4
 8000d6a:	d100      	bne.n	8000d6e <__aeabi_dadd+0x492>
 8000d6c:	e6fd      	b.n	8000b6a <__aeabi_dadd+0x28e>
 8000d6e:	1859      	adds	r1, r3, r1
 8000d70:	4299      	cmp	r1, r3
 8000d72:	419b      	sbcs	r3, r3
 8000d74:	4440      	add	r0, r8
 8000d76:	425f      	negs	r7, r3
 8000d78:	19c7      	adds	r7, r0, r7
 8000d7a:	07fc      	lsls	r4, r7, #31
 8000d7c:	0849      	lsrs	r1, r1, #1
 8000d7e:	0016      	movs	r6, r2
 8000d80:	430c      	orrs	r4, r1
 8000d82:	087f      	lsrs	r7, r7, #1
 8000d84:	e6cf      	b.n	8000b26 <__aeabi_dadd+0x24a>
 8000d86:	1acc      	subs	r4, r1, r3
 8000d88:	42a1      	cmp	r1, r4
 8000d8a:	41bf      	sbcs	r7, r7
 8000d8c:	4643      	mov	r3, r8
 8000d8e:	427f      	negs	r7, r7
 8000d90:	1a18      	subs	r0, r3, r0
 8000d92:	4655      	mov	r5, sl
 8000d94:	1bc7      	subs	r7, r0, r7
 8000d96:	e5f7      	b.n	8000988 <__aeabi_dadd+0xac>
 8000d98:	08c9      	lsrs	r1, r1, #3
 8000d9a:	077b      	lsls	r3, r7, #29
 8000d9c:	4655      	mov	r5, sl
 8000d9e:	430b      	orrs	r3, r1
 8000da0:	08f8      	lsrs	r0, r7, #3
 8000da2:	e6c8      	b.n	8000b36 <__aeabi_dadd+0x25a>
 8000da4:	2c00      	cmp	r4, #0
 8000da6:	d000      	beq.n	8000daa <__aeabi_dadd+0x4ce>
 8000da8:	e081      	b.n	8000eae <__aeabi_dadd+0x5d2>
 8000daa:	4643      	mov	r3, r8
 8000dac:	430b      	orrs	r3, r1
 8000dae:	d115      	bne.n	8000ddc <__aeabi_dadd+0x500>
 8000db0:	2080      	movs	r0, #128	; 0x80
 8000db2:	2500      	movs	r5, #0
 8000db4:	0300      	lsls	r0, r0, #12
 8000db6:	e6e3      	b.n	8000b80 <__aeabi_dadd+0x2a4>
 8000db8:	1a5c      	subs	r4, r3, r1
 8000dba:	42a3      	cmp	r3, r4
 8000dbc:	419b      	sbcs	r3, r3
 8000dbe:	1bc7      	subs	r7, r0, r7
 8000dc0:	425b      	negs	r3, r3
 8000dc2:	2601      	movs	r6, #1
 8000dc4:	1aff      	subs	r7, r7, r3
 8000dc6:	e5da      	b.n	800097e <__aeabi_dadd+0xa2>
 8000dc8:	0742      	lsls	r2, r0, #29
 8000dca:	08db      	lsrs	r3, r3, #3
 8000dcc:	4313      	orrs	r3, r2
 8000dce:	08c0      	lsrs	r0, r0, #3
 8000dd0:	e6d2      	b.n	8000b78 <__aeabi_dadd+0x29c>
 8000dd2:	0742      	lsls	r2, r0, #29
 8000dd4:	08db      	lsrs	r3, r3, #3
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	08c0      	lsrs	r0, r0, #3
 8000dda:	e6ac      	b.n	8000b36 <__aeabi_dadd+0x25a>
 8000ddc:	4643      	mov	r3, r8
 8000dde:	4642      	mov	r2, r8
 8000de0:	08c9      	lsrs	r1, r1, #3
 8000de2:	075b      	lsls	r3, r3, #29
 8000de4:	4655      	mov	r5, sl
 8000de6:	430b      	orrs	r3, r1
 8000de8:	08d0      	lsrs	r0, r2, #3
 8000dea:	e6c5      	b.n	8000b78 <__aeabi_dadd+0x29c>
 8000dec:	4643      	mov	r3, r8
 8000dee:	4642      	mov	r2, r8
 8000df0:	075b      	lsls	r3, r3, #29
 8000df2:	08c9      	lsrs	r1, r1, #3
 8000df4:	430b      	orrs	r3, r1
 8000df6:	08d0      	lsrs	r0, r2, #3
 8000df8:	e6be      	b.n	8000b78 <__aeabi_dadd+0x29c>
 8000dfa:	4303      	orrs	r3, r0
 8000dfc:	001c      	movs	r4, r3
 8000dfe:	1e63      	subs	r3, r4, #1
 8000e00:	419c      	sbcs	r4, r3
 8000e02:	e6fc      	b.n	8000bfe <__aeabi_dadd+0x322>
 8000e04:	0002      	movs	r2, r0
 8000e06:	3c20      	subs	r4, #32
 8000e08:	40e2      	lsrs	r2, r4
 8000e0a:	0014      	movs	r4, r2
 8000e0c:	4662      	mov	r2, ip
 8000e0e:	2a20      	cmp	r2, #32
 8000e10:	d003      	beq.n	8000e1a <__aeabi_dadd+0x53e>
 8000e12:	2540      	movs	r5, #64	; 0x40
 8000e14:	1aad      	subs	r5, r5, r2
 8000e16:	40a8      	lsls	r0, r5
 8000e18:	4303      	orrs	r3, r0
 8000e1a:	1e58      	subs	r0, r3, #1
 8000e1c:	4183      	sbcs	r3, r0
 8000e1e:	4323      	orrs	r3, r4
 8000e20:	e775      	b.n	8000d0e <__aeabi_dadd+0x432>
 8000e22:	2a00      	cmp	r2, #0
 8000e24:	d0e2      	beq.n	8000dec <__aeabi_dadd+0x510>
 8000e26:	003a      	movs	r2, r7
 8000e28:	430a      	orrs	r2, r1
 8000e2a:	d0cd      	beq.n	8000dc8 <__aeabi_dadd+0x4ec>
 8000e2c:	0742      	lsls	r2, r0, #29
 8000e2e:	08db      	lsrs	r3, r3, #3
 8000e30:	4313      	orrs	r3, r2
 8000e32:	2280      	movs	r2, #128	; 0x80
 8000e34:	08c0      	lsrs	r0, r0, #3
 8000e36:	0312      	lsls	r2, r2, #12
 8000e38:	4210      	tst	r0, r2
 8000e3a:	d006      	beq.n	8000e4a <__aeabi_dadd+0x56e>
 8000e3c:	08fc      	lsrs	r4, r7, #3
 8000e3e:	4214      	tst	r4, r2
 8000e40:	d103      	bne.n	8000e4a <__aeabi_dadd+0x56e>
 8000e42:	0020      	movs	r0, r4
 8000e44:	08cb      	lsrs	r3, r1, #3
 8000e46:	077a      	lsls	r2, r7, #29
 8000e48:	4313      	orrs	r3, r2
 8000e4a:	0f5a      	lsrs	r2, r3, #29
 8000e4c:	00db      	lsls	r3, r3, #3
 8000e4e:	0752      	lsls	r2, r2, #29
 8000e50:	08db      	lsrs	r3, r3, #3
 8000e52:	4313      	orrs	r3, r2
 8000e54:	e690      	b.n	8000b78 <__aeabi_dadd+0x29c>
 8000e56:	4643      	mov	r3, r8
 8000e58:	430b      	orrs	r3, r1
 8000e5a:	d100      	bne.n	8000e5e <__aeabi_dadd+0x582>
 8000e5c:	e709      	b.n	8000c72 <__aeabi_dadd+0x396>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	4642      	mov	r2, r8
 8000e62:	08c9      	lsrs	r1, r1, #3
 8000e64:	075b      	lsls	r3, r3, #29
 8000e66:	4655      	mov	r5, sl
 8000e68:	430b      	orrs	r3, r1
 8000e6a:	08d0      	lsrs	r0, r2, #3
 8000e6c:	e666      	b.n	8000b3c <__aeabi_dadd+0x260>
 8000e6e:	1acc      	subs	r4, r1, r3
 8000e70:	42a1      	cmp	r1, r4
 8000e72:	4189      	sbcs	r1, r1
 8000e74:	1a3f      	subs	r7, r7, r0
 8000e76:	4249      	negs	r1, r1
 8000e78:	4655      	mov	r5, sl
 8000e7a:	2601      	movs	r6, #1
 8000e7c:	1a7f      	subs	r7, r7, r1
 8000e7e:	e57e      	b.n	800097e <__aeabi_dadd+0xa2>
 8000e80:	4642      	mov	r2, r8
 8000e82:	1a5c      	subs	r4, r3, r1
 8000e84:	1a87      	subs	r7, r0, r2
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	4192      	sbcs	r2, r2
 8000e8a:	4252      	negs	r2, r2
 8000e8c:	1abf      	subs	r7, r7, r2
 8000e8e:	023a      	lsls	r2, r7, #8
 8000e90:	d53d      	bpl.n	8000f0e <__aeabi_dadd+0x632>
 8000e92:	1acc      	subs	r4, r1, r3
 8000e94:	42a1      	cmp	r1, r4
 8000e96:	4189      	sbcs	r1, r1
 8000e98:	4643      	mov	r3, r8
 8000e9a:	4249      	negs	r1, r1
 8000e9c:	1a1f      	subs	r7, r3, r0
 8000e9e:	4655      	mov	r5, sl
 8000ea0:	1a7f      	subs	r7, r7, r1
 8000ea2:	e595      	b.n	80009d0 <__aeabi_dadd+0xf4>
 8000ea4:	077b      	lsls	r3, r7, #29
 8000ea6:	08c9      	lsrs	r1, r1, #3
 8000ea8:	430b      	orrs	r3, r1
 8000eaa:	08f8      	lsrs	r0, r7, #3
 8000eac:	e643      	b.n	8000b36 <__aeabi_dadd+0x25a>
 8000eae:	4644      	mov	r4, r8
 8000eb0:	08db      	lsrs	r3, r3, #3
 8000eb2:	430c      	orrs	r4, r1
 8000eb4:	d130      	bne.n	8000f18 <__aeabi_dadd+0x63c>
 8000eb6:	0742      	lsls	r2, r0, #29
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	08c0      	lsrs	r0, r0, #3
 8000ebc:	e65c      	b.n	8000b78 <__aeabi_dadd+0x29c>
 8000ebe:	077b      	lsls	r3, r7, #29
 8000ec0:	08c9      	lsrs	r1, r1, #3
 8000ec2:	430b      	orrs	r3, r1
 8000ec4:	08f8      	lsrs	r0, r7, #3
 8000ec6:	e639      	b.n	8000b3c <__aeabi_dadd+0x260>
 8000ec8:	185c      	adds	r4, r3, r1
 8000eca:	429c      	cmp	r4, r3
 8000ecc:	419b      	sbcs	r3, r3
 8000ece:	4440      	add	r0, r8
 8000ed0:	425b      	negs	r3, r3
 8000ed2:	18c7      	adds	r7, r0, r3
 8000ed4:	023b      	lsls	r3, r7, #8
 8000ed6:	d400      	bmi.n	8000eda <__aeabi_dadd+0x5fe>
 8000ed8:	e625      	b.n	8000b26 <__aeabi_dadd+0x24a>
 8000eda:	4b1d      	ldr	r3, [pc, #116]	; (8000f50 <__aeabi_dadd+0x674>)
 8000edc:	2601      	movs	r6, #1
 8000ede:	401f      	ands	r7, r3
 8000ee0:	e621      	b.n	8000b26 <__aeabi_dadd+0x24a>
 8000ee2:	0004      	movs	r4, r0
 8000ee4:	3a20      	subs	r2, #32
 8000ee6:	40d4      	lsrs	r4, r2
 8000ee8:	4662      	mov	r2, ip
 8000eea:	2a20      	cmp	r2, #32
 8000eec:	d004      	beq.n	8000ef8 <__aeabi_dadd+0x61c>
 8000eee:	2240      	movs	r2, #64	; 0x40
 8000ef0:	4666      	mov	r6, ip
 8000ef2:	1b92      	subs	r2, r2, r6
 8000ef4:	4090      	lsls	r0, r2
 8000ef6:	4303      	orrs	r3, r0
 8000ef8:	1e5a      	subs	r2, r3, #1
 8000efa:	4193      	sbcs	r3, r2
 8000efc:	431c      	orrs	r4, r3
 8000efe:	e67e      	b.n	8000bfe <__aeabi_dadd+0x322>
 8000f00:	185c      	adds	r4, r3, r1
 8000f02:	428c      	cmp	r4, r1
 8000f04:	4189      	sbcs	r1, r1
 8000f06:	4440      	add	r0, r8
 8000f08:	4249      	negs	r1, r1
 8000f0a:	1847      	adds	r7, r0, r1
 8000f0c:	e6dd      	b.n	8000cca <__aeabi_dadd+0x3ee>
 8000f0e:	0023      	movs	r3, r4
 8000f10:	433b      	orrs	r3, r7
 8000f12:	d100      	bne.n	8000f16 <__aeabi_dadd+0x63a>
 8000f14:	e6ad      	b.n	8000c72 <__aeabi_dadd+0x396>
 8000f16:	e606      	b.n	8000b26 <__aeabi_dadd+0x24a>
 8000f18:	0744      	lsls	r4, r0, #29
 8000f1a:	4323      	orrs	r3, r4
 8000f1c:	2480      	movs	r4, #128	; 0x80
 8000f1e:	08c0      	lsrs	r0, r0, #3
 8000f20:	0324      	lsls	r4, r4, #12
 8000f22:	4220      	tst	r0, r4
 8000f24:	d008      	beq.n	8000f38 <__aeabi_dadd+0x65c>
 8000f26:	4642      	mov	r2, r8
 8000f28:	08d6      	lsrs	r6, r2, #3
 8000f2a:	4226      	tst	r6, r4
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_dadd+0x65c>
 8000f2e:	4655      	mov	r5, sl
 8000f30:	0030      	movs	r0, r6
 8000f32:	08cb      	lsrs	r3, r1, #3
 8000f34:	0751      	lsls	r1, r2, #29
 8000f36:	430b      	orrs	r3, r1
 8000f38:	0f5a      	lsrs	r2, r3, #29
 8000f3a:	00db      	lsls	r3, r3, #3
 8000f3c:	08db      	lsrs	r3, r3, #3
 8000f3e:	0752      	lsls	r2, r2, #29
 8000f40:	4313      	orrs	r3, r2
 8000f42:	e619      	b.n	8000b78 <__aeabi_dadd+0x29c>
 8000f44:	2300      	movs	r3, #0
 8000f46:	4a01      	ldr	r2, [pc, #4]	; (8000f4c <__aeabi_dadd+0x670>)
 8000f48:	001f      	movs	r7, r3
 8000f4a:	e55e      	b.n	8000a0a <__aeabi_dadd+0x12e>
 8000f4c:	000007ff 	.word	0x000007ff
 8000f50:	ff7fffff 	.word	0xff7fffff

08000f54 <__aeabi_ddiv>:
 8000f54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f56:	4657      	mov	r7, sl
 8000f58:	464e      	mov	r6, r9
 8000f5a:	4645      	mov	r5, r8
 8000f5c:	46de      	mov	lr, fp
 8000f5e:	b5e0      	push	{r5, r6, r7, lr}
 8000f60:	4681      	mov	r9, r0
 8000f62:	0005      	movs	r5, r0
 8000f64:	030c      	lsls	r4, r1, #12
 8000f66:	0048      	lsls	r0, r1, #1
 8000f68:	4692      	mov	sl, r2
 8000f6a:	001f      	movs	r7, r3
 8000f6c:	b085      	sub	sp, #20
 8000f6e:	0b24      	lsrs	r4, r4, #12
 8000f70:	0d40      	lsrs	r0, r0, #21
 8000f72:	0fce      	lsrs	r6, r1, #31
 8000f74:	2800      	cmp	r0, #0
 8000f76:	d100      	bne.n	8000f7a <__aeabi_ddiv+0x26>
 8000f78:	e156      	b.n	8001228 <__aeabi_ddiv+0x2d4>
 8000f7a:	4bd4      	ldr	r3, [pc, #848]	; (80012cc <__aeabi_ddiv+0x378>)
 8000f7c:	4298      	cmp	r0, r3
 8000f7e:	d100      	bne.n	8000f82 <__aeabi_ddiv+0x2e>
 8000f80:	e172      	b.n	8001268 <__aeabi_ddiv+0x314>
 8000f82:	0f6b      	lsrs	r3, r5, #29
 8000f84:	00e4      	lsls	r4, r4, #3
 8000f86:	431c      	orrs	r4, r3
 8000f88:	2380      	movs	r3, #128	; 0x80
 8000f8a:	041b      	lsls	r3, r3, #16
 8000f8c:	4323      	orrs	r3, r4
 8000f8e:	4698      	mov	r8, r3
 8000f90:	4bcf      	ldr	r3, [pc, #828]	; (80012d0 <__aeabi_ddiv+0x37c>)
 8000f92:	00ed      	lsls	r5, r5, #3
 8000f94:	469b      	mov	fp, r3
 8000f96:	2300      	movs	r3, #0
 8000f98:	4699      	mov	r9, r3
 8000f9a:	4483      	add	fp, r0
 8000f9c:	9300      	str	r3, [sp, #0]
 8000f9e:	033c      	lsls	r4, r7, #12
 8000fa0:	007b      	lsls	r3, r7, #1
 8000fa2:	4650      	mov	r0, sl
 8000fa4:	0b24      	lsrs	r4, r4, #12
 8000fa6:	0d5b      	lsrs	r3, r3, #21
 8000fa8:	0fff      	lsrs	r7, r7, #31
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d100      	bne.n	8000fb0 <__aeabi_ddiv+0x5c>
 8000fae:	e11f      	b.n	80011f0 <__aeabi_ddiv+0x29c>
 8000fb0:	4ac6      	ldr	r2, [pc, #792]	; (80012cc <__aeabi_ddiv+0x378>)
 8000fb2:	4293      	cmp	r3, r2
 8000fb4:	d100      	bne.n	8000fb8 <__aeabi_ddiv+0x64>
 8000fb6:	e162      	b.n	800127e <__aeabi_ddiv+0x32a>
 8000fb8:	49c5      	ldr	r1, [pc, #788]	; (80012d0 <__aeabi_ddiv+0x37c>)
 8000fba:	0f42      	lsrs	r2, r0, #29
 8000fbc:	468c      	mov	ip, r1
 8000fbe:	00e4      	lsls	r4, r4, #3
 8000fc0:	4659      	mov	r1, fp
 8000fc2:	4314      	orrs	r4, r2
 8000fc4:	2280      	movs	r2, #128	; 0x80
 8000fc6:	4463      	add	r3, ip
 8000fc8:	0412      	lsls	r2, r2, #16
 8000fca:	1acb      	subs	r3, r1, r3
 8000fcc:	4314      	orrs	r4, r2
 8000fce:	469b      	mov	fp, r3
 8000fd0:	00c2      	lsls	r2, r0, #3
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	0033      	movs	r3, r6
 8000fd6:	407b      	eors	r3, r7
 8000fd8:	469a      	mov	sl, r3
 8000fda:	464b      	mov	r3, r9
 8000fdc:	2b0f      	cmp	r3, #15
 8000fde:	d827      	bhi.n	8001030 <__aeabi_ddiv+0xdc>
 8000fe0:	49bc      	ldr	r1, [pc, #752]	; (80012d4 <__aeabi_ddiv+0x380>)
 8000fe2:	009b      	lsls	r3, r3, #2
 8000fe4:	58cb      	ldr	r3, [r1, r3]
 8000fe6:	469f      	mov	pc, r3
 8000fe8:	46b2      	mov	sl, r6
 8000fea:	9b00      	ldr	r3, [sp, #0]
 8000fec:	2b02      	cmp	r3, #2
 8000fee:	d016      	beq.n	800101e <__aeabi_ddiv+0xca>
 8000ff0:	2b03      	cmp	r3, #3
 8000ff2:	d100      	bne.n	8000ff6 <__aeabi_ddiv+0xa2>
 8000ff4:	e28e      	b.n	8001514 <__aeabi_ddiv+0x5c0>
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d000      	beq.n	8000ffc <__aeabi_ddiv+0xa8>
 8000ffa:	e0d9      	b.n	80011b0 <__aeabi_ddiv+0x25c>
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	2400      	movs	r4, #0
 8001000:	2500      	movs	r5, #0
 8001002:	4652      	mov	r2, sl
 8001004:	051b      	lsls	r3, r3, #20
 8001006:	4323      	orrs	r3, r4
 8001008:	07d2      	lsls	r2, r2, #31
 800100a:	4313      	orrs	r3, r2
 800100c:	0028      	movs	r0, r5
 800100e:	0019      	movs	r1, r3
 8001010:	b005      	add	sp, #20
 8001012:	bcf0      	pop	{r4, r5, r6, r7}
 8001014:	46bb      	mov	fp, r7
 8001016:	46b2      	mov	sl, r6
 8001018:	46a9      	mov	r9, r5
 800101a:	46a0      	mov	r8, r4
 800101c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800101e:	2400      	movs	r4, #0
 8001020:	2500      	movs	r5, #0
 8001022:	4baa      	ldr	r3, [pc, #680]	; (80012cc <__aeabi_ddiv+0x378>)
 8001024:	e7ed      	b.n	8001002 <__aeabi_ddiv+0xae>
 8001026:	46ba      	mov	sl, r7
 8001028:	46a0      	mov	r8, r4
 800102a:	0015      	movs	r5, r2
 800102c:	9000      	str	r0, [sp, #0]
 800102e:	e7dc      	b.n	8000fea <__aeabi_ddiv+0x96>
 8001030:	4544      	cmp	r4, r8
 8001032:	d200      	bcs.n	8001036 <__aeabi_ddiv+0xe2>
 8001034:	e1c7      	b.n	80013c6 <__aeabi_ddiv+0x472>
 8001036:	d100      	bne.n	800103a <__aeabi_ddiv+0xe6>
 8001038:	e1c2      	b.n	80013c0 <__aeabi_ddiv+0x46c>
 800103a:	2301      	movs	r3, #1
 800103c:	425b      	negs	r3, r3
 800103e:	469c      	mov	ip, r3
 8001040:	002e      	movs	r6, r5
 8001042:	4640      	mov	r0, r8
 8001044:	2500      	movs	r5, #0
 8001046:	44e3      	add	fp, ip
 8001048:	0223      	lsls	r3, r4, #8
 800104a:	0e14      	lsrs	r4, r2, #24
 800104c:	431c      	orrs	r4, r3
 800104e:	0c1b      	lsrs	r3, r3, #16
 8001050:	4699      	mov	r9, r3
 8001052:	0423      	lsls	r3, r4, #16
 8001054:	0c1f      	lsrs	r7, r3, #16
 8001056:	0212      	lsls	r2, r2, #8
 8001058:	4649      	mov	r1, r9
 800105a:	9200      	str	r2, [sp, #0]
 800105c:	9701      	str	r7, [sp, #4]
 800105e:	f7ff f8d7 	bl	8000210 <__aeabi_uidivmod>
 8001062:	0002      	movs	r2, r0
 8001064:	437a      	muls	r2, r7
 8001066:	040b      	lsls	r3, r1, #16
 8001068:	0c31      	lsrs	r1, r6, #16
 800106a:	4680      	mov	r8, r0
 800106c:	4319      	orrs	r1, r3
 800106e:	428a      	cmp	r2, r1
 8001070:	d907      	bls.n	8001082 <__aeabi_ddiv+0x12e>
 8001072:	2301      	movs	r3, #1
 8001074:	425b      	negs	r3, r3
 8001076:	469c      	mov	ip, r3
 8001078:	1909      	adds	r1, r1, r4
 800107a:	44e0      	add	r8, ip
 800107c:	428c      	cmp	r4, r1
 800107e:	d800      	bhi.n	8001082 <__aeabi_ddiv+0x12e>
 8001080:	e207      	b.n	8001492 <__aeabi_ddiv+0x53e>
 8001082:	1a88      	subs	r0, r1, r2
 8001084:	4649      	mov	r1, r9
 8001086:	f7ff f8c3 	bl	8000210 <__aeabi_uidivmod>
 800108a:	0409      	lsls	r1, r1, #16
 800108c:	468c      	mov	ip, r1
 800108e:	0431      	lsls	r1, r6, #16
 8001090:	4666      	mov	r6, ip
 8001092:	9a01      	ldr	r2, [sp, #4]
 8001094:	0c09      	lsrs	r1, r1, #16
 8001096:	4342      	muls	r2, r0
 8001098:	0003      	movs	r3, r0
 800109a:	4331      	orrs	r1, r6
 800109c:	428a      	cmp	r2, r1
 800109e:	d904      	bls.n	80010aa <__aeabi_ddiv+0x156>
 80010a0:	1909      	adds	r1, r1, r4
 80010a2:	3b01      	subs	r3, #1
 80010a4:	428c      	cmp	r4, r1
 80010a6:	d800      	bhi.n	80010aa <__aeabi_ddiv+0x156>
 80010a8:	e1ed      	b.n	8001486 <__aeabi_ddiv+0x532>
 80010aa:	1a88      	subs	r0, r1, r2
 80010ac:	4642      	mov	r2, r8
 80010ae:	0412      	lsls	r2, r2, #16
 80010b0:	431a      	orrs	r2, r3
 80010b2:	4690      	mov	r8, r2
 80010b4:	4641      	mov	r1, r8
 80010b6:	9b00      	ldr	r3, [sp, #0]
 80010b8:	040e      	lsls	r6, r1, #16
 80010ba:	0c1b      	lsrs	r3, r3, #16
 80010bc:	001f      	movs	r7, r3
 80010be:	9302      	str	r3, [sp, #8]
 80010c0:	9b00      	ldr	r3, [sp, #0]
 80010c2:	0c36      	lsrs	r6, r6, #16
 80010c4:	041b      	lsls	r3, r3, #16
 80010c6:	0c19      	lsrs	r1, r3, #16
 80010c8:	000b      	movs	r3, r1
 80010ca:	4373      	muls	r3, r6
 80010cc:	0c12      	lsrs	r2, r2, #16
 80010ce:	437e      	muls	r6, r7
 80010d0:	9103      	str	r1, [sp, #12]
 80010d2:	4351      	muls	r1, r2
 80010d4:	437a      	muls	r2, r7
 80010d6:	0c1f      	lsrs	r7, r3, #16
 80010d8:	46bc      	mov	ip, r7
 80010da:	1876      	adds	r6, r6, r1
 80010dc:	4466      	add	r6, ip
 80010de:	42b1      	cmp	r1, r6
 80010e0:	d903      	bls.n	80010ea <__aeabi_ddiv+0x196>
 80010e2:	2180      	movs	r1, #128	; 0x80
 80010e4:	0249      	lsls	r1, r1, #9
 80010e6:	468c      	mov	ip, r1
 80010e8:	4462      	add	r2, ip
 80010ea:	0c31      	lsrs	r1, r6, #16
 80010ec:	188a      	adds	r2, r1, r2
 80010ee:	0431      	lsls	r1, r6, #16
 80010f0:	041e      	lsls	r6, r3, #16
 80010f2:	0c36      	lsrs	r6, r6, #16
 80010f4:	198e      	adds	r6, r1, r6
 80010f6:	4290      	cmp	r0, r2
 80010f8:	d302      	bcc.n	8001100 <__aeabi_ddiv+0x1ac>
 80010fa:	d112      	bne.n	8001122 <__aeabi_ddiv+0x1ce>
 80010fc:	42b5      	cmp	r5, r6
 80010fe:	d210      	bcs.n	8001122 <__aeabi_ddiv+0x1ce>
 8001100:	4643      	mov	r3, r8
 8001102:	1e59      	subs	r1, r3, #1
 8001104:	9b00      	ldr	r3, [sp, #0]
 8001106:	469c      	mov	ip, r3
 8001108:	4465      	add	r5, ip
 800110a:	001f      	movs	r7, r3
 800110c:	429d      	cmp	r5, r3
 800110e:	419b      	sbcs	r3, r3
 8001110:	425b      	negs	r3, r3
 8001112:	191b      	adds	r3, r3, r4
 8001114:	18c0      	adds	r0, r0, r3
 8001116:	4284      	cmp	r4, r0
 8001118:	d200      	bcs.n	800111c <__aeabi_ddiv+0x1c8>
 800111a:	e1a0      	b.n	800145e <__aeabi_ddiv+0x50a>
 800111c:	d100      	bne.n	8001120 <__aeabi_ddiv+0x1cc>
 800111e:	e19b      	b.n	8001458 <__aeabi_ddiv+0x504>
 8001120:	4688      	mov	r8, r1
 8001122:	1bae      	subs	r6, r5, r6
 8001124:	42b5      	cmp	r5, r6
 8001126:	41ad      	sbcs	r5, r5
 8001128:	1a80      	subs	r0, r0, r2
 800112a:	426d      	negs	r5, r5
 800112c:	1b40      	subs	r0, r0, r5
 800112e:	4284      	cmp	r4, r0
 8001130:	d100      	bne.n	8001134 <__aeabi_ddiv+0x1e0>
 8001132:	e1d5      	b.n	80014e0 <__aeabi_ddiv+0x58c>
 8001134:	4649      	mov	r1, r9
 8001136:	f7ff f86b 	bl	8000210 <__aeabi_uidivmod>
 800113a:	9a01      	ldr	r2, [sp, #4]
 800113c:	040b      	lsls	r3, r1, #16
 800113e:	4342      	muls	r2, r0
 8001140:	0c31      	lsrs	r1, r6, #16
 8001142:	0005      	movs	r5, r0
 8001144:	4319      	orrs	r1, r3
 8001146:	428a      	cmp	r2, r1
 8001148:	d900      	bls.n	800114c <__aeabi_ddiv+0x1f8>
 800114a:	e16c      	b.n	8001426 <__aeabi_ddiv+0x4d2>
 800114c:	1a88      	subs	r0, r1, r2
 800114e:	4649      	mov	r1, r9
 8001150:	f7ff f85e 	bl	8000210 <__aeabi_uidivmod>
 8001154:	9a01      	ldr	r2, [sp, #4]
 8001156:	0436      	lsls	r6, r6, #16
 8001158:	4342      	muls	r2, r0
 800115a:	0409      	lsls	r1, r1, #16
 800115c:	0c36      	lsrs	r6, r6, #16
 800115e:	0003      	movs	r3, r0
 8001160:	430e      	orrs	r6, r1
 8001162:	42b2      	cmp	r2, r6
 8001164:	d900      	bls.n	8001168 <__aeabi_ddiv+0x214>
 8001166:	e153      	b.n	8001410 <__aeabi_ddiv+0x4bc>
 8001168:	9803      	ldr	r0, [sp, #12]
 800116a:	1ab6      	subs	r6, r6, r2
 800116c:	0002      	movs	r2, r0
 800116e:	042d      	lsls	r5, r5, #16
 8001170:	431d      	orrs	r5, r3
 8001172:	9f02      	ldr	r7, [sp, #8]
 8001174:	042b      	lsls	r3, r5, #16
 8001176:	0c1b      	lsrs	r3, r3, #16
 8001178:	435a      	muls	r2, r3
 800117a:	437b      	muls	r3, r7
 800117c:	469c      	mov	ip, r3
 800117e:	0c29      	lsrs	r1, r5, #16
 8001180:	4348      	muls	r0, r1
 8001182:	0c13      	lsrs	r3, r2, #16
 8001184:	4484      	add	ip, r0
 8001186:	4463      	add	r3, ip
 8001188:	4379      	muls	r1, r7
 800118a:	4298      	cmp	r0, r3
 800118c:	d903      	bls.n	8001196 <__aeabi_ddiv+0x242>
 800118e:	2080      	movs	r0, #128	; 0x80
 8001190:	0240      	lsls	r0, r0, #9
 8001192:	4684      	mov	ip, r0
 8001194:	4461      	add	r1, ip
 8001196:	0c18      	lsrs	r0, r3, #16
 8001198:	0412      	lsls	r2, r2, #16
 800119a:	041b      	lsls	r3, r3, #16
 800119c:	0c12      	lsrs	r2, r2, #16
 800119e:	1841      	adds	r1, r0, r1
 80011a0:	189b      	adds	r3, r3, r2
 80011a2:	428e      	cmp	r6, r1
 80011a4:	d200      	bcs.n	80011a8 <__aeabi_ddiv+0x254>
 80011a6:	e0ff      	b.n	80013a8 <__aeabi_ddiv+0x454>
 80011a8:	d100      	bne.n	80011ac <__aeabi_ddiv+0x258>
 80011aa:	e0fa      	b.n	80013a2 <__aeabi_ddiv+0x44e>
 80011ac:	2301      	movs	r3, #1
 80011ae:	431d      	orrs	r5, r3
 80011b0:	4a49      	ldr	r2, [pc, #292]	; (80012d8 <__aeabi_ddiv+0x384>)
 80011b2:	445a      	add	r2, fp
 80011b4:	2a00      	cmp	r2, #0
 80011b6:	dc00      	bgt.n	80011ba <__aeabi_ddiv+0x266>
 80011b8:	e0aa      	b.n	8001310 <__aeabi_ddiv+0x3bc>
 80011ba:	076b      	lsls	r3, r5, #29
 80011bc:	d000      	beq.n	80011c0 <__aeabi_ddiv+0x26c>
 80011be:	e13d      	b.n	800143c <__aeabi_ddiv+0x4e8>
 80011c0:	08ed      	lsrs	r5, r5, #3
 80011c2:	4643      	mov	r3, r8
 80011c4:	01db      	lsls	r3, r3, #7
 80011c6:	d506      	bpl.n	80011d6 <__aeabi_ddiv+0x282>
 80011c8:	4642      	mov	r2, r8
 80011ca:	4b44      	ldr	r3, [pc, #272]	; (80012dc <__aeabi_ddiv+0x388>)
 80011cc:	401a      	ands	r2, r3
 80011ce:	4690      	mov	r8, r2
 80011d0:	2280      	movs	r2, #128	; 0x80
 80011d2:	00d2      	lsls	r2, r2, #3
 80011d4:	445a      	add	r2, fp
 80011d6:	4b42      	ldr	r3, [pc, #264]	; (80012e0 <__aeabi_ddiv+0x38c>)
 80011d8:	429a      	cmp	r2, r3
 80011da:	dd00      	ble.n	80011de <__aeabi_ddiv+0x28a>
 80011dc:	e71f      	b.n	800101e <__aeabi_ddiv+0xca>
 80011de:	4643      	mov	r3, r8
 80011e0:	075b      	lsls	r3, r3, #29
 80011e2:	431d      	orrs	r5, r3
 80011e4:	4643      	mov	r3, r8
 80011e6:	0552      	lsls	r2, r2, #21
 80011e8:	025c      	lsls	r4, r3, #9
 80011ea:	0b24      	lsrs	r4, r4, #12
 80011ec:	0d53      	lsrs	r3, r2, #21
 80011ee:	e708      	b.n	8001002 <__aeabi_ddiv+0xae>
 80011f0:	4652      	mov	r2, sl
 80011f2:	4322      	orrs	r2, r4
 80011f4:	d100      	bne.n	80011f8 <__aeabi_ddiv+0x2a4>
 80011f6:	e07b      	b.n	80012f0 <__aeabi_ddiv+0x39c>
 80011f8:	2c00      	cmp	r4, #0
 80011fa:	d100      	bne.n	80011fe <__aeabi_ddiv+0x2aa>
 80011fc:	e0fa      	b.n	80013f4 <__aeabi_ddiv+0x4a0>
 80011fe:	0020      	movs	r0, r4
 8001200:	f001 f952 	bl	80024a8 <__clzsi2>
 8001204:	0002      	movs	r2, r0
 8001206:	3a0b      	subs	r2, #11
 8001208:	231d      	movs	r3, #29
 800120a:	0001      	movs	r1, r0
 800120c:	1a9b      	subs	r3, r3, r2
 800120e:	4652      	mov	r2, sl
 8001210:	3908      	subs	r1, #8
 8001212:	40da      	lsrs	r2, r3
 8001214:	408c      	lsls	r4, r1
 8001216:	4314      	orrs	r4, r2
 8001218:	4652      	mov	r2, sl
 800121a:	408a      	lsls	r2, r1
 800121c:	4b31      	ldr	r3, [pc, #196]	; (80012e4 <__aeabi_ddiv+0x390>)
 800121e:	4458      	add	r0, fp
 8001220:	469b      	mov	fp, r3
 8001222:	4483      	add	fp, r0
 8001224:	2000      	movs	r0, #0
 8001226:	e6d5      	b.n	8000fd4 <__aeabi_ddiv+0x80>
 8001228:	464b      	mov	r3, r9
 800122a:	4323      	orrs	r3, r4
 800122c:	4698      	mov	r8, r3
 800122e:	d044      	beq.n	80012ba <__aeabi_ddiv+0x366>
 8001230:	2c00      	cmp	r4, #0
 8001232:	d100      	bne.n	8001236 <__aeabi_ddiv+0x2e2>
 8001234:	e0ce      	b.n	80013d4 <__aeabi_ddiv+0x480>
 8001236:	0020      	movs	r0, r4
 8001238:	f001 f936 	bl	80024a8 <__clzsi2>
 800123c:	0001      	movs	r1, r0
 800123e:	0002      	movs	r2, r0
 8001240:	390b      	subs	r1, #11
 8001242:	231d      	movs	r3, #29
 8001244:	1a5b      	subs	r3, r3, r1
 8001246:	4649      	mov	r1, r9
 8001248:	0010      	movs	r0, r2
 800124a:	40d9      	lsrs	r1, r3
 800124c:	3808      	subs	r0, #8
 800124e:	4084      	lsls	r4, r0
 8001250:	000b      	movs	r3, r1
 8001252:	464d      	mov	r5, r9
 8001254:	4323      	orrs	r3, r4
 8001256:	4698      	mov	r8, r3
 8001258:	4085      	lsls	r5, r0
 800125a:	4823      	ldr	r0, [pc, #140]	; (80012e8 <__aeabi_ddiv+0x394>)
 800125c:	1a83      	subs	r3, r0, r2
 800125e:	469b      	mov	fp, r3
 8001260:	2300      	movs	r3, #0
 8001262:	4699      	mov	r9, r3
 8001264:	9300      	str	r3, [sp, #0]
 8001266:	e69a      	b.n	8000f9e <__aeabi_ddiv+0x4a>
 8001268:	464b      	mov	r3, r9
 800126a:	4323      	orrs	r3, r4
 800126c:	4698      	mov	r8, r3
 800126e:	d11d      	bne.n	80012ac <__aeabi_ddiv+0x358>
 8001270:	2308      	movs	r3, #8
 8001272:	4699      	mov	r9, r3
 8001274:	3b06      	subs	r3, #6
 8001276:	2500      	movs	r5, #0
 8001278:	4683      	mov	fp, r0
 800127a:	9300      	str	r3, [sp, #0]
 800127c:	e68f      	b.n	8000f9e <__aeabi_ddiv+0x4a>
 800127e:	4652      	mov	r2, sl
 8001280:	4322      	orrs	r2, r4
 8001282:	d109      	bne.n	8001298 <__aeabi_ddiv+0x344>
 8001284:	2302      	movs	r3, #2
 8001286:	4649      	mov	r1, r9
 8001288:	4319      	orrs	r1, r3
 800128a:	4b18      	ldr	r3, [pc, #96]	; (80012ec <__aeabi_ddiv+0x398>)
 800128c:	4689      	mov	r9, r1
 800128e:	469c      	mov	ip, r3
 8001290:	2400      	movs	r4, #0
 8001292:	2002      	movs	r0, #2
 8001294:	44e3      	add	fp, ip
 8001296:	e69d      	b.n	8000fd4 <__aeabi_ddiv+0x80>
 8001298:	2303      	movs	r3, #3
 800129a:	464a      	mov	r2, r9
 800129c:	431a      	orrs	r2, r3
 800129e:	4b13      	ldr	r3, [pc, #76]	; (80012ec <__aeabi_ddiv+0x398>)
 80012a0:	4691      	mov	r9, r2
 80012a2:	469c      	mov	ip, r3
 80012a4:	4652      	mov	r2, sl
 80012a6:	2003      	movs	r0, #3
 80012a8:	44e3      	add	fp, ip
 80012aa:	e693      	b.n	8000fd4 <__aeabi_ddiv+0x80>
 80012ac:	230c      	movs	r3, #12
 80012ae:	4699      	mov	r9, r3
 80012b0:	3b09      	subs	r3, #9
 80012b2:	46a0      	mov	r8, r4
 80012b4:	4683      	mov	fp, r0
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	e671      	b.n	8000f9e <__aeabi_ddiv+0x4a>
 80012ba:	2304      	movs	r3, #4
 80012bc:	4699      	mov	r9, r3
 80012be:	2300      	movs	r3, #0
 80012c0:	469b      	mov	fp, r3
 80012c2:	3301      	adds	r3, #1
 80012c4:	2500      	movs	r5, #0
 80012c6:	9300      	str	r3, [sp, #0]
 80012c8:	e669      	b.n	8000f9e <__aeabi_ddiv+0x4a>
 80012ca:	46c0      	nop			; (mov r8, r8)
 80012cc:	000007ff 	.word	0x000007ff
 80012d0:	fffffc01 	.word	0xfffffc01
 80012d4:	08007274 	.word	0x08007274
 80012d8:	000003ff 	.word	0x000003ff
 80012dc:	feffffff 	.word	0xfeffffff
 80012e0:	000007fe 	.word	0x000007fe
 80012e4:	000003f3 	.word	0x000003f3
 80012e8:	fffffc0d 	.word	0xfffffc0d
 80012ec:	fffff801 	.word	0xfffff801
 80012f0:	4649      	mov	r1, r9
 80012f2:	2301      	movs	r3, #1
 80012f4:	4319      	orrs	r1, r3
 80012f6:	4689      	mov	r9, r1
 80012f8:	2400      	movs	r4, #0
 80012fa:	2001      	movs	r0, #1
 80012fc:	e66a      	b.n	8000fd4 <__aeabi_ddiv+0x80>
 80012fe:	2300      	movs	r3, #0
 8001300:	2480      	movs	r4, #128	; 0x80
 8001302:	469a      	mov	sl, r3
 8001304:	2500      	movs	r5, #0
 8001306:	4b8a      	ldr	r3, [pc, #552]	; (8001530 <__aeabi_ddiv+0x5dc>)
 8001308:	0324      	lsls	r4, r4, #12
 800130a:	e67a      	b.n	8001002 <__aeabi_ddiv+0xae>
 800130c:	2501      	movs	r5, #1
 800130e:	426d      	negs	r5, r5
 8001310:	2301      	movs	r3, #1
 8001312:	1a9b      	subs	r3, r3, r2
 8001314:	2b38      	cmp	r3, #56	; 0x38
 8001316:	dd00      	ble.n	800131a <__aeabi_ddiv+0x3c6>
 8001318:	e670      	b.n	8000ffc <__aeabi_ddiv+0xa8>
 800131a:	2b1f      	cmp	r3, #31
 800131c:	dc00      	bgt.n	8001320 <__aeabi_ddiv+0x3cc>
 800131e:	e0bf      	b.n	80014a0 <__aeabi_ddiv+0x54c>
 8001320:	211f      	movs	r1, #31
 8001322:	4249      	negs	r1, r1
 8001324:	1a8a      	subs	r2, r1, r2
 8001326:	4641      	mov	r1, r8
 8001328:	40d1      	lsrs	r1, r2
 800132a:	000a      	movs	r2, r1
 800132c:	2b20      	cmp	r3, #32
 800132e:	d004      	beq.n	800133a <__aeabi_ddiv+0x3e6>
 8001330:	4641      	mov	r1, r8
 8001332:	4b80      	ldr	r3, [pc, #512]	; (8001534 <__aeabi_ddiv+0x5e0>)
 8001334:	445b      	add	r3, fp
 8001336:	4099      	lsls	r1, r3
 8001338:	430d      	orrs	r5, r1
 800133a:	1e6b      	subs	r3, r5, #1
 800133c:	419d      	sbcs	r5, r3
 800133e:	2307      	movs	r3, #7
 8001340:	432a      	orrs	r2, r5
 8001342:	001d      	movs	r5, r3
 8001344:	2400      	movs	r4, #0
 8001346:	4015      	ands	r5, r2
 8001348:	4213      	tst	r3, r2
 800134a:	d100      	bne.n	800134e <__aeabi_ddiv+0x3fa>
 800134c:	e0d4      	b.n	80014f8 <__aeabi_ddiv+0x5a4>
 800134e:	210f      	movs	r1, #15
 8001350:	2300      	movs	r3, #0
 8001352:	4011      	ands	r1, r2
 8001354:	2904      	cmp	r1, #4
 8001356:	d100      	bne.n	800135a <__aeabi_ddiv+0x406>
 8001358:	e0cb      	b.n	80014f2 <__aeabi_ddiv+0x59e>
 800135a:	1d11      	adds	r1, r2, #4
 800135c:	4291      	cmp	r1, r2
 800135e:	4192      	sbcs	r2, r2
 8001360:	4252      	negs	r2, r2
 8001362:	189b      	adds	r3, r3, r2
 8001364:	000a      	movs	r2, r1
 8001366:	0219      	lsls	r1, r3, #8
 8001368:	d400      	bmi.n	800136c <__aeabi_ddiv+0x418>
 800136a:	e0c2      	b.n	80014f2 <__aeabi_ddiv+0x59e>
 800136c:	2301      	movs	r3, #1
 800136e:	2400      	movs	r4, #0
 8001370:	2500      	movs	r5, #0
 8001372:	e646      	b.n	8001002 <__aeabi_ddiv+0xae>
 8001374:	2380      	movs	r3, #128	; 0x80
 8001376:	4641      	mov	r1, r8
 8001378:	031b      	lsls	r3, r3, #12
 800137a:	4219      	tst	r1, r3
 800137c:	d008      	beq.n	8001390 <__aeabi_ddiv+0x43c>
 800137e:	421c      	tst	r4, r3
 8001380:	d106      	bne.n	8001390 <__aeabi_ddiv+0x43c>
 8001382:	431c      	orrs	r4, r3
 8001384:	0324      	lsls	r4, r4, #12
 8001386:	46ba      	mov	sl, r7
 8001388:	0015      	movs	r5, r2
 800138a:	4b69      	ldr	r3, [pc, #420]	; (8001530 <__aeabi_ddiv+0x5dc>)
 800138c:	0b24      	lsrs	r4, r4, #12
 800138e:	e638      	b.n	8001002 <__aeabi_ddiv+0xae>
 8001390:	2480      	movs	r4, #128	; 0x80
 8001392:	4643      	mov	r3, r8
 8001394:	0324      	lsls	r4, r4, #12
 8001396:	431c      	orrs	r4, r3
 8001398:	0324      	lsls	r4, r4, #12
 800139a:	46b2      	mov	sl, r6
 800139c:	4b64      	ldr	r3, [pc, #400]	; (8001530 <__aeabi_ddiv+0x5dc>)
 800139e:	0b24      	lsrs	r4, r4, #12
 80013a0:	e62f      	b.n	8001002 <__aeabi_ddiv+0xae>
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d100      	bne.n	80013a8 <__aeabi_ddiv+0x454>
 80013a6:	e703      	b.n	80011b0 <__aeabi_ddiv+0x25c>
 80013a8:	19a6      	adds	r6, r4, r6
 80013aa:	1e68      	subs	r0, r5, #1
 80013ac:	42a6      	cmp	r6, r4
 80013ae:	d200      	bcs.n	80013b2 <__aeabi_ddiv+0x45e>
 80013b0:	e08d      	b.n	80014ce <__aeabi_ddiv+0x57a>
 80013b2:	428e      	cmp	r6, r1
 80013b4:	d200      	bcs.n	80013b8 <__aeabi_ddiv+0x464>
 80013b6:	e0a3      	b.n	8001500 <__aeabi_ddiv+0x5ac>
 80013b8:	d100      	bne.n	80013bc <__aeabi_ddiv+0x468>
 80013ba:	e0b3      	b.n	8001524 <__aeabi_ddiv+0x5d0>
 80013bc:	0005      	movs	r5, r0
 80013be:	e6f5      	b.n	80011ac <__aeabi_ddiv+0x258>
 80013c0:	42aa      	cmp	r2, r5
 80013c2:	d900      	bls.n	80013c6 <__aeabi_ddiv+0x472>
 80013c4:	e639      	b.n	800103a <__aeabi_ddiv+0xe6>
 80013c6:	4643      	mov	r3, r8
 80013c8:	07de      	lsls	r6, r3, #31
 80013ca:	0858      	lsrs	r0, r3, #1
 80013cc:	086b      	lsrs	r3, r5, #1
 80013ce:	431e      	orrs	r6, r3
 80013d0:	07ed      	lsls	r5, r5, #31
 80013d2:	e639      	b.n	8001048 <__aeabi_ddiv+0xf4>
 80013d4:	4648      	mov	r0, r9
 80013d6:	f001 f867 	bl	80024a8 <__clzsi2>
 80013da:	0001      	movs	r1, r0
 80013dc:	0002      	movs	r2, r0
 80013de:	3115      	adds	r1, #21
 80013e0:	3220      	adds	r2, #32
 80013e2:	291c      	cmp	r1, #28
 80013e4:	dc00      	bgt.n	80013e8 <__aeabi_ddiv+0x494>
 80013e6:	e72c      	b.n	8001242 <__aeabi_ddiv+0x2ee>
 80013e8:	464b      	mov	r3, r9
 80013ea:	3808      	subs	r0, #8
 80013ec:	4083      	lsls	r3, r0
 80013ee:	2500      	movs	r5, #0
 80013f0:	4698      	mov	r8, r3
 80013f2:	e732      	b.n	800125a <__aeabi_ddiv+0x306>
 80013f4:	f001 f858 	bl	80024a8 <__clzsi2>
 80013f8:	0003      	movs	r3, r0
 80013fa:	001a      	movs	r2, r3
 80013fc:	3215      	adds	r2, #21
 80013fe:	3020      	adds	r0, #32
 8001400:	2a1c      	cmp	r2, #28
 8001402:	dc00      	bgt.n	8001406 <__aeabi_ddiv+0x4b2>
 8001404:	e700      	b.n	8001208 <__aeabi_ddiv+0x2b4>
 8001406:	4654      	mov	r4, sl
 8001408:	3b08      	subs	r3, #8
 800140a:	2200      	movs	r2, #0
 800140c:	409c      	lsls	r4, r3
 800140e:	e705      	b.n	800121c <__aeabi_ddiv+0x2c8>
 8001410:	1936      	adds	r6, r6, r4
 8001412:	3b01      	subs	r3, #1
 8001414:	42b4      	cmp	r4, r6
 8001416:	d900      	bls.n	800141a <__aeabi_ddiv+0x4c6>
 8001418:	e6a6      	b.n	8001168 <__aeabi_ddiv+0x214>
 800141a:	42b2      	cmp	r2, r6
 800141c:	d800      	bhi.n	8001420 <__aeabi_ddiv+0x4cc>
 800141e:	e6a3      	b.n	8001168 <__aeabi_ddiv+0x214>
 8001420:	1e83      	subs	r3, r0, #2
 8001422:	1936      	adds	r6, r6, r4
 8001424:	e6a0      	b.n	8001168 <__aeabi_ddiv+0x214>
 8001426:	1909      	adds	r1, r1, r4
 8001428:	3d01      	subs	r5, #1
 800142a:	428c      	cmp	r4, r1
 800142c:	d900      	bls.n	8001430 <__aeabi_ddiv+0x4dc>
 800142e:	e68d      	b.n	800114c <__aeabi_ddiv+0x1f8>
 8001430:	428a      	cmp	r2, r1
 8001432:	d800      	bhi.n	8001436 <__aeabi_ddiv+0x4e2>
 8001434:	e68a      	b.n	800114c <__aeabi_ddiv+0x1f8>
 8001436:	1e85      	subs	r5, r0, #2
 8001438:	1909      	adds	r1, r1, r4
 800143a:	e687      	b.n	800114c <__aeabi_ddiv+0x1f8>
 800143c:	230f      	movs	r3, #15
 800143e:	402b      	ands	r3, r5
 8001440:	2b04      	cmp	r3, #4
 8001442:	d100      	bne.n	8001446 <__aeabi_ddiv+0x4f2>
 8001444:	e6bc      	b.n	80011c0 <__aeabi_ddiv+0x26c>
 8001446:	2305      	movs	r3, #5
 8001448:	425b      	negs	r3, r3
 800144a:	42ab      	cmp	r3, r5
 800144c:	419b      	sbcs	r3, r3
 800144e:	3504      	adds	r5, #4
 8001450:	425b      	negs	r3, r3
 8001452:	08ed      	lsrs	r5, r5, #3
 8001454:	4498      	add	r8, r3
 8001456:	e6b4      	b.n	80011c2 <__aeabi_ddiv+0x26e>
 8001458:	42af      	cmp	r7, r5
 800145a:	d900      	bls.n	800145e <__aeabi_ddiv+0x50a>
 800145c:	e660      	b.n	8001120 <__aeabi_ddiv+0x1cc>
 800145e:	4282      	cmp	r2, r0
 8001460:	d804      	bhi.n	800146c <__aeabi_ddiv+0x518>
 8001462:	d000      	beq.n	8001466 <__aeabi_ddiv+0x512>
 8001464:	e65c      	b.n	8001120 <__aeabi_ddiv+0x1cc>
 8001466:	42ae      	cmp	r6, r5
 8001468:	d800      	bhi.n	800146c <__aeabi_ddiv+0x518>
 800146a:	e659      	b.n	8001120 <__aeabi_ddiv+0x1cc>
 800146c:	2302      	movs	r3, #2
 800146e:	425b      	negs	r3, r3
 8001470:	469c      	mov	ip, r3
 8001472:	9b00      	ldr	r3, [sp, #0]
 8001474:	44e0      	add	r8, ip
 8001476:	469c      	mov	ip, r3
 8001478:	4465      	add	r5, ip
 800147a:	429d      	cmp	r5, r3
 800147c:	419b      	sbcs	r3, r3
 800147e:	425b      	negs	r3, r3
 8001480:	191b      	adds	r3, r3, r4
 8001482:	18c0      	adds	r0, r0, r3
 8001484:	e64d      	b.n	8001122 <__aeabi_ddiv+0x1ce>
 8001486:	428a      	cmp	r2, r1
 8001488:	d800      	bhi.n	800148c <__aeabi_ddiv+0x538>
 800148a:	e60e      	b.n	80010aa <__aeabi_ddiv+0x156>
 800148c:	1e83      	subs	r3, r0, #2
 800148e:	1909      	adds	r1, r1, r4
 8001490:	e60b      	b.n	80010aa <__aeabi_ddiv+0x156>
 8001492:	428a      	cmp	r2, r1
 8001494:	d800      	bhi.n	8001498 <__aeabi_ddiv+0x544>
 8001496:	e5f4      	b.n	8001082 <__aeabi_ddiv+0x12e>
 8001498:	1e83      	subs	r3, r0, #2
 800149a:	4698      	mov	r8, r3
 800149c:	1909      	adds	r1, r1, r4
 800149e:	e5f0      	b.n	8001082 <__aeabi_ddiv+0x12e>
 80014a0:	4925      	ldr	r1, [pc, #148]	; (8001538 <__aeabi_ddiv+0x5e4>)
 80014a2:	0028      	movs	r0, r5
 80014a4:	4459      	add	r1, fp
 80014a6:	408d      	lsls	r5, r1
 80014a8:	4642      	mov	r2, r8
 80014aa:	408a      	lsls	r2, r1
 80014ac:	1e69      	subs	r1, r5, #1
 80014ae:	418d      	sbcs	r5, r1
 80014b0:	4641      	mov	r1, r8
 80014b2:	40d8      	lsrs	r0, r3
 80014b4:	40d9      	lsrs	r1, r3
 80014b6:	4302      	orrs	r2, r0
 80014b8:	432a      	orrs	r2, r5
 80014ba:	000b      	movs	r3, r1
 80014bc:	0751      	lsls	r1, r2, #29
 80014be:	d100      	bne.n	80014c2 <__aeabi_ddiv+0x56e>
 80014c0:	e751      	b.n	8001366 <__aeabi_ddiv+0x412>
 80014c2:	210f      	movs	r1, #15
 80014c4:	4011      	ands	r1, r2
 80014c6:	2904      	cmp	r1, #4
 80014c8:	d000      	beq.n	80014cc <__aeabi_ddiv+0x578>
 80014ca:	e746      	b.n	800135a <__aeabi_ddiv+0x406>
 80014cc:	e74b      	b.n	8001366 <__aeabi_ddiv+0x412>
 80014ce:	0005      	movs	r5, r0
 80014d0:	428e      	cmp	r6, r1
 80014d2:	d000      	beq.n	80014d6 <__aeabi_ddiv+0x582>
 80014d4:	e66a      	b.n	80011ac <__aeabi_ddiv+0x258>
 80014d6:	9a00      	ldr	r2, [sp, #0]
 80014d8:	4293      	cmp	r3, r2
 80014da:	d000      	beq.n	80014de <__aeabi_ddiv+0x58a>
 80014dc:	e666      	b.n	80011ac <__aeabi_ddiv+0x258>
 80014de:	e667      	b.n	80011b0 <__aeabi_ddiv+0x25c>
 80014e0:	4a16      	ldr	r2, [pc, #88]	; (800153c <__aeabi_ddiv+0x5e8>)
 80014e2:	445a      	add	r2, fp
 80014e4:	2a00      	cmp	r2, #0
 80014e6:	dc00      	bgt.n	80014ea <__aeabi_ddiv+0x596>
 80014e8:	e710      	b.n	800130c <__aeabi_ddiv+0x3b8>
 80014ea:	2301      	movs	r3, #1
 80014ec:	2500      	movs	r5, #0
 80014ee:	4498      	add	r8, r3
 80014f0:	e667      	b.n	80011c2 <__aeabi_ddiv+0x26e>
 80014f2:	075d      	lsls	r5, r3, #29
 80014f4:	025b      	lsls	r3, r3, #9
 80014f6:	0b1c      	lsrs	r4, r3, #12
 80014f8:	08d2      	lsrs	r2, r2, #3
 80014fa:	2300      	movs	r3, #0
 80014fc:	4315      	orrs	r5, r2
 80014fe:	e580      	b.n	8001002 <__aeabi_ddiv+0xae>
 8001500:	9800      	ldr	r0, [sp, #0]
 8001502:	3d02      	subs	r5, #2
 8001504:	0042      	lsls	r2, r0, #1
 8001506:	4282      	cmp	r2, r0
 8001508:	41bf      	sbcs	r7, r7
 800150a:	427f      	negs	r7, r7
 800150c:	193c      	adds	r4, r7, r4
 800150e:	1936      	adds	r6, r6, r4
 8001510:	9200      	str	r2, [sp, #0]
 8001512:	e7dd      	b.n	80014d0 <__aeabi_ddiv+0x57c>
 8001514:	2480      	movs	r4, #128	; 0x80
 8001516:	4643      	mov	r3, r8
 8001518:	0324      	lsls	r4, r4, #12
 800151a:	431c      	orrs	r4, r3
 800151c:	0324      	lsls	r4, r4, #12
 800151e:	4b04      	ldr	r3, [pc, #16]	; (8001530 <__aeabi_ddiv+0x5dc>)
 8001520:	0b24      	lsrs	r4, r4, #12
 8001522:	e56e      	b.n	8001002 <__aeabi_ddiv+0xae>
 8001524:	9a00      	ldr	r2, [sp, #0]
 8001526:	429a      	cmp	r2, r3
 8001528:	d3ea      	bcc.n	8001500 <__aeabi_ddiv+0x5ac>
 800152a:	0005      	movs	r5, r0
 800152c:	e7d3      	b.n	80014d6 <__aeabi_ddiv+0x582>
 800152e:	46c0      	nop			; (mov r8, r8)
 8001530:	000007ff 	.word	0x000007ff
 8001534:	0000043e 	.word	0x0000043e
 8001538:	0000041e 	.word	0x0000041e
 800153c:	000003ff 	.word	0x000003ff

08001540 <__eqdf2>:
 8001540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001542:	464e      	mov	r6, r9
 8001544:	4645      	mov	r5, r8
 8001546:	46de      	mov	lr, fp
 8001548:	4657      	mov	r7, sl
 800154a:	4690      	mov	r8, r2
 800154c:	b5e0      	push	{r5, r6, r7, lr}
 800154e:	0017      	movs	r7, r2
 8001550:	031a      	lsls	r2, r3, #12
 8001552:	0b12      	lsrs	r2, r2, #12
 8001554:	0005      	movs	r5, r0
 8001556:	4684      	mov	ip, r0
 8001558:	4819      	ldr	r0, [pc, #100]	; (80015c0 <__eqdf2+0x80>)
 800155a:	030e      	lsls	r6, r1, #12
 800155c:	004c      	lsls	r4, r1, #1
 800155e:	4691      	mov	r9, r2
 8001560:	005a      	lsls	r2, r3, #1
 8001562:	0fdb      	lsrs	r3, r3, #31
 8001564:	469b      	mov	fp, r3
 8001566:	0b36      	lsrs	r6, r6, #12
 8001568:	0d64      	lsrs	r4, r4, #21
 800156a:	0fc9      	lsrs	r1, r1, #31
 800156c:	0d52      	lsrs	r2, r2, #21
 800156e:	4284      	cmp	r4, r0
 8001570:	d019      	beq.n	80015a6 <__eqdf2+0x66>
 8001572:	4282      	cmp	r2, r0
 8001574:	d010      	beq.n	8001598 <__eqdf2+0x58>
 8001576:	2001      	movs	r0, #1
 8001578:	4294      	cmp	r4, r2
 800157a:	d10e      	bne.n	800159a <__eqdf2+0x5a>
 800157c:	454e      	cmp	r6, r9
 800157e:	d10c      	bne.n	800159a <__eqdf2+0x5a>
 8001580:	2001      	movs	r0, #1
 8001582:	45c4      	cmp	ip, r8
 8001584:	d109      	bne.n	800159a <__eqdf2+0x5a>
 8001586:	4559      	cmp	r1, fp
 8001588:	d017      	beq.n	80015ba <__eqdf2+0x7a>
 800158a:	2c00      	cmp	r4, #0
 800158c:	d105      	bne.n	800159a <__eqdf2+0x5a>
 800158e:	0030      	movs	r0, r6
 8001590:	4328      	orrs	r0, r5
 8001592:	1e43      	subs	r3, r0, #1
 8001594:	4198      	sbcs	r0, r3
 8001596:	e000      	b.n	800159a <__eqdf2+0x5a>
 8001598:	2001      	movs	r0, #1
 800159a:	bcf0      	pop	{r4, r5, r6, r7}
 800159c:	46bb      	mov	fp, r7
 800159e:	46b2      	mov	sl, r6
 80015a0:	46a9      	mov	r9, r5
 80015a2:	46a0      	mov	r8, r4
 80015a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015a6:	0033      	movs	r3, r6
 80015a8:	2001      	movs	r0, #1
 80015aa:	432b      	orrs	r3, r5
 80015ac:	d1f5      	bne.n	800159a <__eqdf2+0x5a>
 80015ae:	42a2      	cmp	r2, r4
 80015b0:	d1f3      	bne.n	800159a <__eqdf2+0x5a>
 80015b2:	464b      	mov	r3, r9
 80015b4:	433b      	orrs	r3, r7
 80015b6:	d1f0      	bne.n	800159a <__eqdf2+0x5a>
 80015b8:	e7e2      	b.n	8001580 <__eqdf2+0x40>
 80015ba:	2000      	movs	r0, #0
 80015bc:	e7ed      	b.n	800159a <__eqdf2+0x5a>
 80015be:	46c0      	nop			; (mov r8, r8)
 80015c0:	000007ff 	.word	0x000007ff

080015c4 <__gedf2>:
 80015c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015c6:	4647      	mov	r7, r8
 80015c8:	46ce      	mov	lr, r9
 80015ca:	0004      	movs	r4, r0
 80015cc:	0018      	movs	r0, r3
 80015ce:	0016      	movs	r6, r2
 80015d0:	031b      	lsls	r3, r3, #12
 80015d2:	0b1b      	lsrs	r3, r3, #12
 80015d4:	4d2d      	ldr	r5, [pc, #180]	; (800168c <__gedf2+0xc8>)
 80015d6:	004a      	lsls	r2, r1, #1
 80015d8:	4699      	mov	r9, r3
 80015da:	b580      	push	{r7, lr}
 80015dc:	0043      	lsls	r3, r0, #1
 80015de:	030f      	lsls	r7, r1, #12
 80015e0:	46a4      	mov	ip, r4
 80015e2:	46b0      	mov	r8, r6
 80015e4:	0b3f      	lsrs	r7, r7, #12
 80015e6:	0d52      	lsrs	r2, r2, #21
 80015e8:	0fc9      	lsrs	r1, r1, #31
 80015ea:	0d5b      	lsrs	r3, r3, #21
 80015ec:	0fc0      	lsrs	r0, r0, #31
 80015ee:	42aa      	cmp	r2, r5
 80015f0:	d021      	beq.n	8001636 <__gedf2+0x72>
 80015f2:	42ab      	cmp	r3, r5
 80015f4:	d013      	beq.n	800161e <__gedf2+0x5a>
 80015f6:	2a00      	cmp	r2, #0
 80015f8:	d122      	bne.n	8001640 <__gedf2+0x7c>
 80015fa:	433c      	orrs	r4, r7
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d102      	bne.n	8001606 <__gedf2+0x42>
 8001600:	464d      	mov	r5, r9
 8001602:	432e      	orrs	r6, r5
 8001604:	d022      	beq.n	800164c <__gedf2+0x88>
 8001606:	2c00      	cmp	r4, #0
 8001608:	d010      	beq.n	800162c <__gedf2+0x68>
 800160a:	4281      	cmp	r1, r0
 800160c:	d022      	beq.n	8001654 <__gedf2+0x90>
 800160e:	2002      	movs	r0, #2
 8001610:	3901      	subs	r1, #1
 8001612:	4008      	ands	r0, r1
 8001614:	3801      	subs	r0, #1
 8001616:	bcc0      	pop	{r6, r7}
 8001618:	46b9      	mov	r9, r7
 800161a:	46b0      	mov	r8, r6
 800161c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800161e:	464d      	mov	r5, r9
 8001620:	432e      	orrs	r6, r5
 8001622:	d129      	bne.n	8001678 <__gedf2+0xb4>
 8001624:	2a00      	cmp	r2, #0
 8001626:	d1f0      	bne.n	800160a <__gedf2+0x46>
 8001628:	433c      	orrs	r4, r7
 800162a:	d1ee      	bne.n	800160a <__gedf2+0x46>
 800162c:	2800      	cmp	r0, #0
 800162e:	d1f2      	bne.n	8001616 <__gedf2+0x52>
 8001630:	2001      	movs	r0, #1
 8001632:	4240      	negs	r0, r0
 8001634:	e7ef      	b.n	8001616 <__gedf2+0x52>
 8001636:	003d      	movs	r5, r7
 8001638:	4325      	orrs	r5, r4
 800163a:	d11d      	bne.n	8001678 <__gedf2+0xb4>
 800163c:	4293      	cmp	r3, r2
 800163e:	d0ee      	beq.n	800161e <__gedf2+0x5a>
 8001640:	2b00      	cmp	r3, #0
 8001642:	d1e2      	bne.n	800160a <__gedf2+0x46>
 8001644:	464c      	mov	r4, r9
 8001646:	4326      	orrs	r6, r4
 8001648:	d1df      	bne.n	800160a <__gedf2+0x46>
 800164a:	e7e0      	b.n	800160e <__gedf2+0x4a>
 800164c:	2000      	movs	r0, #0
 800164e:	2c00      	cmp	r4, #0
 8001650:	d0e1      	beq.n	8001616 <__gedf2+0x52>
 8001652:	e7dc      	b.n	800160e <__gedf2+0x4a>
 8001654:	429a      	cmp	r2, r3
 8001656:	dc0a      	bgt.n	800166e <__gedf2+0xaa>
 8001658:	dbe8      	blt.n	800162c <__gedf2+0x68>
 800165a:	454f      	cmp	r7, r9
 800165c:	d8d7      	bhi.n	800160e <__gedf2+0x4a>
 800165e:	d00e      	beq.n	800167e <__gedf2+0xba>
 8001660:	2000      	movs	r0, #0
 8001662:	454f      	cmp	r7, r9
 8001664:	d2d7      	bcs.n	8001616 <__gedf2+0x52>
 8001666:	2900      	cmp	r1, #0
 8001668:	d0e2      	beq.n	8001630 <__gedf2+0x6c>
 800166a:	0008      	movs	r0, r1
 800166c:	e7d3      	b.n	8001616 <__gedf2+0x52>
 800166e:	4243      	negs	r3, r0
 8001670:	4158      	adcs	r0, r3
 8001672:	0040      	lsls	r0, r0, #1
 8001674:	3801      	subs	r0, #1
 8001676:	e7ce      	b.n	8001616 <__gedf2+0x52>
 8001678:	2002      	movs	r0, #2
 800167a:	4240      	negs	r0, r0
 800167c:	e7cb      	b.n	8001616 <__gedf2+0x52>
 800167e:	45c4      	cmp	ip, r8
 8001680:	d8c5      	bhi.n	800160e <__gedf2+0x4a>
 8001682:	2000      	movs	r0, #0
 8001684:	45c4      	cmp	ip, r8
 8001686:	d2c6      	bcs.n	8001616 <__gedf2+0x52>
 8001688:	e7ed      	b.n	8001666 <__gedf2+0xa2>
 800168a:	46c0      	nop			; (mov r8, r8)
 800168c:	000007ff 	.word	0x000007ff

08001690 <__ledf2>:
 8001690:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001692:	4647      	mov	r7, r8
 8001694:	46ce      	mov	lr, r9
 8001696:	0004      	movs	r4, r0
 8001698:	0018      	movs	r0, r3
 800169a:	0016      	movs	r6, r2
 800169c:	031b      	lsls	r3, r3, #12
 800169e:	0b1b      	lsrs	r3, r3, #12
 80016a0:	4d2c      	ldr	r5, [pc, #176]	; (8001754 <__ledf2+0xc4>)
 80016a2:	004a      	lsls	r2, r1, #1
 80016a4:	4699      	mov	r9, r3
 80016a6:	b580      	push	{r7, lr}
 80016a8:	0043      	lsls	r3, r0, #1
 80016aa:	030f      	lsls	r7, r1, #12
 80016ac:	46a4      	mov	ip, r4
 80016ae:	46b0      	mov	r8, r6
 80016b0:	0b3f      	lsrs	r7, r7, #12
 80016b2:	0d52      	lsrs	r2, r2, #21
 80016b4:	0fc9      	lsrs	r1, r1, #31
 80016b6:	0d5b      	lsrs	r3, r3, #21
 80016b8:	0fc0      	lsrs	r0, r0, #31
 80016ba:	42aa      	cmp	r2, r5
 80016bc:	d00d      	beq.n	80016da <__ledf2+0x4a>
 80016be:	42ab      	cmp	r3, r5
 80016c0:	d010      	beq.n	80016e4 <__ledf2+0x54>
 80016c2:	2a00      	cmp	r2, #0
 80016c4:	d127      	bne.n	8001716 <__ledf2+0x86>
 80016c6:	433c      	orrs	r4, r7
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d111      	bne.n	80016f0 <__ledf2+0x60>
 80016cc:	464d      	mov	r5, r9
 80016ce:	432e      	orrs	r6, r5
 80016d0:	d10e      	bne.n	80016f0 <__ledf2+0x60>
 80016d2:	2000      	movs	r0, #0
 80016d4:	2c00      	cmp	r4, #0
 80016d6:	d015      	beq.n	8001704 <__ledf2+0x74>
 80016d8:	e00e      	b.n	80016f8 <__ledf2+0x68>
 80016da:	003d      	movs	r5, r7
 80016dc:	4325      	orrs	r5, r4
 80016de:	d110      	bne.n	8001702 <__ledf2+0x72>
 80016e0:	4293      	cmp	r3, r2
 80016e2:	d118      	bne.n	8001716 <__ledf2+0x86>
 80016e4:	464d      	mov	r5, r9
 80016e6:	432e      	orrs	r6, r5
 80016e8:	d10b      	bne.n	8001702 <__ledf2+0x72>
 80016ea:	2a00      	cmp	r2, #0
 80016ec:	d102      	bne.n	80016f4 <__ledf2+0x64>
 80016ee:	433c      	orrs	r4, r7
 80016f0:	2c00      	cmp	r4, #0
 80016f2:	d00b      	beq.n	800170c <__ledf2+0x7c>
 80016f4:	4281      	cmp	r1, r0
 80016f6:	d014      	beq.n	8001722 <__ledf2+0x92>
 80016f8:	2002      	movs	r0, #2
 80016fa:	3901      	subs	r1, #1
 80016fc:	4008      	ands	r0, r1
 80016fe:	3801      	subs	r0, #1
 8001700:	e000      	b.n	8001704 <__ledf2+0x74>
 8001702:	2002      	movs	r0, #2
 8001704:	bcc0      	pop	{r6, r7}
 8001706:	46b9      	mov	r9, r7
 8001708:	46b0      	mov	r8, r6
 800170a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800170c:	2800      	cmp	r0, #0
 800170e:	d1f9      	bne.n	8001704 <__ledf2+0x74>
 8001710:	2001      	movs	r0, #1
 8001712:	4240      	negs	r0, r0
 8001714:	e7f6      	b.n	8001704 <__ledf2+0x74>
 8001716:	2b00      	cmp	r3, #0
 8001718:	d1ec      	bne.n	80016f4 <__ledf2+0x64>
 800171a:	464c      	mov	r4, r9
 800171c:	4326      	orrs	r6, r4
 800171e:	d1e9      	bne.n	80016f4 <__ledf2+0x64>
 8001720:	e7ea      	b.n	80016f8 <__ledf2+0x68>
 8001722:	429a      	cmp	r2, r3
 8001724:	dd04      	ble.n	8001730 <__ledf2+0xa0>
 8001726:	4243      	negs	r3, r0
 8001728:	4158      	adcs	r0, r3
 800172a:	0040      	lsls	r0, r0, #1
 800172c:	3801      	subs	r0, #1
 800172e:	e7e9      	b.n	8001704 <__ledf2+0x74>
 8001730:	429a      	cmp	r2, r3
 8001732:	dbeb      	blt.n	800170c <__ledf2+0x7c>
 8001734:	454f      	cmp	r7, r9
 8001736:	d8df      	bhi.n	80016f8 <__ledf2+0x68>
 8001738:	d006      	beq.n	8001748 <__ledf2+0xb8>
 800173a:	2000      	movs	r0, #0
 800173c:	454f      	cmp	r7, r9
 800173e:	d2e1      	bcs.n	8001704 <__ledf2+0x74>
 8001740:	2900      	cmp	r1, #0
 8001742:	d0e5      	beq.n	8001710 <__ledf2+0x80>
 8001744:	0008      	movs	r0, r1
 8001746:	e7dd      	b.n	8001704 <__ledf2+0x74>
 8001748:	45c4      	cmp	ip, r8
 800174a:	d8d5      	bhi.n	80016f8 <__ledf2+0x68>
 800174c:	2000      	movs	r0, #0
 800174e:	45c4      	cmp	ip, r8
 8001750:	d2d8      	bcs.n	8001704 <__ledf2+0x74>
 8001752:	e7f5      	b.n	8001740 <__ledf2+0xb0>
 8001754:	000007ff 	.word	0x000007ff

08001758 <__aeabi_dmul>:
 8001758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800175a:	4657      	mov	r7, sl
 800175c:	464e      	mov	r6, r9
 800175e:	4645      	mov	r5, r8
 8001760:	46de      	mov	lr, fp
 8001762:	b5e0      	push	{r5, r6, r7, lr}
 8001764:	4698      	mov	r8, r3
 8001766:	030c      	lsls	r4, r1, #12
 8001768:	004b      	lsls	r3, r1, #1
 800176a:	0006      	movs	r6, r0
 800176c:	4692      	mov	sl, r2
 800176e:	b087      	sub	sp, #28
 8001770:	0b24      	lsrs	r4, r4, #12
 8001772:	0d5b      	lsrs	r3, r3, #21
 8001774:	0fcf      	lsrs	r7, r1, #31
 8001776:	2b00      	cmp	r3, #0
 8001778:	d100      	bne.n	800177c <__aeabi_dmul+0x24>
 800177a:	e15c      	b.n	8001a36 <__aeabi_dmul+0x2de>
 800177c:	4ad9      	ldr	r2, [pc, #868]	; (8001ae4 <__aeabi_dmul+0x38c>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d100      	bne.n	8001784 <__aeabi_dmul+0x2c>
 8001782:	e175      	b.n	8001a70 <__aeabi_dmul+0x318>
 8001784:	0f42      	lsrs	r2, r0, #29
 8001786:	00e4      	lsls	r4, r4, #3
 8001788:	4314      	orrs	r4, r2
 800178a:	2280      	movs	r2, #128	; 0x80
 800178c:	0412      	lsls	r2, r2, #16
 800178e:	4314      	orrs	r4, r2
 8001790:	4ad5      	ldr	r2, [pc, #852]	; (8001ae8 <__aeabi_dmul+0x390>)
 8001792:	00c5      	lsls	r5, r0, #3
 8001794:	4694      	mov	ip, r2
 8001796:	4463      	add	r3, ip
 8001798:	9300      	str	r3, [sp, #0]
 800179a:	2300      	movs	r3, #0
 800179c:	4699      	mov	r9, r3
 800179e:	469b      	mov	fp, r3
 80017a0:	4643      	mov	r3, r8
 80017a2:	4642      	mov	r2, r8
 80017a4:	031e      	lsls	r6, r3, #12
 80017a6:	0fd2      	lsrs	r2, r2, #31
 80017a8:	005b      	lsls	r3, r3, #1
 80017aa:	4650      	mov	r0, sl
 80017ac:	4690      	mov	r8, r2
 80017ae:	0b36      	lsrs	r6, r6, #12
 80017b0:	0d5b      	lsrs	r3, r3, #21
 80017b2:	d100      	bne.n	80017b6 <__aeabi_dmul+0x5e>
 80017b4:	e120      	b.n	80019f8 <__aeabi_dmul+0x2a0>
 80017b6:	4acb      	ldr	r2, [pc, #812]	; (8001ae4 <__aeabi_dmul+0x38c>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d100      	bne.n	80017be <__aeabi_dmul+0x66>
 80017bc:	e162      	b.n	8001a84 <__aeabi_dmul+0x32c>
 80017be:	49ca      	ldr	r1, [pc, #808]	; (8001ae8 <__aeabi_dmul+0x390>)
 80017c0:	0f42      	lsrs	r2, r0, #29
 80017c2:	468c      	mov	ip, r1
 80017c4:	9900      	ldr	r1, [sp, #0]
 80017c6:	4463      	add	r3, ip
 80017c8:	00f6      	lsls	r6, r6, #3
 80017ca:	468c      	mov	ip, r1
 80017cc:	4316      	orrs	r6, r2
 80017ce:	2280      	movs	r2, #128	; 0x80
 80017d0:	449c      	add	ip, r3
 80017d2:	0412      	lsls	r2, r2, #16
 80017d4:	4663      	mov	r3, ip
 80017d6:	4316      	orrs	r6, r2
 80017d8:	00c2      	lsls	r2, r0, #3
 80017da:	2000      	movs	r0, #0
 80017dc:	9300      	str	r3, [sp, #0]
 80017de:	9900      	ldr	r1, [sp, #0]
 80017e0:	4643      	mov	r3, r8
 80017e2:	3101      	adds	r1, #1
 80017e4:	468c      	mov	ip, r1
 80017e6:	4649      	mov	r1, r9
 80017e8:	407b      	eors	r3, r7
 80017ea:	9301      	str	r3, [sp, #4]
 80017ec:	290f      	cmp	r1, #15
 80017ee:	d826      	bhi.n	800183e <__aeabi_dmul+0xe6>
 80017f0:	4bbe      	ldr	r3, [pc, #760]	; (8001aec <__aeabi_dmul+0x394>)
 80017f2:	0089      	lsls	r1, r1, #2
 80017f4:	5859      	ldr	r1, [r3, r1]
 80017f6:	468f      	mov	pc, r1
 80017f8:	4643      	mov	r3, r8
 80017fa:	9301      	str	r3, [sp, #4]
 80017fc:	0034      	movs	r4, r6
 80017fe:	0015      	movs	r5, r2
 8001800:	4683      	mov	fp, r0
 8001802:	465b      	mov	r3, fp
 8001804:	2b02      	cmp	r3, #2
 8001806:	d016      	beq.n	8001836 <__aeabi_dmul+0xde>
 8001808:	2b03      	cmp	r3, #3
 800180a:	d100      	bne.n	800180e <__aeabi_dmul+0xb6>
 800180c:	e203      	b.n	8001c16 <__aeabi_dmul+0x4be>
 800180e:	2b01      	cmp	r3, #1
 8001810:	d000      	beq.n	8001814 <__aeabi_dmul+0xbc>
 8001812:	e0cd      	b.n	80019b0 <__aeabi_dmul+0x258>
 8001814:	2200      	movs	r2, #0
 8001816:	2400      	movs	r4, #0
 8001818:	2500      	movs	r5, #0
 800181a:	9b01      	ldr	r3, [sp, #4]
 800181c:	0512      	lsls	r2, r2, #20
 800181e:	4322      	orrs	r2, r4
 8001820:	07db      	lsls	r3, r3, #31
 8001822:	431a      	orrs	r2, r3
 8001824:	0028      	movs	r0, r5
 8001826:	0011      	movs	r1, r2
 8001828:	b007      	add	sp, #28
 800182a:	bcf0      	pop	{r4, r5, r6, r7}
 800182c:	46bb      	mov	fp, r7
 800182e:	46b2      	mov	sl, r6
 8001830:	46a9      	mov	r9, r5
 8001832:	46a0      	mov	r8, r4
 8001834:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001836:	2400      	movs	r4, #0
 8001838:	2500      	movs	r5, #0
 800183a:	4aaa      	ldr	r2, [pc, #680]	; (8001ae4 <__aeabi_dmul+0x38c>)
 800183c:	e7ed      	b.n	800181a <__aeabi_dmul+0xc2>
 800183e:	0c28      	lsrs	r0, r5, #16
 8001840:	042d      	lsls	r5, r5, #16
 8001842:	0c2d      	lsrs	r5, r5, #16
 8001844:	002b      	movs	r3, r5
 8001846:	0c11      	lsrs	r1, r2, #16
 8001848:	0412      	lsls	r2, r2, #16
 800184a:	0c12      	lsrs	r2, r2, #16
 800184c:	4353      	muls	r3, r2
 800184e:	4698      	mov	r8, r3
 8001850:	0013      	movs	r3, r2
 8001852:	002f      	movs	r7, r5
 8001854:	4343      	muls	r3, r0
 8001856:	4699      	mov	r9, r3
 8001858:	434f      	muls	r7, r1
 800185a:	444f      	add	r7, r9
 800185c:	46bb      	mov	fp, r7
 800185e:	4647      	mov	r7, r8
 8001860:	000b      	movs	r3, r1
 8001862:	0c3f      	lsrs	r7, r7, #16
 8001864:	46ba      	mov	sl, r7
 8001866:	4343      	muls	r3, r0
 8001868:	44da      	add	sl, fp
 800186a:	9302      	str	r3, [sp, #8]
 800186c:	45d1      	cmp	r9, sl
 800186e:	d904      	bls.n	800187a <__aeabi_dmul+0x122>
 8001870:	2780      	movs	r7, #128	; 0x80
 8001872:	027f      	lsls	r7, r7, #9
 8001874:	46b9      	mov	r9, r7
 8001876:	444b      	add	r3, r9
 8001878:	9302      	str	r3, [sp, #8]
 800187a:	4653      	mov	r3, sl
 800187c:	0c1b      	lsrs	r3, r3, #16
 800187e:	469b      	mov	fp, r3
 8001880:	4653      	mov	r3, sl
 8001882:	041f      	lsls	r7, r3, #16
 8001884:	4643      	mov	r3, r8
 8001886:	041b      	lsls	r3, r3, #16
 8001888:	0c1b      	lsrs	r3, r3, #16
 800188a:	4698      	mov	r8, r3
 800188c:	003b      	movs	r3, r7
 800188e:	4443      	add	r3, r8
 8001890:	9304      	str	r3, [sp, #16]
 8001892:	0c33      	lsrs	r3, r6, #16
 8001894:	0436      	lsls	r6, r6, #16
 8001896:	0c36      	lsrs	r6, r6, #16
 8001898:	4698      	mov	r8, r3
 800189a:	0033      	movs	r3, r6
 800189c:	4343      	muls	r3, r0
 800189e:	4699      	mov	r9, r3
 80018a0:	4643      	mov	r3, r8
 80018a2:	4343      	muls	r3, r0
 80018a4:	002f      	movs	r7, r5
 80018a6:	469a      	mov	sl, r3
 80018a8:	4643      	mov	r3, r8
 80018aa:	4377      	muls	r7, r6
 80018ac:	435d      	muls	r5, r3
 80018ae:	0c38      	lsrs	r0, r7, #16
 80018b0:	444d      	add	r5, r9
 80018b2:	1945      	adds	r5, r0, r5
 80018b4:	45a9      	cmp	r9, r5
 80018b6:	d903      	bls.n	80018c0 <__aeabi_dmul+0x168>
 80018b8:	2380      	movs	r3, #128	; 0x80
 80018ba:	025b      	lsls	r3, r3, #9
 80018bc:	4699      	mov	r9, r3
 80018be:	44ca      	add	sl, r9
 80018c0:	043f      	lsls	r7, r7, #16
 80018c2:	0c28      	lsrs	r0, r5, #16
 80018c4:	0c3f      	lsrs	r7, r7, #16
 80018c6:	042d      	lsls	r5, r5, #16
 80018c8:	19ed      	adds	r5, r5, r7
 80018ca:	0c27      	lsrs	r7, r4, #16
 80018cc:	0424      	lsls	r4, r4, #16
 80018ce:	0c24      	lsrs	r4, r4, #16
 80018d0:	0003      	movs	r3, r0
 80018d2:	0020      	movs	r0, r4
 80018d4:	4350      	muls	r0, r2
 80018d6:	437a      	muls	r2, r7
 80018d8:	4691      	mov	r9, r2
 80018da:	003a      	movs	r2, r7
 80018dc:	4453      	add	r3, sl
 80018de:	9305      	str	r3, [sp, #20]
 80018e0:	0c03      	lsrs	r3, r0, #16
 80018e2:	469a      	mov	sl, r3
 80018e4:	434a      	muls	r2, r1
 80018e6:	4361      	muls	r1, r4
 80018e8:	4449      	add	r1, r9
 80018ea:	4451      	add	r1, sl
 80018ec:	44ab      	add	fp, r5
 80018ee:	4589      	cmp	r9, r1
 80018f0:	d903      	bls.n	80018fa <__aeabi_dmul+0x1a2>
 80018f2:	2380      	movs	r3, #128	; 0x80
 80018f4:	025b      	lsls	r3, r3, #9
 80018f6:	4699      	mov	r9, r3
 80018f8:	444a      	add	r2, r9
 80018fa:	0400      	lsls	r0, r0, #16
 80018fc:	0c0b      	lsrs	r3, r1, #16
 80018fe:	0c00      	lsrs	r0, r0, #16
 8001900:	0409      	lsls	r1, r1, #16
 8001902:	1809      	adds	r1, r1, r0
 8001904:	0020      	movs	r0, r4
 8001906:	4699      	mov	r9, r3
 8001908:	4643      	mov	r3, r8
 800190a:	4370      	muls	r0, r6
 800190c:	435c      	muls	r4, r3
 800190e:	437e      	muls	r6, r7
 8001910:	435f      	muls	r7, r3
 8001912:	0c03      	lsrs	r3, r0, #16
 8001914:	4698      	mov	r8, r3
 8001916:	19a4      	adds	r4, r4, r6
 8001918:	4444      	add	r4, r8
 800191a:	444a      	add	r2, r9
 800191c:	9703      	str	r7, [sp, #12]
 800191e:	42a6      	cmp	r6, r4
 8001920:	d904      	bls.n	800192c <__aeabi_dmul+0x1d4>
 8001922:	2380      	movs	r3, #128	; 0x80
 8001924:	025b      	lsls	r3, r3, #9
 8001926:	4698      	mov	r8, r3
 8001928:	4447      	add	r7, r8
 800192a:	9703      	str	r7, [sp, #12]
 800192c:	0423      	lsls	r3, r4, #16
 800192e:	9e02      	ldr	r6, [sp, #8]
 8001930:	469a      	mov	sl, r3
 8001932:	9b05      	ldr	r3, [sp, #20]
 8001934:	445e      	add	r6, fp
 8001936:	4698      	mov	r8, r3
 8001938:	42ae      	cmp	r6, r5
 800193a:	41ad      	sbcs	r5, r5
 800193c:	1876      	adds	r6, r6, r1
 800193e:	428e      	cmp	r6, r1
 8001940:	4189      	sbcs	r1, r1
 8001942:	0400      	lsls	r0, r0, #16
 8001944:	0c00      	lsrs	r0, r0, #16
 8001946:	4450      	add	r0, sl
 8001948:	4440      	add	r0, r8
 800194a:	426d      	negs	r5, r5
 800194c:	1947      	adds	r7, r0, r5
 800194e:	46b8      	mov	r8, r7
 8001950:	4693      	mov	fp, r2
 8001952:	4249      	negs	r1, r1
 8001954:	4689      	mov	r9, r1
 8001956:	44c3      	add	fp, r8
 8001958:	44d9      	add	r9, fp
 800195a:	4298      	cmp	r0, r3
 800195c:	4180      	sbcs	r0, r0
 800195e:	45a8      	cmp	r8, r5
 8001960:	41ad      	sbcs	r5, r5
 8001962:	4593      	cmp	fp, r2
 8001964:	4192      	sbcs	r2, r2
 8001966:	4589      	cmp	r9, r1
 8001968:	4189      	sbcs	r1, r1
 800196a:	426d      	negs	r5, r5
 800196c:	4240      	negs	r0, r0
 800196e:	4328      	orrs	r0, r5
 8001970:	0c24      	lsrs	r4, r4, #16
 8001972:	4252      	negs	r2, r2
 8001974:	4249      	negs	r1, r1
 8001976:	430a      	orrs	r2, r1
 8001978:	9b03      	ldr	r3, [sp, #12]
 800197a:	1900      	adds	r0, r0, r4
 800197c:	1880      	adds	r0, r0, r2
 800197e:	18c7      	adds	r7, r0, r3
 8001980:	464b      	mov	r3, r9
 8001982:	0ddc      	lsrs	r4, r3, #23
 8001984:	9b04      	ldr	r3, [sp, #16]
 8001986:	0275      	lsls	r5, r6, #9
 8001988:	431d      	orrs	r5, r3
 800198a:	1e6a      	subs	r2, r5, #1
 800198c:	4195      	sbcs	r5, r2
 800198e:	464b      	mov	r3, r9
 8001990:	0df6      	lsrs	r6, r6, #23
 8001992:	027f      	lsls	r7, r7, #9
 8001994:	4335      	orrs	r5, r6
 8001996:	025a      	lsls	r2, r3, #9
 8001998:	433c      	orrs	r4, r7
 800199a:	4315      	orrs	r5, r2
 800199c:	01fb      	lsls	r3, r7, #7
 800199e:	d400      	bmi.n	80019a2 <__aeabi_dmul+0x24a>
 80019a0:	e11c      	b.n	8001bdc <__aeabi_dmul+0x484>
 80019a2:	2101      	movs	r1, #1
 80019a4:	086a      	lsrs	r2, r5, #1
 80019a6:	400d      	ands	r5, r1
 80019a8:	4315      	orrs	r5, r2
 80019aa:	07e2      	lsls	r2, r4, #31
 80019ac:	4315      	orrs	r5, r2
 80019ae:	0864      	lsrs	r4, r4, #1
 80019b0:	494f      	ldr	r1, [pc, #316]	; (8001af0 <__aeabi_dmul+0x398>)
 80019b2:	4461      	add	r1, ip
 80019b4:	2900      	cmp	r1, #0
 80019b6:	dc00      	bgt.n	80019ba <__aeabi_dmul+0x262>
 80019b8:	e0b0      	b.n	8001b1c <__aeabi_dmul+0x3c4>
 80019ba:	076b      	lsls	r3, r5, #29
 80019bc:	d009      	beq.n	80019d2 <__aeabi_dmul+0x27a>
 80019be:	220f      	movs	r2, #15
 80019c0:	402a      	ands	r2, r5
 80019c2:	2a04      	cmp	r2, #4
 80019c4:	d005      	beq.n	80019d2 <__aeabi_dmul+0x27a>
 80019c6:	1d2a      	adds	r2, r5, #4
 80019c8:	42aa      	cmp	r2, r5
 80019ca:	41ad      	sbcs	r5, r5
 80019cc:	426d      	negs	r5, r5
 80019ce:	1964      	adds	r4, r4, r5
 80019d0:	0015      	movs	r5, r2
 80019d2:	01e3      	lsls	r3, r4, #7
 80019d4:	d504      	bpl.n	80019e0 <__aeabi_dmul+0x288>
 80019d6:	2180      	movs	r1, #128	; 0x80
 80019d8:	4a46      	ldr	r2, [pc, #280]	; (8001af4 <__aeabi_dmul+0x39c>)
 80019da:	00c9      	lsls	r1, r1, #3
 80019dc:	4014      	ands	r4, r2
 80019de:	4461      	add	r1, ip
 80019e0:	4a45      	ldr	r2, [pc, #276]	; (8001af8 <__aeabi_dmul+0x3a0>)
 80019e2:	4291      	cmp	r1, r2
 80019e4:	dd00      	ble.n	80019e8 <__aeabi_dmul+0x290>
 80019e6:	e726      	b.n	8001836 <__aeabi_dmul+0xde>
 80019e8:	0762      	lsls	r2, r4, #29
 80019ea:	08ed      	lsrs	r5, r5, #3
 80019ec:	0264      	lsls	r4, r4, #9
 80019ee:	0549      	lsls	r1, r1, #21
 80019f0:	4315      	orrs	r5, r2
 80019f2:	0b24      	lsrs	r4, r4, #12
 80019f4:	0d4a      	lsrs	r2, r1, #21
 80019f6:	e710      	b.n	800181a <__aeabi_dmul+0xc2>
 80019f8:	4652      	mov	r2, sl
 80019fa:	4332      	orrs	r2, r6
 80019fc:	d100      	bne.n	8001a00 <__aeabi_dmul+0x2a8>
 80019fe:	e07f      	b.n	8001b00 <__aeabi_dmul+0x3a8>
 8001a00:	2e00      	cmp	r6, #0
 8001a02:	d100      	bne.n	8001a06 <__aeabi_dmul+0x2ae>
 8001a04:	e0dc      	b.n	8001bc0 <__aeabi_dmul+0x468>
 8001a06:	0030      	movs	r0, r6
 8001a08:	f000 fd4e 	bl	80024a8 <__clzsi2>
 8001a0c:	0002      	movs	r2, r0
 8001a0e:	3a0b      	subs	r2, #11
 8001a10:	231d      	movs	r3, #29
 8001a12:	0001      	movs	r1, r0
 8001a14:	1a9b      	subs	r3, r3, r2
 8001a16:	4652      	mov	r2, sl
 8001a18:	3908      	subs	r1, #8
 8001a1a:	40da      	lsrs	r2, r3
 8001a1c:	408e      	lsls	r6, r1
 8001a1e:	4316      	orrs	r6, r2
 8001a20:	4652      	mov	r2, sl
 8001a22:	408a      	lsls	r2, r1
 8001a24:	9b00      	ldr	r3, [sp, #0]
 8001a26:	4935      	ldr	r1, [pc, #212]	; (8001afc <__aeabi_dmul+0x3a4>)
 8001a28:	1a18      	subs	r0, r3, r0
 8001a2a:	0003      	movs	r3, r0
 8001a2c:	468c      	mov	ip, r1
 8001a2e:	4463      	add	r3, ip
 8001a30:	2000      	movs	r0, #0
 8001a32:	9300      	str	r3, [sp, #0]
 8001a34:	e6d3      	b.n	80017de <__aeabi_dmul+0x86>
 8001a36:	0025      	movs	r5, r4
 8001a38:	4305      	orrs	r5, r0
 8001a3a:	d04a      	beq.n	8001ad2 <__aeabi_dmul+0x37a>
 8001a3c:	2c00      	cmp	r4, #0
 8001a3e:	d100      	bne.n	8001a42 <__aeabi_dmul+0x2ea>
 8001a40:	e0b0      	b.n	8001ba4 <__aeabi_dmul+0x44c>
 8001a42:	0020      	movs	r0, r4
 8001a44:	f000 fd30 	bl	80024a8 <__clzsi2>
 8001a48:	0001      	movs	r1, r0
 8001a4a:	0002      	movs	r2, r0
 8001a4c:	390b      	subs	r1, #11
 8001a4e:	231d      	movs	r3, #29
 8001a50:	0010      	movs	r0, r2
 8001a52:	1a5b      	subs	r3, r3, r1
 8001a54:	0031      	movs	r1, r6
 8001a56:	0035      	movs	r5, r6
 8001a58:	3808      	subs	r0, #8
 8001a5a:	4084      	lsls	r4, r0
 8001a5c:	40d9      	lsrs	r1, r3
 8001a5e:	4085      	lsls	r5, r0
 8001a60:	430c      	orrs	r4, r1
 8001a62:	4826      	ldr	r0, [pc, #152]	; (8001afc <__aeabi_dmul+0x3a4>)
 8001a64:	1a83      	subs	r3, r0, r2
 8001a66:	9300      	str	r3, [sp, #0]
 8001a68:	2300      	movs	r3, #0
 8001a6a:	4699      	mov	r9, r3
 8001a6c:	469b      	mov	fp, r3
 8001a6e:	e697      	b.n	80017a0 <__aeabi_dmul+0x48>
 8001a70:	0005      	movs	r5, r0
 8001a72:	4325      	orrs	r5, r4
 8001a74:	d126      	bne.n	8001ac4 <__aeabi_dmul+0x36c>
 8001a76:	2208      	movs	r2, #8
 8001a78:	9300      	str	r3, [sp, #0]
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	2400      	movs	r4, #0
 8001a7e:	4691      	mov	r9, r2
 8001a80:	469b      	mov	fp, r3
 8001a82:	e68d      	b.n	80017a0 <__aeabi_dmul+0x48>
 8001a84:	4652      	mov	r2, sl
 8001a86:	9b00      	ldr	r3, [sp, #0]
 8001a88:	4332      	orrs	r2, r6
 8001a8a:	d110      	bne.n	8001aae <__aeabi_dmul+0x356>
 8001a8c:	4915      	ldr	r1, [pc, #84]	; (8001ae4 <__aeabi_dmul+0x38c>)
 8001a8e:	2600      	movs	r6, #0
 8001a90:	468c      	mov	ip, r1
 8001a92:	4463      	add	r3, ip
 8001a94:	4649      	mov	r1, r9
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	2302      	movs	r3, #2
 8001a9a:	4319      	orrs	r1, r3
 8001a9c:	4689      	mov	r9, r1
 8001a9e:	2002      	movs	r0, #2
 8001aa0:	e69d      	b.n	80017de <__aeabi_dmul+0x86>
 8001aa2:	465b      	mov	r3, fp
 8001aa4:	9701      	str	r7, [sp, #4]
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d000      	beq.n	8001aac <__aeabi_dmul+0x354>
 8001aaa:	e6ad      	b.n	8001808 <__aeabi_dmul+0xb0>
 8001aac:	e6c3      	b.n	8001836 <__aeabi_dmul+0xde>
 8001aae:	4a0d      	ldr	r2, [pc, #52]	; (8001ae4 <__aeabi_dmul+0x38c>)
 8001ab0:	2003      	movs	r0, #3
 8001ab2:	4694      	mov	ip, r2
 8001ab4:	4463      	add	r3, ip
 8001ab6:	464a      	mov	r2, r9
 8001ab8:	9300      	str	r3, [sp, #0]
 8001aba:	2303      	movs	r3, #3
 8001abc:	431a      	orrs	r2, r3
 8001abe:	4691      	mov	r9, r2
 8001ac0:	4652      	mov	r2, sl
 8001ac2:	e68c      	b.n	80017de <__aeabi_dmul+0x86>
 8001ac4:	220c      	movs	r2, #12
 8001ac6:	9300      	str	r3, [sp, #0]
 8001ac8:	2303      	movs	r3, #3
 8001aca:	0005      	movs	r5, r0
 8001acc:	4691      	mov	r9, r2
 8001ace:	469b      	mov	fp, r3
 8001ad0:	e666      	b.n	80017a0 <__aeabi_dmul+0x48>
 8001ad2:	2304      	movs	r3, #4
 8001ad4:	4699      	mov	r9, r3
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	9300      	str	r3, [sp, #0]
 8001ada:	3301      	adds	r3, #1
 8001adc:	2400      	movs	r4, #0
 8001ade:	469b      	mov	fp, r3
 8001ae0:	e65e      	b.n	80017a0 <__aeabi_dmul+0x48>
 8001ae2:	46c0      	nop			; (mov r8, r8)
 8001ae4:	000007ff 	.word	0x000007ff
 8001ae8:	fffffc01 	.word	0xfffffc01
 8001aec:	080072b4 	.word	0x080072b4
 8001af0:	000003ff 	.word	0x000003ff
 8001af4:	feffffff 	.word	0xfeffffff
 8001af8:	000007fe 	.word	0x000007fe
 8001afc:	fffffc0d 	.word	0xfffffc0d
 8001b00:	4649      	mov	r1, r9
 8001b02:	2301      	movs	r3, #1
 8001b04:	4319      	orrs	r1, r3
 8001b06:	4689      	mov	r9, r1
 8001b08:	2600      	movs	r6, #0
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	e667      	b.n	80017de <__aeabi_dmul+0x86>
 8001b0e:	2300      	movs	r3, #0
 8001b10:	2480      	movs	r4, #128	; 0x80
 8001b12:	2500      	movs	r5, #0
 8001b14:	4a43      	ldr	r2, [pc, #268]	; (8001c24 <__aeabi_dmul+0x4cc>)
 8001b16:	9301      	str	r3, [sp, #4]
 8001b18:	0324      	lsls	r4, r4, #12
 8001b1a:	e67e      	b.n	800181a <__aeabi_dmul+0xc2>
 8001b1c:	2001      	movs	r0, #1
 8001b1e:	1a40      	subs	r0, r0, r1
 8001b20:	2838      	cmp	r0, #56	; 0x38
 8001b22:	dd00      	ble.n	8001b26 <__aeabi_dmul+0x3ce>
 8001b24:	e676      	b.n	8001814 <__aeabi_dmul+0xbc>
 8001b26:	281f      	cmp	r0, #31
 8001b28:	dd5b      	ble.n	8001be2 <__aeabi_dmul+0x48a>
 8001b2a:	221f      	movs	r2, #31
 8001b2c:	0023      	movs	r3, r4
 8001b2e:	4252      	negs	r2, r2
 8001b30:	1a51      	subs	r1, r2, r1
 8001b32:	40cb      	lsrs	r3, r1
 8001b34:	0019      	movs	r1, r3
 8001b36:	2820      	cmp	r0, #32
 8001b38:	d003      	beq.n	8001b42 <__aeabi_dmul+0x3ea>
 8001b3a:	4a3b      	ldr	r2, [pc, #236]	; (8001c28 <__aeabi_dmul+0x4d0>)
 8001b3c:	4462      	add	r2, ip
 8001b3e:	4094      	lsls	r4, r2
 8001b40:	4325      	orrs	r5, r4
 8001b42:	1e6a      	subs	r2, r5, #1
 8001b44:	4195      	sbcs	r5, r2
 8001b46:	002a      	movs	r2, r5
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	2107      	movs	r1, #7
 8001b4c:	000d      	movs	r5, r1
 8001b4e:	2400      	movs	r4, #0
 8001b50:	4015      	ands	r5, r2
 8001b52:	4211      	tst	r1, r2
 8001b54:	d05b      	beq.n	8001c0e <__aeabi_dmul+0x4b6>
 8001b56:	210f      	movs	r1, #15
 8001b58:	2400      	movs	r4, #0
 8001b5a:	4011      	ands	r1, r2
 8001b5c:	2904      	cmp	r1, #4
 8001b5e:	d053      	beq.n	8001c08 <__aeabi_dmul+0x4b0>
 8001b60:	1d11      	adds	r1, r2, #4
 8001b62:	4291      	cmp	r1, r2
 8001b64:	4192      	sbcs	r2, r2
 8001b66:	4252      	negs	r2, r2
 8001b68:	18a4      	adds	r4, r4, r2
 8001b6a:	000a      	movs	r2, r1
 8001b6c:	0223      	lsls	r3, r4, #8
 8001b6e:	d54b      	bpl.n	8001c08 <__aeabi_dmul+0x4b0>
 8001b70:	2201      	movs	r2, #1
 8001b72:	2400      	movs	r4, #0
 8001b74:	2500      	movs	r5, #0
 8001b76:	e650      	b.n	800181a <__aeabi_dmul+0xc2>
 8001b78:	2380      	movs	r3, #128	; 0x80
 8001b7a:	031b      	lsls	r3, r3, #12
 8001b7c:	421c      	tst	r4, r3
 8001b7e:	d009      	beq.n	8001b94 <__aeabi_dmul+0x43c>
 8001b80:	421e      	tst	r6, r3
 8001b82:	d107      	bne.n	8001b94 <__aeabi_dmul+0x43c>
 8001b84:	4333      	orrs	r3, r6
 8001b86:	031c      	lsls	r4, r3, #12
 8001b88:	4643      	mov	r3, r8
 8001b8a:	0015      	movs	r5, r2
 8001b8c:	0b24      	lsrs	r4, r4, #12
 8001b8e:	4a25      	ldr	r2, [pc, #148]	; (8001c24 <__aeabi_dmul+0x4cc>)
 8001b90:	9301      	str	r3, [sp, #4]
 8001b92:	e642      	b.n	800181a <__aeabi_dmul+0xc2>
 8001b94:	2280      	movs	r2, #128	; 0x80
 8001b96:	0312      	lsls	r2, r2, #12
 8001b98:	4314      	orrs	r4, r2
 8001b9a:	0324      	lsls	r4, r4, #12
 8001b9c:	4a21      	ldr	r2, [pc, #132]	; (8001c24 <__aeabi_dmul+0x4cc>)
 8001b9e:	0b24      	lsrs	r4, r4, #12
 8001ba0:	9701      	str	r7, [sp, #4]
 8001ba2:	e63a      	b.n	800181a <__aeabi_dmul+0xc2>
 8001ba4:	f000 fc80 	bl	80024a8 <__clzsi2>
 8001ba8:	0001      	movs	r1, r0
 8001baa:	0002      	movs	r2, r0
 8001bac:	3115      	adds	r1, #21
 8001bae:	3220      	adds	r2, #32
 8001bb0:	291c      	cmp	r1, #28
 8001bb2:	dc00      	bgt.n	8001bb6 <__aeabi_dmul+0x45e>
 8001bb4:	e74b      	b.n	8001a4e <__aeabi_dmul+0x2f6>
 8001bb6:	0034      	movs	r4, r6
 8001bb8:	3808      	subs	r0, #8
 8001bba:	2500      	movs	r5, #0
 8001bbc:	4084      	lsls	r4, r0
 8001bbe:	e750      	b.n	8001a62 <__aeabi_dmul+0x30a>
 8001bc0:	f000 fc72 	bl	80024a8 <__clzsi2>
 8001bc4:	0003      	movs	r3, r0
 8001bc6:	001a      	movs	r2, r3
 8001bc8:	3215      	adds	r2, #21
 8001bca:	3020      	adds	r0, #32
 8001bcc:	2a1c      	cmp	r2, #28
 8001bce:	dc00      	bgt.n	8001bd2 <__aeabi_dmul+0x47a>
 8001bd0:	e71e      	b.n	8001a10 <__aeabi_dmul+0x2b8>
 8001bd2:	4656      	mov	r6, sl
 8001bd4:	3b08      	subs	r3, #8
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	409e      	lsls	r6, r3
 8001bda:	e723      	b.n	8001a24 <__aeabi_dmul+0x2cc>
 8001bdc:	9b00      	ldr	r3, [sp, #0]
 8001bde:	469c      	mov	ip, r3
 8001be0:	e6e6      	b.n	80019b0 <__aeabi_dmul+0x258>
 8001be2:	4912      	ldr	r1, [pc, #72]	; (8001c2c <__aeabi_dmul+0x4d4>)
 8001be4:	0022      	movs	r2, r4
 8001be6:	4461      	add	r1, ip
 8001be8:	002e      	movs	r6, r5
 8001bea:	408d      	lsls	r5, r1
 8001bec:	408a      	lsls	r2, r1
 8001bee:	40c6      	lsrs	r6, r0
 8001bf0:	1e69      	subs	r1, r5, #1
 8001bf2:	418d      	sbcs	r5, r1
 8001bf4:	4332      	orrs	r2, r6
 8001bf6:	432a      	orrs	r2, r5
 8001bf8:	40c4      	lsrs	r4, r0
 8001bfa:	0753      	lsls	r3, r2, #29
 8001bfc:	d0b6      	beq.n	8001b6c <__aeabi_dmul+0x414>
 8001bfe:	210f      	movs	r1, #15
 8001c00:	4011      	ands	r1, r2
 8001c02:	2904      	cmp	r1, #4
 8001c04:	d1ac      	bne.n	8001b60 <__aeabi_dmul+0x408>
 8001c06:	e7b1      	b.n	8001b6c <__aeabi_dmul+0x414>
 8001c08:	0765      	lsls	r5, r4, #29
 8001c0a:	0264      	lsls	r4, r4, #9
 8001c0c:	0b24      	lsrs	r4, r4, #12
 8001c0e:	08d2      	lsrs	r2, r2, #3
 8001c10:	4315      	orrs	r5, r2
 8001c12:	2200      	movs	r2, #0
 8001c14:	e601      	b.n	800181a <__aeabi_dmul+0xc2>
 8001c16:	2280      	movs	r2, #128	; 0x80
 8001c18:	0312      	lsls	r2, r2, #12
 8001c1a:	4314      	orrs	r4, r2
 8001c1c:	0324      	lsls	r4, r4, #12
 8001c1e:	4a01      	ldr	r2, [pc, #4]	; (8001c24 <__aeabi_dmul+0x4cc>)
 8001c20:	0b24      	lsrs	r4, r4, #12
 8001c22:	e5fa      	b.n	800181a <__aeabi_dmul+0xc2>
 8001c24:	000007ff 	.word	0x000007ff
 8001c28:	0000043e 	.word	0x0000043e
 8001c2c:	0000041e 	.word	0x0000041e

08001c30 <__aeabi_dsub>:
 8001c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c32:	4657      	mov	r7, sl
 8001c34:	464e      	mov	r6, r9
 8001c36:	4645      	mov	r5, r8
 8001c38:	46de      	mov	lr, fp
 8001c3a:	b5e0      	push	{r5, r6, r7, lr}
 8001c3c:	001e      	movs	r6, r3
 8001c3e:	0017      	movs	r7, r2
 8001c40:	004a      	lsls	r2, r1, #1
 8001c42:	030b      	lsls	r3, r1, #12
 8001c44:	0d52      	lsrs	r2, r2, #21
 8001c46:	0a5b      	lsrs	r3, r3, #9
 8001c48:	4690      	mov	r8, r2
 8001c4a:	0f42      	lsrs	r2, r0, #29
 8001c4c:	431a      	orrs	r2, r3
 8001c4e:	0fcd      	lsrs	r5, r1, #31
 8001c50:	4ccd      	ldr	r4, [pc, #820]	; (8001f88 <__aeabi_dsub+0x358>)
 8001c52:	0331      	lsls	r1, r6, #12
 8001c54:	00c3      	lsls	r3, r0, #3
 8001c56:	4694      	mov	ip, r2
 8001c58:	0070      	lsls	r0, r6, #1
 8001c5a:	0f7a      	lsrs	r2, r7, #29
 8001c5c:	0a49      	lsrs	r1, r1, #9
 8001c5e:	00ff      	lsls	r7, r7, #3
 8001c60:	469a      	mov	sl, r3
 8001c62:	46b9      	mov	r9, r7
 8001c64:	0d40      	lsrs	r0, r0, #21
 8001c66:	0ff6      	lsrs	r6, r6, #31
 8001c68:	4311      	orrs	r1, r2
 8001c6a:	42a0      	cmp	r0, r4
 8001c6c:	d100      	bne.n	8001c70 <__aeabi_dsub+0x40>
 8001c6e:	e0b1      	b.n	8001dd4 <__aeabi_dsub+0x1a4>
 8001c70:	2201      	movs	r2, #1
 8001c72:	4056      	eors	r6, r2
 8001c74:	46b3      	mov	fp, r6
 8001c76:	42b5      	cmp	r5, r6
 8001c78:	d100      	bne.n	8001c7c <__aeabi_dsub+0x4c>
 8001c7a:	e088      	b.n	8001d8e <__aeabi_dsub+0x15e>
 8001c7c:	4642      	mov	r2, r8
 8001c7e:	1a12      	subs	r2, r2, r0
 8001c80:	2a00      	cmp	r2, #0
 8001c82:	dc00      	bgt.n	8001c86 <__aeabi_dsub+0x56>
 8001c84:	e0ae      	b.n	8001de4 <__aeabi_dsub+0x1b4>
 8001c86:	2800      	cmp	r0, #0
 8001c88:	d100      	bne.n	8001c8c <__aeabi_dsub+0x5c>
 8001c8a:	e0c1      	b.n	8001e10 <__aeabi_dsub+0x1e0>
 8001c8c:	48be      	ldr	r0, [pc, #760]	; (8001f88 <__aeabi_dsub+0x358>)
 8001c8e:	4580      	cmp	r8, r0
 8001c90:	d100      	bne.n	8001c94 <__aeabi_dsub+0x64>
 8001c92:	e151      	b.n	8001f38 <__aeabi_dsub+0x308>
 8001c94:	2080      	movs	r0, #128	; 0x80
 8001c96:	0400      	lsls	r0, r0, #16
 8001c98:	4301      	orrs	r1, r0
 8001c9a:	2a38      	cmp	r2, #56	; 0x38
 8001c9c:	dd00      	ble.n	8001ca0 <__aeabi_dsub+0x70>
 8001c9e:	e17b      	b.n	8001f98 <__aeabi_dsub+0x368>
 8001ca0:	2a1f      	cmp	r2, #31
 8001ca2:	dd00      	ble.n	8001ca6 <__aeabi_dsub+0x76>
 8001ca4:	e1ee      	b.n	8002084 <__aeabi_dsub+0x454>
 8001ca6:	2020      	movs	r0, #32
 8001ca8:	003e      	movs	r6, r7
 8001caa:	1a80      	subs	r0, r0, r2
 8001cac:	000c      	movs	r4, r1
 8001cae:	40d6      	lsrs	r6, r2
 8001cb0:	40d1      	lsrs	r1, r2
 8001cb2:	4087      	lsls	r7, r0
 8001cb4:	4662      	mov	r2, ip
 8001cb6:	4084      	lsls	r4, r0
 8001cb8:	1a52      	subs	r2, r2, r1
 8001cba:	1e78      	subs	r0, r7, #1
 8001cbc:	4187      	sbcs	r7, r0
 8001cbe:	4694      	mov	ip, r2
 8001cc0:	4334      	orrs	r4, r6
 8001cc2:	4327      	orrs	r7, r4
 8001cc4:	1bdc      	subs	r4, r3, r7
 8001cc6:	42a3      	cmp	r3, r4
 8001cc8:	419b      	sbcs	r3, r3
 8001cca:	4662      	mov	r2, ip
 8001ccc:	425b      	negs	r3, r3
 8001cce:	1ad3      	subs	r3, r2, r3
 8001cd0:	4699      	mov	r9, r3
 8001cd2:	464b      	mov	r3, r9
 8001cd4:	021b      	lsls	r3, r3, #8
 8001cd6:	d400      	bmi.n	8001cda <__aeabi_dsub+0xaa>
 8001cd8:	e118      	b.n	8001f0c <__aeabi_dsub+0x2dc>
 8001cda:	464b      	mov	r3, r9
 8001cdc:	0258      	lsls	r0, r3, #9
 8001cde:	0a43      	lsrs	r3, r0, #9
 8001ce0:	4699      	mov	r9, r3
 8001ce2:	464b      	mov	r3, r9
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d100      	bne.n	8001cea <__aeabi_dsub+0xba>
 8001ce8:	e137      	b.n	8001f5a <__aeabi_dsub+0x32a>
 8001cea:	4648      	mov	r0, r9
 8001cec:	f000 fbdc 	bl	80024a8 <__clzsi2>
 8001cf0:	0001      	movs	r1, r0
 8001cf2:	3908      	subs	r1, #8
 8001cf4:	2320      	movs	r3, #32
 8001cf6:	0022      	movs	r2, r4
 8001cf8:	4648      	mov	r0, r9
 8001cfa:	1a5b      	subs	r3, r3, r1
 8001cfc:	40da      	lsrs	r2, r3
 8001cfe:	4088      	lsls	r0, r1
 8001d00:	408c      	lsls	r4, r1
 8001d02:	4643      	mov	r3, r8
 8001d04:	4310      	orrs	r0, r2
 8001d06:	4588      	cmp	r8, r1
 8001d08:	dd00      	ble.n	8001d0c <__aeabi_dsub+0xdc>
 8001d0a:	e136      	b.n	8001f7a <__aeabi_dsub+0x34a>
 8001d0c:	1ac9      	subs	r1, r1, r3
 8001d0e:	1c4b      	adds	r3, r1, #1
 8001d10:	2b1f      	cmp	r3, #31
 8001d12:	dd00      	ble.n	8001d16 <__aeabi_dsub+0xe6>
 8001d14:	e0ea      	b.n	8001eec <__aeabi_dsub+0x2bc>
 8001d16:	2220      	movs	r2, #32
 8001d18:	0026      	movs	r6, r4
 8001d1a:	1ad2      	subs	r2, r2, r3
 8001d1c:	0001      	movs	r1, r0
 8001d1e:	4094      	lsls	r4, r2
 8001d20:	40de      	lsrs	r6, r3
 8001d22:	40d8      	lsrs	r0, r3
 8001d24:	2300      	movs	r3, #0
 8001d26:	4091      	lsls	r1, r2
 8001d28:	1e62      	subs	r2, r4, #1
 8001d2a:	4194      	sbcs	r4, r2
 8001d2c:	4681      	mov	r9, r0
 8001d2e:	4698      	mov	r8, r3
 8001d30:	4331      	orrs	r1, r6
 8001d32:	430c      	orrs	r4, r1
 8001d34:	0763      	lsls	r3, r4, #29
 8001d36:	d009      	beq.n	8001d4c <__aeabi_dsub+0x11c>
 8001d38:	230f      	movs	r3, #15
 8001d3a:	4023      	ands	r3, r4
 8001d3c:	2b04      	cmp	r3, #4
 8001d3e:	d005      	beq.n	8001d4c <__aeabi_dsub+0x11c>
 8001d40:	1d23      	adds	r3, r4, #4
 8001d42:	42a3      	cmp	r3, r4
 8001d44:	41a4      	sbcs	r4, r4
 8001d46:	4264      	negs	r4, r4
 8001d48:	44a1      	add	r9, r4
 8001d4a:	001c      	movs	r4, r3
 8001d4c:	464b      	mov	r3, r9
 8001d4e:	021b      	lsls	r3, r3, #8
 8001d50:	d400      	bmi.n	8001d54 <__aeabi_dsub+0x124>
 8001d52:	e0de      	b.n	8001f12 <__aeabi_dsub+0x2e2>
 8001d54:	4641      	mov	r1, r8
 8001d56:	4b8c      	ldr	r3, [pc, #560]	; (8001f88 <__aeabi_dsub+0x358>)
 8001d58:	3101      	adds	r1, #1
 8001d5a:	4299      	cmp	r1, r3
 8001d5c:	d100      	bne.n	8001d60 <__aeabi_dsub+0x130>
 8001d5e:	e0e7      	b.n	8001f30 <__aeabi_dsub+0x300>
 8001d60:	464b      	mov	r3, r9
 8001d62:	488a      	ldr	r0, [pc, #552]	; (8001f8c <__aeabi_dsub+0x35c>)
 8001d64:	08e4      	lsrs	r4, r4, #3
 8001d66:	4003      	ands	r3, r0
 8001d68:	0018      	movs	r0, r3
 8001d6a:	0549      	lsls	r1, r1, #21
 8001d6c:	075b      	lsls	r3, r3, #29
 8001d6e:	0240      	lsls	r0, r0, #9
 8001d70:	4323      	orrs	r3, r4
 8001d72:	0d4a      	lsrs	r2, r1, #21
 8001d74:	0b04      	lsrs	r4, r0, #12
 8001d76:	0512      	lsls	r2, r2, #20
 8001d78:	07ed      	lsls	r5, r5, #31
 8001d7a:	4322      	orrs	r2, r4
 8001d7c:	432a      	orrs	r2, r5
 8001d7e:	0018      	movs	r0, r3
 8001d80:	0011      	movs	r1, r2
 8001d82:	bcf0      	pop	{r4, r5, r6, r7}
 8001d84:	46bb      	mov	fp, r7
 8001d86:	46b2      	mov	sl, r6
 8001d88:	46a9      	mov	r9, r5
 8001d8a:	46a0      	mov	r8, r4
 8001d8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d8e:	4642      	mov	r2, r8
 8001d90:	1a12      	subs	r2, r2, r0
 8001d92:	2a00      	cmp	r2, #0
 8001d94:	dd52      	ble.n	8001e3c <__aeabi_dsub+0x20c>
 8001d96:	2800      	cmp	r0, #0
 8001d98:	d100      	bne.n	8001d9c <__aeabi_dsub+0x16c>
 8001d9a:	e09c      	b.n	8001ed6 <__aeabi_dsub+0x2a6>
 8001d9c:	45a0      	cmp	r8, r4
 8001d9e:	d100      	bne.n	8001da2 <__aeabi_dsub+0x172>
 8001da0:	e0ca      	b.n	8001f38 <__aeabi_dsub+0x308>
 8001da2:	2080      	movs	r0, #128	; 0x80
 8001da4:	0400      	lsls	r0, r0, #16
 8001da6:	4301      	orrs	r1, r0
 8001da8:	2a38      	cmp	r2, #56	; 0x38
 8001daa:	dd00      	ble.n	8001dae <__aeabi_dsub+0x17e>
 8001dac:	e149      	b.n	8002042 <__aeabi_dsub+0x412>
 8001dae:	2a1f      	cmp	r2, #31
 8001db0:	dc00      	bgt.n	8001db4 <__aeabi_dsub+0x184>
 8001db2:	e197      	b.n	80020e4 <__aeabi_dsub+0x4b4>
 8001db4:	0010      	movs	r0, r2
 8001db6:	000e      	movs	r6, r1
 8001db8:	3820      	subs	r0, #32
 8001dba:	40c6      	lsrs	r6, r0
 8001dbc:	2a20      	cmp	r2, #32
 8001dbe:	d004      	beq.n	8001dca <__aeabi_dsub+0x19a>
 8001dc0:	2040      	movs	r0, #64	; 0x40
 8001dc2:	1a82      	subs	r2, r0, r2
 8001dc4:	4091      	lsls	r1, r2
 8001dc6:	430f      	orrs	r7, r1
 8001dc8:	46b9      	mov	r9, r7
 8001dca:	464c      	mov	r4, r9
 8001dcc:	1e62      	subs	r2, r4, #1
 8001dce:	4194      	sbcs	r4, r2
 8001dd0:	4334      	orrs	r4, r6
 8001dd2:	e13a      	b.n	800204a <__aeabi_dsub+0x41a>
 8001dd4:	000a      	movs	r2, r1
 8001dd6:	433a      	orrs	r2, r7
 8001dd8:	d028      	beq.n	8001e2c <__aeabi_dsub+0x1fc>
 8001dda:	46b3      	mov	fp, r6
 8001ddc:	42b5      	cmp	r5, r6
 8001dde:	d02b      	beq.n	8001e38 <__aeabi_dsub+0x208>
 8001de0:	4a6b      	ldr	r2, [pc, #428]	; (8001f90 <__aeabi_dsub+0x360>)
 8001de2:	4442      	add	r2, r8
 8001de4:	2a00      	cmp	r2, #0
 8001de6:	d05d      	beq.n	8001ea4 <__aeabi_dsub+0x274>
 8001de8:	4642      	mov	r2, r8
 8001dea:	4644      	mov	r4, r8
 8001dec:	1a82      	subs	r2, r0, r2
 8001dee:	2c00      	cmp	r4, #0
 8001df0:	d000      	beq.n	8001df4 <__aeabi_dsub+0x1c4>
 8001df2:	e0f5      	b.n	8001fe0 <__aeabi_dsub+0x3b0>
 8001df4:	4665      	mov	r5, ip
 8001df6:	431d      	orrs	r5, r3
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x1cc>
 8001dfa:	e19c      	b.n	8002136 <__aeabi_dsub+0x506>
 8001dfc:	1e55      	subs	r5, r2, #1
 8001dfe:	2a01      	cmp	r2, #1
 8001e00:	d100      	bne.n	8001e04 <__aeabi_dsub+0x1d4>
 8001e02:	e1fb      	b.n	80021fc <__aeabi_dsub+0x5cc>
 8001e04:	4c60      	ldr	r4, [pc, #384]	; (8001f88 <__aeabi_dsub+0x358>)
 8001e06:	42a2      	cmp	r2, r4
 8001e08:	d100      	bne.n	8001e0c <__aeabi_dsub+0x1dc>
 8001e0a:	e1bd      	b.n	8002188 <__aeabi_dsub+0x558>
 8001e0c:	002a      	movs	r2, r5
 8001e0e:	e0f0      	b.n	8001ff2 <__aeabi_dsub+0x3c2>
 8001e10:	0008      	movs	r0, r1
 8001e12:	4338      	orrs	r0, r7
 8001e14:	d100      	bne.n	8001e18 <__aeabi_dsub+0x1e8>
 8001e16:	e0c3      	b.n	8001fa0 <__aeabi_dsub+0x370>
 8001e18:	1e50      	subs	r0, r2, #1
 8001e1a:	2a01      	cmp	r2, #1
 8001e1c:	d100      	bne.n	8001e20 <__aeabi_dsub+0x1f0>
 8001e1e:	e1a8      	b.n	8002172 <__aeabi_dsub+0x542>
 8001e20:	4c59      	ldr	r4, [pc, #356]	; (8001f88 <__aeabi_dsub+0x358>)
 8001e22:	42a2      	cmp	r2, r4
 8001e24:	d100      	bne.n	8001e28 <__aeabi_dsub+0x1f8>
 8001e26:	e087      	b.n	8001f38 <__aeabi_dsub+0x308>
 8001e28:	0002      	movs	r2, r0
 8001e2a:	e736      	b.n	8001c9a <__aeabi_dsub+0x6a>
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	4056      	eors	r6, r2
 8001e30:	46b3      	mov	fp, r6
 8001e32:	42b5      	cmp	r5, r6
 8001e34:	d000      	beq.n	8001e38 <__aeabi_dsub+0x208>
 8001e36:	e721      	b.n	8001c7c <__aeabi_dsub+0x4c>
 8001e38:	4a55      	ldr	r2, [pc, #340]	; (8001f90 <__aeabi_dsub+0x360>)
 8001e3a:	4442      	add	r2, r8
 8001e3c:	2a00      	cmp	r2, #0
 8001e3e:	d100      	bne.n	8001e42 <__aeabi_dsub+0x212>
 8001e40:	e0b5      	b.n	8001fae <__aeabi_dsub+0x37e>
 8001e42:	4642      	mov	r2, r8
 8001e44:	4644      	mov	r4, r8
 8001e46:	1a82      	subs	r2, r0, r2
 8001e48:	2c00      	cmp	r4, #0
 8001e4a:	d100      	bne.n	8001e4e <__aeabi_dsub+0x21e>
 8001e4c:	e138      	b.n	80020c0 <__aeabi_dsub+0x490>
 8001e4e:	4e4e      	ldr	r6, [pc, #312]	; (8001f88 <__aeabi_dsub+0x358>)
 8001e50:	42b0      	cmp	r0, r6
 8001e52:	d100      	bne.n	8001e56 <__aeabi_dsub+0x226>
 8001e54:	e1de      	b.n	8002214 <__aeabi_dsub+0x5e4>
 8001e56:	2680      	movs	r6, #128	; 0x80
 8001e58:	4664      	mov	r4, ip
 8001e5a:	0436      	lsls	r6, r6, #16
 8001e5c:	4334      	orrs	r4, r6
 8001e5e:	46a4      	mov	ip, r4
 8001e60:	2a38      	cmp	r2, #56	; 0x38
 8001e62:	dd00      	ble.n	8001e66 <__aeabi_dsub+0x236>
 8001e64:	e196      	b.n	8002194 <__aeabi_dsub+0x564>
 8001e66:	2a1f      	cmp	r2, #31
 8001e68:	dd00      	ble.n	8001e6c <__aeabi_dsub+0x23c>
 8001e6a:	e224      	b.n	80022b6 <__aeabi_dsub+0x686>
 8001e6c:	2620      	movs	r6, #32
 8001e6e:	1ab4      	subs	r4, r6, r2
 8001e70:	46a2      	mov	sl, r4
 8001e72:	4664      	mov	r4, ip
 8001e74:	4656      	mov	r6, sl
 8001e76:	40b4      	lsls	r4, r6
 8001e78:	46a1      	mov	r9, r4
 8001e7a:	001c      	movs	r4, r3
 8001e7c:	464e      	mov	r6, r9
 8001e7e:	40d4      	lsrs	r4, r2
 8001e80:	4326      	orrs	r6, r4
 8001e82:	0034      	movs	r4, r6
 8001e84:	4656      	mov	r6, sl
 8001e86:	40b3      	lsls	r3, r6
 8001e88:	1e5e      	subs	r6, r3, #1
 8001e8a:	41b3      	sbcs	r3, r6
 8001e8c:	431c      	orrs	r4, r3
 8001e8e:	4663      	mov	r3, ip
 8001e90:	40d3      	lsrs	r3, r2
 8001e92:	18c9      	adds	r1, r1, r3
 8001e94:	19e4      	adds	r4, r4, r7
 8001e96:	42bc      	cmp	r4, r7
 8001e98:	41bf      	sbcs	r7, r7
 8001e9a:	427f      	negs	r7, r7
 8001e9c:	46b9      	mov	r9, r7
 8001e9e:	4680      	mov	r8, r0
 8001ea0:	4489      	add	r9, r1
 8001ea2:	e0d8      	b.n	8002056 <__aeabi_dsub+0x426>
 8001ea4:	4640      	mov	r0, r8
 8001ea6:	4c3b      	ldr	r4, [pc, #236]	; (8001f94 <__aeabi_dsub+0x364>)
 8001ea8:	3001      	adds	r0, #1
 8001eaa:	4220      	tst	r0, r4
 8001eac:	d000      	beq.n	8001eb0 <__aeabi_dsub+0x280>
 8001eae:	e0b4      	b.n	800201a <__aeabi_dsub+0x3ea>
 8001eb0:	4640      	mov	r0, r8
 8001eb2:	2800      	cmp	r0, #0
 8001eb4:	d000      	beq.n	8001eb8 <__aeabi_dsub+0x288>
 8001eb6:	e144      	b.n	8002142 <__aeabi_dsub+0x512>
 8001eb8:	4660      	mov	r0, ip
 8001eba:	4318      	orrs	r0, r3
 8001ebc:	d100      	bne.n	8001ec0 <__aeabi_dsub+0x290>
 8001ebe:	e190      	b.n	80021e2 <__aeabi_dsub+0x5b2>
 8001ec0:	0008      	movs	r0, r1
 8001ec2:	4338      	orrs	r0, r7
 8001ec4:	d000      	beq.n	8001ec8 <__aeabi_dsub+0x298>
 8001ec6:	e1aa      	b.n	800221e <__aeabi_dsub+0x5ee>
 8001ec8:	4661      	mov	r1, ip
 8001eca:	08db      	lsrs	r3, r3, #3
 8001ecc:	0749      	lsls	r1, r1, #29
 8001ece:	430b      	orrs	r3, r1
 8001ed0:	4661      	mov	r1, ip
 8001ed2:	08cc      	lsrs	r4, r1, #3
 8001ed4:	e027      	b.n	8001f26 <__aeabi_dsub+0x2f6>
 8001ed6:	0008      	movs	r0, r1
 8001ed8:	4338      	orrs	r0, r7
 8001eda:	d061      	beq.n	8001fa0 <__aeabi_dsub+0x370>
 8001edc:	1e50      	subs	r0, r2, #1
 8001ede:	2a01      	cmp	r2, #1
 8001ee0:	d100      	bne.n	8001ee4 <__aeabi_dsub+0x2b4>
 8001ee2:	e139      	b.n	8002158 <__aeabi_dsub+0x528>
 8001ee4:	42a2      	cmp	r2, r4
 8001ee6:	d027      	beq.n	8001f38 <__aeabi_dsub+0x308>
 8001ee8:	0002      	movs	r2, r0
 8001eea:	e75d      	b.n	8001da8 <__aeabi_dsub+0x178>
 8001eec:	0002      	movs	r2, r0
 8001eee:	391f      	subs	r1, #31
 8001ef0:	40ca      	lsrs	r2, r1
 8001ef2:	0011      	movs	r1, r2
 8001ef4:	2b20      	cmp	r3, #32
 8001ef6:	d003      	beq.n	8001f00 <__aeabi_dsub+0x2d0>
 8001ef8:	2240      	movs	r2, #64	; 0x40
 8001efa:	1ad3      	subs	r3, r2, r3
 8001efc:	4098      	lsls	r0, r3
 8001efe:	4304      	orrs	r4, r0
 8001f00:	1e63      	subs	r3, r4, #1
 8001f02:	419c      	sbcs	r4, r3
 8001f04:	2300      	movs	r3, #0
 8001f06:	4699      	mov	r9, r3
 8001f08:	4698      	mov	r8, r3
 8001f0a:	430c      	orrs	r4, r1
 8001f0c:	0763      	lsls	r3, r4, #29
 8001f0e:	d000      	beq.n	8001f12 <__aeabi_dsub+0x2e2>
 8001f10:	e712      	b.n	8001d38 <__aeabi_dsub+0x108>
 8001f12:	464b      	mov	r3, r9
 8001f14:	464a      	mov	r2, r9
 8001f16:	08e4      	lsrs	r4, r4, #3
 8001f18:	075b      	lsls	r3, r3, #29
 8001f1a:	4323      	orrs	r3, r4
 8001f1c:	08d4      	lsrs	r4, r2, #3
 8001f1e:	4642      	mov	r2, r8
 8001f20:	4919      	ldr	r1, [pc, #100]	; (8001f88 <__aeabi_dsub+0x358>)
 8001f22:	428a      	cmp	r2, r1
 8001f24:	d00e      	beq.n	8001f44 <__aeabi_dsub+0x314>
 8001f26:	0324      	lsls	r4, r4, #12
 8001f28:	0552      	lsls	r2, r2, #21
 8001f2a:	0b24      	lsrs	r4, r4, #12
 8001f2c:	0d52      	lsrs	r2, r2, #21
 8001f2e:	e722      	b.n	8001d76 <__aeabi_dsub+0x146>
 8001f30:	000a      	movs	r2, r1
 8001f32:	2400      	movs	r4, #0
 8001f34:	2300      	movs	r3, #0
 8001f36:	e71e      	b.n	8001d76 <__aeabi_dsub+0x146>
 8001f38:	08db      	lsrs	r3, r3, #3
 8001f3a:	4662      	mov	r2, ip
 8001f3c:	0752      	lsls	r2, r2, #29
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	4662      	mov	r2, ip
 8001f42:	08d4      	lsrs	r4, r2, #3
 8001f44:	001a      	movs	r2, r3
 8001f46:	4322      	orrs	r2, r4
 8001f48:	d100      	bne.n	8001f4c <__aeabi_dsub+0x31c>
 8001f4a:	e1fc      	b.n	8002346 <__aeabi_dsub+0x716>
 8001f4c:	2280      	movs	r2, #128	; 0x80
 8001f4e:	0312      	lsls	r2, r2, #12
 8001f50:	4314      	orrs	r4, r2
 8001f52:	0324      	lsls	r4, r4, #12
 8001f54:	4a0c      	ldr	r2, [pc, #48]	; (8001f88 <__aeabi_dsub+0x358>)
 8001f56:	0b24      	lsrs	r4, r4, #12
 8001f58:	e70d      	b.n	8001d76 <__aeabi_dsub+0x146>
 8001f5a:	0020      	movs	r0, r4
 8001f5c:	f000 faa4 	bl	80024a8 <__clzsi2>
 8001f60:	0001      	movs	r1, r0
 8001f62:	3118      	adds	r1, #24
 8001f64:	291f      	cmp	r1, #31
 8001f66:	dc00      	bgt.n	8001f6a <__aeabi_dsub+0x33a>
 8001f68:	e6c4      	b.n	8001cf4 <__aeabi_dsub+0xc4>
 8001f6a:	3808      	subs	r0, #8
 8001f6c:	4084      	lsls	r4, r0
 8001f6e:	4643      	mov	r3, r8
 8001f70:	0020      	movs	r0, r4
 8001f72:	2400      	movs	r4, #0
 8001f74:	4588      	cmp	r8, r1
 8001f76:	dc00      	bgt.n	8001f7a <__aeabi_dsub+0x34a>
 8001f78:	e6c8      	b.n	8001d0c <__aeabi_dsub+0xdc>
 8001f7a:	4a04      	ldr	r2, [pc, #16]	; (8001f8c <__aeabi_dsub+0x35c>)
 8001f7c:	1a5b      	subs	r3, r3, r1
 8001f7e:	4010      	ands	r0, r2
 8001f80:	4698      	mov	r8, r3
 8001f82:	4681      	mov	r9, r0
 8001f84:	e6d6      	b.n	8001d34 <__aeabi_dsub+0x104>
 8001f86:	46c0      	nop			; (mov r8, r8)
 8001f88:	000007ff 	.word	0x000007ff
 8001f8c:	ff7fffff 	.word	0xff7fffff
 8001f90:	fffff801 	.word	0xfffff801
 8001f94:	000007fe 	.word	0x000007fe
 8001f98:	430f      	orrs	r7, r1
 8001f9a:	1e7a      	subs	r2, r7, #1
 8001f9c:	4197      	sbcs	r7, r2
 8001f9e:	e691      	b.n	8001cc4 <__aeabi_dsub+0x94>
 8001fa0:	4661      	mov	r1, ip
 8001fa2:	08db      	lsrs	r3, r3, #3
 8001fa4:	0749      	lsls	r1, r1, #29
 8001fa6:	430b      	orrs	r3, r1
 8001fa8:	4661      	mov	r1, ip
 8001faa:	08cc      	lsrs	r4, r1, #3
 8001fac:	e7b8      	b.n	8001f20 <__aeabi_dsub+0x2f0>
 8001fae:	4640      	mov	r0, r8
 8001fb0:	4cd3      	ldr	r4, [pc, #844]	; (8002300 <__aeabi_dsub+0x6d0>)
 8001fb2:	3001      	adds	r0, #1
 8001fb4:	4220      	tst	r0, r4
 8001fb6:	d000      	beq.n	8001fba <__aeabi_dsub+0x38a>
 8001fb8:	e0a2      	b.n	8002100 <__aeabi_dsub+0x4d0>
 8001fba:	4640      	mov	r0, r8
 8001fbc:	2800      	cmp	r0, #0
 8001fbe:	d000      	beq.n	8001fc2 <__aeabi_dsub+0x392>
 8001fc0:	e101      	b.n	80021c6 <__aeabi_dsub+0x596>
 8001fc2:	4660      	mov	r0, ip
 8001fc4:	4318      	orrs	r0, r3
 8001fc6:	d100      	bne.n	8001fca <__aeabi_dsub+0x39a>
 8001fc8:	e15e      	b.n	8002288 <__aeabi_dsub+0x658>
 8001fca:	0008      	movs	r0, r1
 8001fcc:	4338      	orrs	r0, r7
 8001fce:	d000      	beq.n	8001fd2 <__aeabi_dsub+0x3a2>
 8001fd0:	e15f      	b.n	8002292 <__aeabi_dsub+0x662>
 8001fd2:	4661      	mov	r1, ip
 8001fd4:	08db      	lsrs	r3, r3, #3
 8001fd6:	0749      	lsls	r1, r1, #29
 8001fd8:	430b      	orrs	r3, r1
 8001fda:	4661      	mov	r1, ip
 8001fdc:	08cc      	lsrs	r4, r1, #3
 8001fde:	e7a2      	b.n	8001f26 <__aeabi_dsub+0x2f6>
 8001fe0:	4dc8      	ldr	r5, [pc, #800]	; (8002304 <__aeabi_dsub+0x6d4>)
 8001fe2:	42a8      	cmp	r0, r5
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dsub+0x3b8>
 8001fe6:	e0cf      	b.n	8002188 <__aeabi_dsub+0x558>
 8001fe8:	2580      	movs	r5, #128	; 0x80
 8001fea:	4664      	mov	r4, ip
 8001fec:	042d      	lsls	r5, r5, #16
 8001fee:	432c      	orrs	r4, r5
 8001ff0:	46a4      	mov	ip, r4
 8001ff2:	2a38      	cmp	r2, #56	; 0x38
 8001ff4:	dc56      	bgt.n	80020a4 <__aeabi_dsub+0x474>
 8001ff6:	2a1f      	cmp	r2, #31
 8001ff8:	dd00      	ble.n	8001ffc <__aeabi_dsub+0x3cc>
 8001ffa:	e0d1      	b.n	80021a0 <__aeabi_dsub+0x570>
 8001ffc:	2520      	movs	r5, #32
 8001ffe:	001e      	movs	r6, r3
 8002000:	1aad      	subs	r5, r5, r2
 8002002:	4664      	mov	r4, ip
 8002004:	40ab      	lsls	r3, r5
 8002006:	40ac      	lsls	r4, r5
 8002008:	40d6      	lsrs	r6, r2
 800200a:	1e5d      	subs	r5, r3, #1
 800200c:	41ab      	sbcs	r3, r5
 800200e:	4334      	orrs	r4, r6
 8002010:	4323      	orrs	r3, r4
 8002012:	4664      	mov	r4, ip
 8002014:	40d4      	lsrs	r4, r2
 8002016:	1b09      	subs	r1, r1, r4
 8002018:	e049      	b.n	80020ae <__aeabi_dsub+0x47e>
 800201a:	4660      	mov	r0, ip
 800201c:	1bdc      	subs	r4, r3, r7
 800201e:	1a46      	subs	r6, r0, r1
 8002020:	42a3      	cmp	r3, r4
 8002022:	4180      	sbcs	r0, r0
 8002024:	4240      	negs	r0, r0
 8002026:	4681      	mov	r9, r0
 8002028:	0030      	movs	r0, r6
 800202a:	464e      	mov	r6, r9
 800202c:	1b80      	subs	r0, r0, r6
 800202e:	4681      	mov	r9, r0
 8002030:	0200      	lsls	r0, r0, #8
 8002032:	d476      	bmi.n	8002122 <__aeabi_dsub+0x4f2>
 8002034:	464b      	mov	r3, r9
 8002036:	4323      	orrs	r3, r4
 8002038:	d000      	beq.n	800203c <__aeabi_dsub+0x40c>
 800203a:	e652      	b.n	8001ce2 <__aeabi_dsub+0xb2>
 800203c:	2400      	movs	r4, #0
 800203e:	2500      	movs	r5, #0
 8002040:	e771      	b.n	8001f26 <__aeabi_dsub+0x2f6>
 8002042:	4339      	orrs	r1, r7
 8002044:	000c      	movs	r4, r1
 8002046:	1e62      	subs	r2, r4, #1
 8002048:	4194      	sbcs	r4, r2
 800204a:	18e4      	adds	r4, r4, r3
 800204c:	429c      	cmp	r4, r3
 800204e:	419b      	sbcs	r3, r3
 8002050:	425b      	negs	r3, r3
 8002052:	4463      	add	r3, ip
 8002054:	4699      	mov	r9, r3
 8002056:	464b      	mov	r3, r9
 8002058:	021b      	lsls	r3, r3, #8
 800205a:	d400      	bmi.n	800205e <__aeabi_dsub+0x42e>
 800205c:	e756      	b.n	8001f0c <__aeabi_dsub+0x2dc>
 800205e:	2301      	movs	r3, #1
 8002060:	469c      	mov	ip, r3
 8002062:	4ba8      	ldr	r3, [pc, #672]	; (8002304 <__aeabi_dsub+0x6d4>)
 8002064:	44e0      	add	r8, ip
 8002066:	4598      	cmp	r8, r3
 8002068:	d038      	beq.n	80020dc <__aeabi_dsub+0x4ac>
 800206a:	464b      	mov	r3, r9
 800206c:	48a6      	ldr	r0, [pc, #664]	; (8002308 <__aeabi_dsub+0x6d8>)
 800206e:	2201      	movs	r2, #1
 8002070:	4003      	ands	r3, r0
 8002072:	0018      	movs	r0, r3
 8002074:	0863      	lsrs	r3, r4, #1
 8002076:	4014      	ands	r4, r2
 8002078:	431c      	orrs	r4, r3
 800207a:	07c3      	lsls	r3, r0, #31
 800207c:	431c      	orrs	r4, r3
 800207e:	0843      	lsrs	r3, r0, #1
 8002080:	4699      	mov	r9, r3
 8002082:	e657      	b.n	8001d34 <__aeabi_dsub+0x104>
 8002084:	0010      	movs	r0, r2
 8002086:	000e      	movs	r6, r1
 8002088:	3820      	subs	r0, #32
 800208a:	40c6      	lsrs	r6, r0
 800208c:	2a20      	cmp	r2, #32
 800208e:	d004      	beq.n	800209a <__aeabi_dsub+0x46a>
 8002090:	2040      	movs	r0, #64	; 0x40
 8002092:	1a82      	subs	r2, r0, r2
 8002094:	4091      	lsls	r1, r2
 8002096:	430f      	orrs	r7, r1
 8002098:	46b9      	mov	r9, r7
 800209a:	464f      	mov	r7, r9
 800209c:	1e7a      	subs	r2, r7, #1
 800209e:	4197      	sbcs	r7, r2
 80020a0:	4337      	orrs	r7, r6
 80020a2:	e60f      	b.n	8001cc4 <__aeabi_dsub+0x94>
 80020a4:	4662      	mov	r2, ip
 80020a6:	431a      	orrs	r2, r3
 80020a8:	0013      	movs	r3, r2
 80020aa:	1e5a      	subs	r2, r3, #1
 80020ac:	4193      	sbcs	r3, r2
 80020ae:	1afc      	subs	r4, r7, r3
 80020b0:	42a7      	cmp	r7, r4
 80020b2:	41bf      	sbcs	r7, r7
 80020b4:	427f      	negs	r7, r7
 80020b6:	1bcb      	subs	r3, r1, r7
 80020b8:	4699      	mov	r9, r3
 80020ba:	465d      	mov	r5, fp
 80020bc:	4680      	mov	r8, r0
 80020be:	e608      	b.n	8001cd2 <__aeabi_dsub+0xa2>
 80020c0:	4666      	mov	r6, ip
 80020c2:	431e      	orrs	r6, r3
 80020c4:	d100      	bne.n	80020c8 <__aeabi_dsub+0x498>
 80020c6:	e0be      	b.n	8002246 <__aeabi_dsub+0x616>
 80020c8:	1e56      	subs	r6, r2, #1
 80020ca:	2a01      	cmp	r2, #1
 80020cc:	d100      	bne.n	80020d0 <__aeabi_dsub+0x4a0>
 80020ce:	e109      	b.n	80022e4 <__aeabi_dsub+0x6b4>
 80020d0:	4c8c      	ldr	r4, [pc, #560]	; (8002304 <__aeabi_dsub+0x6d4>)
 80020d2:	42a2      	cmp	r2, r4
 80020d4:	d100      	bne.n	80020d8 <__aeabi_dsub+0x4a8>
 80020d6:	e119      	b.n	800230c <__aeabi_dsub+0x6dc>
 80020d8:	0032      	movs	r2, r6
 80020da:	e6c1      	b.n	8001e60 <__aeabi_dsub+0x230>
 80020dc:	4642      	mov	r2, r8
 80020de:	2400      	movs	r4, #0
 80020e0:	2300      	movs	r3, #0
 80020e2:	e648      	b.n	8001d76 <__aeabi_dsub+0x146>
 80020e4:	2020      	movs	r0, #32
 80020e6:	000c      	movs	r4, r1
 80020e8:	1a80      	subs	r0, r0, r2
 80020ea:	003e      	movs	r6, r7
 80020ec:	4087      	lsls	r7, r0
 80020ee:	4084      	lsls	r4, r0
 80020f0:	40d6      	lsrs	r6, r2
 80020f2:	1e78      	subs	r0, r7, #1
 80020f4:	4187      	sbcs	r7, r0
 80020f6:	40d1      	lsrs	r1, r2
 80020f8:	4334      	orrs	r4, r6
 80020fa:	433c      	orrs	r4, r7
 80020fc:	448c      	add	ip, r1
 80020fe:	e7a4      	b.n	800204a <__aeabi_dsub+0x41a>
 8002100:	4a80      	ldr	r2, [pc, #512]	; (8002304 <__aeabi_dsub+0x6d4>)
 8002102:	4290      	cmp	r0, r2
 8002104:	d100      	bne.n	8002108 <__aeabi_dsub+0x4d8>
 8002106:	e0e9      	b.n	80022dc <__aeabi_dsub+0x6ac>
 8002108:	19df      	adds	r7, r3, r7
 800210a:	429f      	cmp	r7, r3
 800210c:	419b      	sbcs	r3, r3
 800210e:	4461      	add	r1, ip
 8002110:	425b      	negs	r3, r3
 8002112:	18c9      	adds	r1, r1, r3
 8002114:	07cc      	lsls	r4, r1, #31
 8002116:	087f      	lsrs	r7, r7, #1
 8002118:	084b      	lsrs	r3, r1, #1
 800211a:	4699      	mov	r9, r3
 800211c:	4680      	mov	r8, r0
 800211e:	433c      	orrs	r4, r7
 8002120:	e6f4      	b.n	8001f0c <__aeabi_dsub+0x2dc>
 8002122:	1afc      	subs	r4, r7, r3
 8002124:	42a7      	cmp	r7, r4
 8002126:	41bf      	sbcs	r7, r7
 8002128:	4663      	mov	r3, ip
 800212a:	427f      	negs	r7, r7
 800212c:	1ac9      	subs	r1, r1, r3
 800212e:	1bcb      	subs	r3, r1, r7
 8002130:	4699      	mov	r9, r3
 8002132:	465d      	mov	r5, fp
 8002134:	e5d5      	b.n	8001ce2 <__aeabi_dsub+0xb2>
 8002136:	08ff      	lsrs	r7, r7, #3
 8002138:	074b      	lsls	r3, r1, #29
 800213a:	465d      	mov	r5, fp
 800213c:	433b      	orrs	r3, r7
 800213e:	08cc      	lsrs	r4, r1, #3
 8002140:	e6ee      	b.n	8001f20 <__aeabi_dsub+0x2f0>
 8002142:	4662      	mov	r2, ip
 8002144:	431a      	orrs	r2, r3
 8002146:	d000      	beq.n	800214a <__aeabi_dsub+0x51a>
 8002148:	e082      	b.n	8002250 <__aeabi_dsub+0x620>
 800214a:	000b      	movs	r3, r1
 800214c:	433b      	orrs	r3, r7
 800214e:	d11b      	bne.n	8002188 <__aeabi_dsub+0x558>
 8002150:	2480      	movs	r4, #128	; 0x80
 8002152:	2500      	movs	r5, #0
 8002154:	0324      	lsls	r4, r4, #12
 8002156:	e6f9      	b.n	8001f4c <__aeabi_dsub+0x31c>
 8002158:	19dc      	adds	r4, r3, r7
 800215a:	429c      	cmp	r4, r3
 800215c:	419b      	sbcs	r3, r3
 800215e:	4461      	add	r1, ip
 8002160:	4689      	mov	r9, r1
 8002162:	425b      	negs	r3, r3
 8002164:	4499      	add	r9, r3
 8002166:	464b      	mov	r3, r9
 8002168:	021b      	lsls	r3, r3, #8
 800216a:	d444      	bmi.n	80021f6 <__aeabi_dsub+0x5c6>
 800216c:	2301      	movs	r3, #1
 800216e:	4698      	mov	r8, r3
 8002170:	e6cc      	b.n	8001f0c <__aeabi_dsub+0x2dc>
 8002172:	1bdc      	subs	r4, r3, r7
 8002174:	4662      	mov	r2, ip
 8002176:	42a3      	cmp	r3, r4
 8002178:	419b      	sbcs	r3, r3
 800217a:	1a51      	subs	r1, r2, r1
 800217c:	425b      	negs	r3, r3
 800217e:	1acb      	subs	r3, r1, r3
 8002180:	4699      	mov	r9, r3
 8002182:	2301      	movs	r3, #1
 8002184:	4698      	mov	r8, r3
 8002186:	e5a4      	b.n	8001cd2 <__aeabi_dsub+0xa2>
 8002188:	08ff      	lsrs	r7, r7, #3
 800218a:	074b      	lsls	r3, r1, #29
 800218c:	465d      	mov	r5, fp
 800218e:	433b      	orrs	r3, r7
 8002190:	08cc      	lsrs	r4, r1, #3
 8002192:	e6d7      	b.n	8001f44 <__aeabi_dsub+0x314>
 8002194:	4662      	mov	r2, ip
 8002196:	431a      	orrs	r2, r3
 8002198:	0014      	movs	r4, r2
 800219a:	1e63      	subs	r3, r4, #1
 800219c:	419c      	sbcs	r4, r3
 800219e:	e679      	b.n	8001e94 <__aeabi_dsub+0x264>
 80021a0:	0015      	movs	r5, r2
 80021a2:	4664      	mov	r4, ip
 80021a4:	3d20      	subs	r5, #32
 80021a6:	40ec      	lsrs	r4, r5
 80021a8:	46a0      	mov	r8, r4
 80021aa:	2a20      	cmp	r2, #32
 80021ac:	d005      	beq.n	80021ba <__aeabi_dsub+0x58a>
 80021ae:	2540      	movs	r5, #64	; 0x40
 80021b0:	4664      	mov	r4, ip
 80021b2:	1aaa      	subs	r2, r5, r2
 80021b4:	4094      	lsls	r4, r2
 80021b6:	4323      	orrs	r3, r4
 80021b8:	469a      	mov	sl, r3
 80021ba:	4654      	mov	r4, sl
 80021bc:	1e63      	subs	r3, r4, #1
 80021be:	419c      	sbcs	r4, r3
 80021c0:	4643      	mov	r3, r8
 80021c2:	4323      	orrs	r3, r4
 80021c4:	e773      	b.n	80020ae <__aeabi_dsub+0x47e>
 80021c6:	4662      	mov	r2, ip
 80021c8:	431a      	orrs	r2, r3
 80021ca:	d023      	beq.n	8002214 <__aeabi_dsub+0x5e4>
 80021cc:	000a      	movs	r2, r1
 80021ce:	433a      	orrs	r2, r7
 80021d0:	d000      	beq.n	80021d4 <__aeabi_dsub+0x5a4>
 80021d2:	e0a0      	b.n	8002316 <__aeabi_dsub+0x6e6>
 80021d4:	4662      	mov	r2, ip
 80021d6:	08db      	lsrs	r3, r3, #3
 80021d8:	0752      	lsls	r2, r2, #29
 80021da:	4313      	orrs	r3, r2
 80021dc:	4662      	mov	r2, ip
 80021de:	08d4      	lsrs	r4, r2, #3
 80021e0:	e6b0      	b.n	8001f44 <__aeabi_dsub+0x314>
 80021e2:	000b      	movs	r3, r1
 80021e4:	433b      	orrs	r3, r7
 80021e6:	d100      	bne.n	80021ea <__aeabi_dsub+0x5ba>
 80021e8:	e728      	b.n	800203c <__aeabi_dsub+0x40c>
 80021ea:	08ff      	lsrs	r7, r7, #3
 80021ec:	074b      	lsls	r3, r1, #29
 80021ee:	465d      	mov	r5, fp
 80021f0:	433b      	orrs	r3, r7
 80021f2:	08cc      	lsrs	r4, r1, #3
 80021f4:	e697      	b.n	8001f26 <__aeabi_dsub+0x2f6>
 80021f6:	2302      	movs	r3, #2
 80021f8:	4698      	mov	r8, r3
 80021fa:	e736      	b.n	800206a <__aeabi_dsub+0x43a>
 80021fc:	1afc      	subs	r4, r7, r3
 80021fe:	42a7      	cmp	r7, r4
 8002200:	41bf      	sbcs	r7, r7
 8002202:	4663      	mov	r3, ip
 8002204:	427f      	negs	r7, r7
 8002206:	1ac9      	subs	r1, r1, r3
 8002208:	1bcb      	subs	r3, r1, r7
 800220a:	4699      	mov	r9, r3
 800220c:	2301      	movs	r3, #1
 800220e:	465d      	mov	r5, fp
 8002210:	4698      	mov	r8, r3
 8002212:	e55e      	b.n	8001cd2 <__aeabi_dsub+0xa2>
 8002214:	074b      	lsls	r3, r1, #29
 8002216:	08ff      	lsrs	r7, r7, #3
 8002218:	433b      	orrs	r3, r7
 800221a:	08cc      	lsrs	r4, r1, #3
 800221c:	e692      	b.n	8001f44 <__aeabi_dsub+0x314>
 800221e:	1bdc      	subs	r4, r3, r7
 8002220:	4660      	mov	r0, ip
 8002222:	42a3      	cmp	r3, r4
 8002224:	41b6      	sbcs	r6, r6
 8002226:	1a40      	subs	r0, r0, r1
 8002228:	4276      	negs	r6, r6
 800222a:	1b80      	subs	r0, r0, r6
 800222c:	4681      	mov	r9, r0
 800222e:	0200      	lsls	r0, r0, #8
 8002230:	d560      	bpl.n	80022f4 <__aeabi_dsub+0x6c4>
 8002232:	1afc      	subs	r4, r7, r3
 8002234:	42a7      	cmp	r7, r4
 8002236:	41bf      	sbcs	r7, r7
 8002238:	4663      	mov	r3, ip
 800223a:	427f      	negs	r7, r7
 800223c:	1ac9      	subs	r1, r1, r3
 800223e:	1bcb      	subs	r3, r1, r7
 8002240:	4699      	mov	r9, r3
 8002242:	465d      	mov	r5, fp
 8002244:	e576      	b.n	8001d34 <__aeabi_dsub+0x104>
 8002246:	08ff      	lsrs	r7, r7, #3
 8002248:	074b      	lsls	r3, r1, #29
 800224a:	433b      	orrs	r3, r7
 800224c:	08cc      	lsrs	r4, r1, #3
 800224e:	e667      	b.n	8001f20 <__aeabi_dsub+0x2f0>
 8002250:	000a      	movs	r2, r1
 8002252:	08db      	lsrs	r3, r3, #3
 8002254:	433a      	orrs	r2, r7
 8002256:	d100      	bne.n	800225a <__aeabi_dsub+0x62a>
 8002258:	e66f      	b.n	8001f3a <__aeabi_dsub+0x30a>
 800225a:	4662      	mov	r2, ip
 800225c:	0752      	lsls	r2, r2, #29
 800225e:	4313      	orrs	r3, r2
 8002260:	4662      	mov	r2, ip
 8002262:	08d4      	lsrs	r4, r2, #3
 8002264:	2280      	movs	r2, #128	; 0x80
 8002266:	0312      	lsls	r2, r2, #12
 8002268:	4214      	tst	r4, r2
 800226a:	d007      	beq.n	800227c <__aeabi_dsub+0x64c>
 800226c:	08c8      	lsrs	r0, r1, #3
 800226e:	4210      	tst	r0, r2
 8002270:	d104      	bne.n	800227c <__aeabi_dsub+0x64c>
 8002272:	465d      	mov	r5, fp
 8002274:	0004      	movs	r4, r0
 8002276:	08fb      	lsrs	r3, r7, #3
 8002278:	0749      	lsls	r1, r1, #29
 800227a:	430b      	orrs	r3, r1
 800227c:	0f5a      	lsrs	r2, r3, #29
 800227e:	00db      	lsls	r3, r3, #3
 8002280:	08db      	lsrs	r3, r3, #3
 8002282:	0752      	lsls	r2, r2, #29
 8002284:	4313      	orrs	r3, r2
 8002286:	e65d      	b.n	8001f44 <__aeabi_dsub+0x314>
 8002288:	074b      	lsls	r3, r1, #29
 800228a:	08ff      	lsrs	r7, r7, #3
 800228c:	433b      	orrs	r3, r7
 800228e:	08cc      	lsrs	r4, r1, #3
 8002290:	e649      	b.n	8001f26 <__aeabi_dsub+0x2f6>
 8002292:	19dc      	adds	r4, r3, r7
 8002294:	429c      	cmp	r4, r3
 8002296:	419b      	sbcs	r3, r3
 8002298:	4461      	add	r1, ip
 800229a:	4689      	mov	r9, r1
 800229c:	425b      	negs	r3, r3
 800229e:	4499      	add	r9, r3
 80022a0:	464b      	mov	r3, r9
 80022a2:	021b      	lsls	r3, r3, #8
 80022a4:	d400      	bmi.n	80022a8 <__aeabi_dsub+0x678>
 80022a6:	e631      	b.n	8001f0c <__aeabi_dsub+0x2dc>
 80022a8:	464a      	mov	r2, r9
 80022aa:	4b17      	ldr	r3, [pc, #92]	; (8002308 <__aeabi_dsub+0x6d8>)
 80022ac:	401a      	ands	r2, r3
 80022ae:	2301      	movs	r3, #1
 80022b0:	4691      	mov	r9, r2
 80022b2:	4698      	mov	r8, r3
 80022b4:	e62a      	b.n	8001f0c <__aeabi_dsub+0x2dc>
 80022b6:	0016      	movs	r6, r2
 80022b8:	4664      	mov	r4, ip
 80022ba:	3e20      	subs	r6, #32
 80022bc:	40f4      	lsrs	r4, r6
 80022be:	46a0      	mov	r8, r4
 80022c0:	2a20      	cmp	r2, #32
 80022c2:	d005      	beq.n	80022d0 <__aeabi_dsub+0x6a0>
 80022c4:	2640      	movs	r6, #64	; 0x40
 80022c6:	4664      	mov	r4, ip
 80022c8:	1ab2      	subs	r2, r6, r2
 80022ca:	4094      	lsls	r4, r2
 80022cc:	4323      	orrs	r3, r4
 80022ce:	469a      	mov	sl, r3
 80022d0:	4654      	mov	r4, sl
 80022d2:	1e63      	subs	r3, r4, #1
 80022d4:	419c      	sbcs	r4, r3
 80022d6:	4643      	mov	r3, r8
 80022d8:	431c      	orrs	r4, r3
 80022da:	e5db      	b.n	8001e94 <__aeabi_dsub+0x264>
 80022dc:	0002      	movs	r2, r0
 80022de:	2400      	movs	r4, #0
 80022e0:	2300      	movs	r3, #0
 80022e2:	e548      	b.n	8001d76 <__aeabi_dsub+0x146>
 80022e4:	19dc      	adds	r4, r3, r7
 80022e6:	42bc      	cmp	r4, r7
 80022e8:	41bf      	sbcs	r7, r7
 80022ea:	4461      	add	r1, ip
 80022ec:	4689      	mov	r9, r1
 80022ee:	427f      	negs	r7, r7
 80022f0:	44b9      	add	r9, r7
 80022f2:	e738      	b.n	8002166 <__aeabi_dsub+0x536>
 80022f4:	464b      	mov	r3, r9
 80022f6:	4323      	orrs	r3, r4
 80022f8:	d100      	bne.n	80022fc <__aeabi_dsub+0x6cc>
 80022fa:	e69f      	b.n	800203c <__aeabi_dsub+0x40c>
 80022fc:	e606      	b.n	8001f0c <__aeabi_dsub+0x2dc>
 80022fe:	46c0      	nop			; (mov r8, r8)
 8002300:	000007fe 	.word	0x000007fe
 8002304:	000007ff 	.word	0x000007ff
 8002308:	ff7fffff 	.word	0xff7fffff
 800230c:	08ff      	lsrs	r7, r7, #3
 800230e:	074b      	lsls	r3, r1, #29
 8002310:	433b      	orrs	r3, r7
 8002312:	08cc      	lsrs	r4, r1, #3
 8002314:	e616      	b.n	8001f44 <__aeabi_dsub+0x314>
 8002316:	4662      	mov	r2, ip
 8002318:	08db      	lsrs	r3, r3, #3
 800231a:	0752      	lsls	r2, r2, #29
 800231c:	4313      	orrs	r3, r2
 800231e:	4662      	mov	r2, ip
 8002320:	08d4      	lsrs	r4, r2, #3
 8002322:	2280      	movs	r2, #128	; 0x80
 8002324:	0312      	lsls	r2, r2, #12
 8002326:	4214      	tst	r4, r2
 8002328:	d007      	beq.n	800233a <__aeabi_dsub+0x70a>
 800232a:	08c8      	lsrs	r0, r1, #3
 800232c:	4210      	tst	r0, r2
 800232e:	d104      	bne.n	800233a <__aeabi_dsub+0x70a>
 8002330:	465d      	mov	r5, fp
 8002332:	0004      	movs	r4, r0
 8002334:	08fb      	lsrs	r3, r7, #3
 8002336:	0749      	lsls	r1, r1, #29
 8002338:	430b      	orrs	r3, r1
 800233a:	0f5a      	lsrs	r2, r3, #29
 800233c:	00db      	lsls	r3, r3, #3
 800233e:	0752      	lsls	r2, r2, #29
 8002340:	08db      	lsrs	r3, r3, #3
 8002342:	4313      	orrs	r3, r2
 8002344:	e5fe      	b.n	8001f44 <__aeabi_dsub+0x314>
 8002346:	2300      	movs	r3, #0
 8002348:	4a01      	ldr	r2, [pc, #4]	; (8002350 <__aeabi_dsub+0x720>)
 800234a:	001c      	movs	r4, r3
 800234c:	e513      	b.n	8001d76 <__aeabi_dsub+0x146>
 800234e:	46c0      	nop			; (mov r8, r8)
 8002350:	000007ff 	.word	0x000007ff

08002354 <__aeabi_dcmpun>:
 8002354:	b570      	push	{r4, r5, r6, lr}
 8002356:	0005      	movs	r5, r0
 8002358:	480c      	ldr	r0, [pc, #48]	; (800238c <__aeabi_dcmpun+0x38>)
 800235a:	031c      	lsls	r4, r3, #12
 800235c:	0016      	movs	r6, r2
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	030a      	lsls	r2, r1, #12
 8002362:	0049      	lsls	r1, r1, #1
 8002364:	0b12      	lsrs	r2, r2, #12
 8002366:	0d49      	lsrs	r1, r1, #21
 8002368:	0b24      	lsrs	r4, r4, #12
 800236a:	0d5b      	lsrs	r3, r3, #21
 800236c:	4281      	cmp	r1, r0
 800236e:	d008      	beq.n	8002382 <__aeabi_dcmpun+0x2e>
 8002370:	4a06      	ldr	r2, [pc, #24]	; (800238c <__aeabi_dcmpun+0x38>)
 8002372:	2000      	movs	r0, #0
 8002374:	4293      	cmp	r3, r2
 8002376:	d103      	bne.n	8002380 <__aeabi_dcmpun+0x2c>
 8002378:	0020      	movs	r0, r4
 800237a:	4330      	orrs	r0, r6
 800237c:	1e43      	subs	r3, r0, #1
 800237e:	4198      	sbcs	r0, r3
 8002380:	bd70      	pop	{r4, r5, r6, pc}
 8002382:	2001      	movs	r0, #1
 8002384:	432a      	orrs	r2, r5
 8002386:	d1fb      	bne.n	8002380 <__aeabi_dcmpun+0x2c>
 8002388:	e7f2      	b.n	8002370 <__aeabi_dcmpun+0x1c>
 800238a:	46c0      	nop			; (mov r8, r8)
 800238c:	000007ff 	.word	0x000007ff

08002390 <__aeabi_d2iz>:
 8002390:	000a      	movs	r2, r1
 8002392:	b530      	push	{r4, r5, lr}
 8002394:	4c13      	ldr	r4, [pc, #76]	; (80023e4 <__aeabi_d2iz+0x54>)
 8002396:	0053      	lsls	r3, r2, #1
 8002398:	0309      	lsls	r1, r1, #12
 800239a:	0005      	movs	r5, r0
 800239c:	0b09      	lsrs	r1, r1, #12
 800239e:	2000      	movs	r0, #0
 80023a0:	0d5b      	lsrs	r3, r3, #21
 80023a2:	0fd2      	lsrs	r2, r2, #31
 80023a4:	42a3      	cmp	r3, r4
 80023a6:	dd04      	ble.n	80023b2 <__aeabi_d2iz+0x22>
 80023a8:	480f      	ldr	r0, [pc, #60]	; (80023e8 <__aeabi_d2iz+0x58>)
 80023aa:	4283      	cmp	r3, r0
 80023ac:	dd02      	ble.n	80023b4 <__aeabi_d2iz+0x24>
 80023ae:	4b0f      	ldr	r3, [pc, #60]	; (80023ec <__aeabi_d2iz+0x5c>)
 80023b0:	18d0      	adds	r0, r2, r3
 80023b2:	bd30      	pop	{r4, r5, pc}
 80023b4:	2080      	movs	r0, #128	; 0x80
 80023b6:	0340      	lsls	r0, r0, #13
 80023b8:	4301      	orrs	r1, r0
 80023ba:	480d      	ldr	r0, [pc, #52]	; (80023f0 <__aeabi_d2iz+0x60>)
 80023bc:	1ac0      	subs	r0, r0, r3
 80023be:	281f      	cmp	r0, #31
 80023c0:	dd08      	ble.n	80023d4 <__aeabi_d2iz+0x44>
 80023c2:	480c      	ldr	r0, [pc, #48]	; (80023f4 <__aeabi_d2iz+0x64>)
 80023c4:	1ac3      	subs	r3, r0, r3
 80023c6:	40d9      	lsrs	r1, r3
 80023c8:	000b      	movs	r3, r1
 80023ca:	4258      	negs	r0, r3
 80023cc:	2a00      	cmp	r2, #0
 80023ce:	d1f0      	bne.n	80023b2 <__aeabi_d2iz+0x22>
 80023d0:	0018      	movs	r0, r3
 80023d2:	e7ee      	b.n	80023b2 <__aeabi_d2iz+0x22>
 80023d4:	4c08      	ldr	r4, [pc, #32]	; (80023f8 <__aeabi_d2iz+0x68>)
 80023d6:	40c5      	lsrs	r5, r0
 80023d8:	46a4      	mov	ip, r4
 80023da:	4463      	add	r3, ip
 80023dc:	4099      	lsls	r1, r3
 80023de:	000b      	movs	r3, r1
 80023e0:	432b      	orrs	r3, r5
 80023e2:	e7f2      	b.n	80023ca <__aeabi_d2iz+0x3a>
 80023e4:	000003fe 	.word	0x000003fe
 80023e8:	0000041d 	.word	0x0000041d
 80023ec:	7fffffff 	.word	0x7fffffff
 80023f0:	00000433 	.word	0x00000433
 80023f4:	00000413 	.word	0x00000413
 80023f8:	fffffbed 	.word	0xfffffbed

080023fc <__aeabi_i2d>:
 80023fc:	b570      	push	{r4, r5, r6, lr}
 80023fe:	2800      	cmp	r0, #0
 8002400:	d016      	beq.n	8002430 <__aeabi_i2d+0x34>
 8002402:	17c3      	asrs	r3, r0, #31
 8002404:	18c5      	adds	r5, r0, r3
 8002406:	405d      	eors	r5, r3
 8002408:	0fc4      	lsrs	r4, r0, #31
 800240a:	0028      	movs	r0, r5
 800240c:	f000 f84c 	bl	80024a8 <__clzsi2>
 8002410:	4a11      	ldr	r2, [pc, #68]	; (8002458 <__aeabi_i2d+0x5c>)
 8002412:	1a12      	subs	r2, r2, r0
 8002414:	280a      	cmp	r0, #10
 8002416:	dc16      	bgt.n	8002446 <__aeabi_i2d+0x4a>
 8002418:	0003      	movs	r3, r0
 800241a:	002e      	movs	r6, r5
 800241c:	3315      	adds	r3, #21
 800241e:	409e      	lsls	r6, r3
 8002420:	230b      	movs	r3, #11
 8002422:	1a18      	subs	r0, r3, r0
 8002424:	40c5      	lsrs	r5, r0
 8002426:	0552      	lsls	r2, r2, #21
 8002428:	032d      	lsls	r5, r5, #12
 800242a:	0b2d      	lsrs	r5, r5, #12
 800242c:	0d53      	lsrs	r3, r2, #21
 800242e:	e003      	b.n	8002438 <__aeabi_i2d+0x3c>
 8002430:	2400      	movs	r4, #0
 8002432:	2300      	movs	r3, #0
 8002434:	2500      	movs	r5, #0
 8002436:	2600      	movs	r6, #0
 8002438:	051b      	lsls	r3, r3, #20
 800243a:	432b      	orrs	r3, r5
 800243c:	07e4      	lsls	r4, r4, #31
 800243e:	4323      	orrs	r3, r4
 8002440:	0030      	movs	r0, r6
 8002442:	0019      	movs	r1, r3
 8002444:	bd70      	pop	{r4, r5, r6, pc}
 8002446:	380b      	subs	r0, #11
 8002448:	4085      	lsls	r5, r0
 800244a:	0552      	lsls	r2, r2, #21
 800244c:	032d      	lsls	r5, r5, #12
 800244e:	2600      	movs	r6, #0
 8002450:	0b2d      	lsrs	r5, r5, #12
 8002452:	0d53      	lsrs	r3, r2, #21
 8002454:	e7f0      	b.n	8002438 <__aeabi_i2d+0x3c>
 8002456:	46c0      	nop			; (mov r8, r8)
 8002458:	0000041e 	.word	0x0000041e

0800245c <__aeabi_ui2d>:
 800245c:	b510      	push	{r4, lr}
 800245e:	1e04      	subs	r4, r0, #0
 8002460:	d010      	beq.n	8002484 <__aeabi_ui2d+0x28>
 8002462:	f000 f821 	bl	80024a8 <__clzsi2>
 8002466:	4b0f      	ldr	r3, [pc, #60]	; (80024a4 <__aeabi_ui2d+0x48>)
 8002468:	1a1b      	subs	r3, r3, r0
 800246a:	280a      	cmp	r0, #10
 800246c:	dc11      	bgt.n	8002492 <__aeabi_ui2d+0x36>
 800246e:	220b      	movs	r2, #11
 8002470:	0021      	movs	r1, r4
 8002472:	1a12      	subs	r2, r2, r0
 8002474:	40d1      	lsrs	r1, r2
 8002476:	3015      	adds	r0, #21
 8002478:	030a      	lsls	r2, r1, #12
 800247a:	055b      	lsls	r3, r3, #21
 800247c:	4084      	lsls	r4, r0
 800247e:	0b12      	lsrs	r2, r2, #12
 8002480:	0d5b      	lsrs	r3, r3, #21
 8002482:	e001      	b.n	8002488 <__aeabi_ui2d+0x2c>
 8002484:	2300      	movs	r3, #0
 8002486:	2200      	movs	r2, #0
 8002488:	051b      	lsls	r3, r3, #20
 800248a:	4313      	orrs	r3, r2
 800248c:	0020      	movs	r0, r4
 800248e:	0019      	movs	r1, r3
 8002490:	bd10      	pop	{r4, pc}
 8002492:	0022      	movs	r2, r4
 8002494:	380b      	subs	r0, #11
 8002496:	4082      	lsls	r2, r0
 8002498:	055b      	lsls	r3, r3, #21
 800249a:	0312      	lsls	r2, r2, #12
 800249c:	2400      	movs	r4, #0
 800249e:	0b12      	lsrs	r2, r2, #12
 80024a0:	0d5b      	lsrs	r3, r3, #21
 80024a2:	e7f1      	b.n	8002488 <__aeabi_ui2d+0x2c>
 80024a4:	0000041e 	.word	0x0000041e

080024a8 <__clzsi2>:
 80024a8:	211c      	movs	r1, #28
 80024aa:	2301      	movs	r3, #1
 80024ac:	041b      	lsls	r3, r3, #16
 80024ae:	4298      	cmp	r0, r3
 80024b0:	d301      	bcc.n	80024b6 <__clzsi2+0xe>
 80024b2:	0c00      	lsrs	r0, r0, #16
 80024b4:	3910      	subs	r1, #16
 80024b6:	0a1b      	lsrs	r3, r3, #8
 80024b8:	4298      	cmp	r0, r3
 80024ba:	d301      	bcc.n	80024c0 <__clzsi2+0x18>
 80024bc:	0a00      	lsrs	r0, r0, #8
 80024be:	3908      	subs	r1, #8
 80024c0:	091b      	lsrs	r3, r3, #4
 80024c2:	4298      	cmp	r0, r3
 80024c4:	d301      	bcc.n	80024ca <__clzsi2+0x22>
 80024c6:	0900      	lsrs	r0, r0, #4
 80024c8:	3904      	subs	r1, #4
 80024ca:	a202      	add	r2, pc, #8	; (adr r2, 80024d4 <__clzsi2+0x2c>)
 80024cc:	5c10      	ldrb	r0, [r2, r0]
 80024ce:	1840      	adds	r0, r0, r1
 80024d0:	4770      	bx	lr
 80024d2:	46c0      	nop			; (mov r8, r8)
 80024d4:	02020304 	.word	0x02020304
 80024d8:	01010101 	.word	0x01010101
	...

080024e4 <hoverInit>:
void pwmToAscii(typMotorHandler *hmotor,char *buff);
void deathzonefit(double *delta_x,double pmax,double nmax,double death_zone);
uint8_t vectorState(typVector *vector);
/********    ********/

void hoverInit(typHoverHandler *hhov){
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]

	hhov->status=0;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	701a      	strb	r2, [r3, #0]
	hhov->motorA.motorCode = 'A';
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2241      	movs	r2, #65	; 0x41
 80024f6:	705a      	strb	r2, [r3, #1]
	hhov->motorB.motorCode = 'B';
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2242      	movs	r2, #66	; 0x42
 80024fc:	70da      	strb	r2, [r3, #3]
	hhov->motorC.motorCode = 'C';
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2243      	movs	r2, #67	; 0x43
 8002502:	715a      	strb	r2, [r3, #5]
	hhov->motorD.motorCode = 'D';
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2244      	movs	r2, #68	; 0x44
 8002508:	71da      	strb	r2, [r3, #7]
	hhov->motorA.speed=0;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	709a      	strb	r2, [r3, #2]
	hhov->motorB.speed=0;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2200      	movs	r2, #0
 8002514:	711a      	strb	r2, [r3, #4]
	hhov->motorC.speed=0;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	719a      	strb	r2, [r3, #6]
	hhov->motorD.speed=0;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2200      	movs	r2, #0
 8002520:	721a      	strb	r2, [r3, #8]
}
 8002522:	46c0      	nop			; (mov r8, r8)
 8002524:	46bd      	mov	sp, r7
 8002526:	b002      	add	sp, #8
 8002528:	bd80      	pop	{r7, pc}
	...

0800252c <pwmSmooting>:


void pwmSmooting(typHoverHandler *hHov,typPWMInputHandler *input,double kf){
 800252c:	b5b0      	push	{r4, r5, r7, lr}
 800252e:	b084      	sub	sp, #16
 8002530:	af00      	add	r7, sp, #0
 8002532:	60f8      	str	r0, [r7, #12]
 8002534:	60b9      	str	r1, [r7, #8]
 8002536:	603a      	str	r2, [r7, #0]
 8002538:	607b      	str	r3, [r7, #4]
	hHov->motorA.speed = (1-kf) * hHov->motorA.speed + input->pwmInputA *kf;
 800253a:	683a      	ldr	r2, [r7, #0]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2000      	movs	r0, #0
 8002540:	4964      	ldr	r1, [pc, #400]	; (80026d4 <pwmSmooting+0x1a8>)
 8002542:	f7ff fb75 	bl	8001c30 <__aeabi_dsub>
 8002546:	0002      	movs	r2, r0
 8002548:	000b      	movs	r3, r1
 800254a:	0014      	movs	r4, r2
 800254c:	001d      	movs	r5, r3
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	789b      	ldrb	r3, [r3, #2]
 8002552:	0018      	movs	r0, r3
 8002554:	f7ff ff52 	bl	80023fc <__aeabi_i2d>
 8002558:	0002      	movs	r2, r0
 800255a:	000b      	movs	r3, r1
 800255c:	0020      	movs	r0, r4
 800255e:	0029      	movs	r1, r5
 8002560:	f7ff f8fa 	bl	8001758 <__aeabi_dmul>
 8002564:	0002      	movs	r2, r0
 8002566:	000b      	movs	r3, r1
 8002568:	0014      	movs	r4, r2
 800256a:	001d      	movs	r5, r3
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	781b      	ldrb	r3, [r3, #0]
 8002570:	0018      	movs	r0, r3
 8002572:	f7ff ff43 	bl	80023fc <__aeabi_i2d>
 8002576:	683a      	ldr	r2, [r7, #0]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	f7ff f8ed 	bl	8001758 <__aeabi_dmul>
 800257e:	0002      	movs	r2, r0
 8002580:	000b      	movs	r3, r1
 8002582:	0020      	movs	r0, r4
 8002584:	0029      	movs	r1, r5
 8002586:	f7fe f9a9 	bl	80008dc <__aeabi_dadd>
 800258a:	0002      	movs	r2, r0
 800258c:	000b      	movs	r3, r1
 800258e:	0010      	movs	r0, r2
 8002590:	0019      	movs	r1, r3
 8002592:	f7fd fe81 	bl	8000298 <__aeabi_d2uiz>
 8002596:	0003      	movs	r3, r0
 8002598:	b2da      	uxtb	r2, r3
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	709a      	strb	r2, [r3, #2]
	hHov->motorB.speed = (1-kf) * hHov->motorB.speed + input->pwmInputB *kf;
 800259e:	683a      	ldr	r2, [r7, #0]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2000      	movs	r0, #0
 80025a4:	494b      	ldr	r1, [pc, #300]	; (80026d4 <pwmSmooting+0x1a8>)
 80025a6:	f7ff fb43 	bl	8001c30 <__aeabi_dsub>
 80025aa:	0002      	movs	r2, r0
 80025ac:	000b      	movs	r3, r1
 80025ae:	0014      	movs	r4, r2
 80025b0:	001d      	movs	r5, r3
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	791b      	ldrb	r3, [r3, #4]
 80025b6:	0018      	movs	r0, r3
 80025b8:	f7ff ff20 	bl	80023fc <__aeabi_i2d>
 80025bc:	0002      	movs	r2, r0
 80025be:	000b      	movs	r3, r1
 80025c0:	0020      	movs	r0, r4
 80025c2:	0029      	movs	r1, r5
 80025c4:	f7ff f8c8 	bl	8001758 <__aeabi_dmul>
 80025c8:	0002      	movs	r2, r0
 80025ca:	000b      	movs	r3, r1
 80025cc:	0014      	movs	r4, r2
 80025ce:	001d      	movs	r5, r3
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	785b      	ldrb	r3, [r3, #1]
 80025d4:	0018      	movs	r0, r3
 80025d6:	f7ff ff11 	bl	80023fc <__aeabi_i2d>
 80025da:	683a      	ldr	r2, [r7, #0]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	f7ff f8bb 	bl	8001758 <__aeabi_dmul>
 80025e2:	0002      	movs	r2, r0
 80025e4:	000b      	movs	r3, r1
 80025e6:	0020      	movs	r0, r4
 80025e8:	0029      	movs	r1, r5
 80025ea:	f7fe f977 	bl	80008dc <__aeabi_dadd>
 80025ee:	0002      	movs	r2, r0
 80025f0:	000b      	movs	r3, r1
 80025f2:	0010      	movs	r0, r2
 80025f4:	0019      	movs	r1, r3
 80025f6:	f7fd fe4f 	bl	8000298 <__aeabi_d2uiz>
 80025fa:	0003      	movs	r3, r0
 80025fc:	b2da      	uxtb	r2, r3
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	711a      	strb	r2, [r3, #4]
	hHov->motorC.speed = (1-kf) * hHov->motorC.speed + input->pwmInputC *kf;
 8002602:	683a      	ldr	r2, [r7, #0]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2000      	movs	r0, #0
 8002608:	4932      	ldr	r1, [pc, #200]	; (80026d4 <pwmSmooting+0x1a8>)
 800260a:	f7ff fb11 	bl	8001c30 <__aeabi_dsub>
 800260e:	0002      	movs	r2, r0
 8002610:	000b      	movs	r3, r1
 8002612:	0014      	movs	r4, r2
 8002614:	001d      	movs	r5, r3
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	799b      	ldrb	r3, [r3, #6]
 800261a:	0018      	movs	r0, r3
 800261c:	f7ff feee 	bl	80023fc <__aeabi_i2d>
 8002620:	0002      	movs	r2, r0
 8002622:	000b      	movs	r3, r1
 8002624:	0020      	movs	r0, r4
 8002626:	0029      	movs	r1, r5
 8002628:	f7ff f896 	bl	8001758 <__aeabi_dmul>
 800262c:	0002      	movs	r2, r0
 800262e:	000b      	movs	r3, r1
 8002630:	0014      	movs	r4, r2
 8002632:	001d      	movs	r5, r3
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	789b      	ldrb	r3, [r3, #2]
 8002638:	0018      	movs	r0, r3
 800263a:	f7ff fedf 	bl	80023fc <__aeabi_i2d>
 800263e:	683a      	ldr	r2, [r7, #0]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f7ff f889 	bl	8001758 <__aeabi_dmul>
 8002646:	0002      	movs	r2, r0
 8002648:	000b      	movs	r3, r1
 800264a:	0020      	movs	r0, r4
 800264c:	0029      	movs	r1, r5
 800264e:	f7fe f945 	bl	80008dc <__aeabi_dadd>
 8002652:	0002      	movs	r2, r0
 8002654:	000b      	movs	r3, r1
 8002656:	0010      	movs	r0, r2
 8002658:	0019      	movs	r1, r3
 800265a:	f7fd fe1d 	bl	8000298 <__aeabi_d2uiz>
 800265e:	0003      	movs	r3, r0
 8002660:	b2da      	uxtb	r2, r3
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	719a      	strb	r2, [r3, #6]
	hHov->motorD.speed = (1-kf) * hHov->motorD.speed + input->pwmInputD *kf;
 8002666:	683a      	ldr	r2, [r7, #0]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2000      	movs	r0, #0
 800266c:	4919      	ldr	r1, [pc, #100]	; (80026d4 <pwmSmooting+0x1a8>)
 800266e:	f7ff fadf 	bl	8001c30 <__aeabi_dsub>
 8002672:	0002      	movs	r2, r0
 8002674:	000b      	movs	r3, r1
 8002676:	0014      	movs	r4, r2
 8002678:	001d      	movs	r5, r3
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	7a1b      	ldrb	r3, [r3, #8]
 800267e:	0018      	movs	r0, r3
 8002680:	f7ff febc 	bl	80023fc <__aeabi_i2d>
 8002684:	0002      	movs	r2, r0
 8002686:	000b      	movs	r3, r1
 8002688:	0020      	movs	r0, r4
 800268a:	0029      	movs	r1, r5
 800268c:	f7ff f864 	bl	8001758 <__aeabi_dmul>
 8002690:	0002      	movs	r2, r0
 8002692:	000b      	movs	r3, r1
 8002694:	0014      	movs	r4, r2
 8002696:	001d      	movs	r5, r3
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	78db      	ldrb	r3, [r3, #3]
 800269c:	0018      	movs	r0, r3
 800269e:	f7ff fead 	bl	80023fc <__aeabi_i2d>
 80026a2:	683a      	ldr	r2, [r7, #0]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	f7ff f857 	bl	8001758 <__aeabi_dmul>
 80026aa:	0002      	movs	r2, r0
 80026ac:	000b      	movs	r3, r1
 80026ae:	0020      	movs	r0, r4
 80026b0:	0029      	movs	r1, r5
 80026b2:	f7fe f913 	bl	80008dc <__aeabi_dadd>
 80026b6:	0002      	movs	r2, r0
 80026b8:	000b      	movs	r3, r1
 80026ba:	0010      	movs	r0, r2
 80026bc:	0019      	movs	r1, r3
 80026be:	f7fd fdeb 	bl	8000298 <__aeabi_d2uiz>
 80026c2:	0003      	movs	r3, r0
 80026c4:	b2da      	uxtb	r2, r3
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	721a      	strb	r2, [r3, #8]

}
 80026ca:	46c0      	nop			; (mov r8, r8)
 80026cc:	46bd      	mov	sp, r7
 80026ce:	b004      	add	sp, #16
 80026d0:	bdb0      	pop	{r4, r5, r7, pc}
 80026d2:	46c0      	nop			; (mov r8, r8)
 80026d4:	3ff00000 	.word	0x3ff00000

080026d8 <vectorState>:


uint8_t vectorState(typVector *vector){
 80026d8:	b580      	push	{r7, lr}
 80026da:	b082      	sub	sp, #8
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
	if((vector->forward==0)&&(vector->left==0)&&(vector->right==0)&&(vector->backward==0)){
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d10d      	bne.n	8002704 <vectorState+0x2c>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	785b      	ldrb	r3, [r3, #1]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d109      	bne.n	8002704 <vectorState+0x2c>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	789b      	ldrb	r3, [r3, #2]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d105      	bne.n	8002704 <vectorState+0x2c>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	78db      	ldrb	r3, [r3, #3]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d101      	bne.n	8002704 <vectorState+0x2c>
		return idle;
 8002700:	2305      	movs	r3, #5
 8002702:	e060      	b.n	80027c6 <vectorState+0xee>
	}
	if(vector->backward>15){
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	78db      	ldrb	r3, [r3, #3]
 8002708:	2b0f      	cmp	r3, #15
 800270a:	d901      	bls.n	8002710 <vectorState+0x38>
		return halt;
 800270c:	2306      	movs	r3, #6
 800270e:	e05a      	b.n	80027c6 <vectorState+0xee>
	}
	if((vector->forward>0)&&(vector->left==0)&&(vector->right==0)&&(vector->backward==0)){
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	2b00      	cmp	r3, #0
 8002716:	d00d      	beq.n	8002734 <vectorState+0x5c>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	785b      	ldrb	r3, [r3, #1]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d109      	bne.n	8002734 <vectorState+0x5c>
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	789b      	ldrb	r3, [r3, #2]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d105      	bne.n	8002734 <vectorState+0x5c>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	78db      	ldrb	r3, [r3, #3]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d101      	bne.n	8002734 <vectorState+0x5c>
			return forward;
 8002730:	2300      	movs	r3, #0
 8002732:	e048      	b.n	80027c6 <vectorState+0xee>
		}
	if((vector->left>0)&&(vector->forward==0)&&(vector->right==0)&&(vector->backward==0)){
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	785b      	ldrb	r3, [r3, #1]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d00d      	beq.n	8002758 <vectorState+0x80>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d109      	bne.n	8002758 <vectorState+0x80>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	789b      	ldrb	r3, [r3, #2]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d105      	bne.n	8002758 <vectorState+0x80>
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	78db      	ldrb	r3, [r3, #3]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <vectorState+0x80>
		return turn_left;
 8002754:	2301      	movs	r3, #1
 8002756:	e036      	b.n	80027c6 <vectorState+0xee>
	}
	if((vector->right>0)&&(vector->forward==0)&&(vector->left==0)&&(vector->backward==0)){
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	789b      	ldrb	r3, [r3, #2]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d00d      	beq.n	800277c <vectorState+0xa4>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d109      	bne.n	800277c <vectorState+0xa4>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	785b      	ldrb	r3, [r3, #1]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d105      	bne.n	800277c <vectorState+0xa4>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	78db      	ldrb	r3, [r3, #3]
 8002774:	2b00      	cmp	r3, #0
 8002776:	d101      	bne.n	800277c <vectorState+0xa4>
		return turn_right;
 8002778:	2302      	movs	r3, #2
 800277a:	e024      	b.n	80027c6 <vectorState+0xee>
	}
	if((vector->left>0)&&(vector->forward>0)&&(vector->right==0)&&(vector->backward==0)){
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	785b      	ldrb	r3, [r3, #1]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00d      	beq.n	80027a0 <vectorState+0xc8>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d009      	beq.n	80027a0 <vectorState+0xc8>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	789b      	ldrb	r3, [r3, #2]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d105      	bne.n	80027a0 <vectorState+0xc8>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	78db      	ldrb	r3, [r3, #3]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d101      	bne.n	80027a0 <vectorState+0xc8>
		return forward_left;
 800279c:	2303      	movs	r3, #3
 800279e:	e012      	b.n	80027c6 <vectorState+0xee>
	}
	if((vector->right>0)&&(vector->forward>0)&&(vector->left==0)&&(vector->backward==0)){
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	789b      	ldrb	r3, [r3, #2]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d00d      	beq.n	80027c4 <vectorState+0xec>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d009      	beq.n	80027c4 <vectorState+0xec>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	785b      	ldrb	r3, [r3, #1]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d105      	bne.n	80027c4 <vectorState+0xec>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	78db      	ldrb	r3, [r3, #3]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d101      	bne.n	80027c4 <vectorState+0xec>
		return forward_right;
 80027c0:	2304      	movs	r3, #4
 80027c2:	e000      	b.n	80027c6 <vectorState+0xee>
	}
	else return idle;
 80027c4:	2305      	movs	r3, #5

}
 80027c6:	0018      	movs	r0, r3
 80027c8:	46bd      	mov	sp, r7
 80027ca:	b002      	add	sp, #8
 80027cc:	bd80      	pop	{r7, pc}
	...

080027d0 <vectorToPwm>:

void vectorToPwm(typVector *hVec, typPWMInputHandler *pwmInput){
 80027d0:	b5b0      	push	{r4, r5, r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
	uint8_t state;
	state = vectorState(hVec);
 80027da:	250f      	movs	r5, #15
 80027dc:	197c      	adds	r4, r7, r5
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	0018      	movs	r0, r3
 80027e2:	f7ff ff79 	bl	80026d8 <vectorState>
 80027e6:	0003      	movs	r3, r0
 80027e8:	7023      	strb	r3, [r4, #0]
	switch (state) {
 80027ea:	197b      	adds	r3, r7, r5
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	2b06      	cmp	r3, #6
 80027f0:	d853      	bhi.n	800289a <vectorToPwm+0xca>
 80027f2:	009a      	lsls	r2, r3, #2
 80027f4:	4b2b      	ldr	r3, [pc, #172]	; (80028a4 <vectorToPwm+0xd4>)
 80027f6:	18d3      	adds	r3, r2, r3
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	469f      	mov	pc, r3
		case forward:
			pwmInput->pwmInputA=hVec->forward;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	781a      	ldrb	r2, [r3, #0]
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	701a      	strb	r2, [r3, #0]
			pwmInput->pwmInputB=hVec->forward;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	781a      	ldrb	r2, [r3, #0]
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	705a      	strb	r2, [r3, #1]
			break;
 800280c:	e046      	b.n	800289c <vectorToPwm+0xcc>
		case turn_left:
			pwmInput->pwmInputB=hVec->left;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	785a      	ldrb	r2, [r3, #1]
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	705a      	strb	r2, [r3, #1]
			break;
 8002816:	e041      	b.n	800289c <vectorToPwm+0xcc>
		case turn_right:
			pwmInput->pwmInputA=hVec->right;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	789a      	ldrb	r2, [r3, #2]
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	701a      	strb	r2, [r3, #0]
			break;
 8002820:	e03c      	b.n	800289c <vectorToPwm+0xcc>
		case forward_left:
			pwmInput->pwmInputA=(hVec->forward)/2;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	781b      	ldrb	r3, [r3, #0]
 8002826:	085b      	lsrs	r3, r3, #1
 8002828:	b2da      	uxtb	r2, r3
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	701a      	strb	r2, [r3, #0]
			pwmInput->pwmInputB=(hVec->forward+hVec->left)/2;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	001a      	movs	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	785b      	ldrb	r3, [r3, #1]
 8002838:	18d3      	adds	r3, r2, r3
 800283a:	2b00      	cmp	r3, #0
 800283c:	da00      	bge.n	8002840 <vectorToPwm+0x70>
 800283e:	3301      	adds	r3, #1
 8002840:	105b      	asrs	r3, r3, #1
 8002842:	b2da      	uxtb	r2, r3
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	705a      	strb	r2, [r3, #1]
			break;
 8002848:	e028      	b.n	800289c <vectorToPwm+0xcc>
		case forward_right:
			pwmInput->pwmInputB=(hVec->forward)/2;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	085b      	lsrs	r3, r3, #1
 8002850:	b2da      	uxtb	r2, r3
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	705a      	strb	r2, [r3, #1]
			pwmInput->pwmInputA=(hVec->forward+hVec->right)/2;
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	001a      	movs	r2, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	789b      	ldrb	r3, [r3, #2]
 8002860:	18d3      	adds	r3, r2, r3
 8002862:	2b00      	cmp	r3, #0
 8002864:	da00      	bge.n	8002868 <vectorToPwm+0x98>
 8002866:	3301      	adds	r3, #1
 8002868:	105b      	asrs	r3, r3, #1
 800286a:	b2da      	uxtb	r2, r3
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	701a      	strb	r2, [r3, #0]
			break;
 8002870:	e014      	b.n	800289c <vectorToPwm+0xcc>
		case halt:
			pwmInput->pwmInputA=0;
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	2200      	movs	r2, #0
 8002876:	701a      	strb	r2, [r3, #0]
			pwmInput->pwmInputB=0;
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	2200      	movs	r2, #0
 800287c:	705a      	strb	r2, [r3, #1]
			pwmInput->pwmInputC=0;
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	2200      	movs	r2, #0
 8002882:	709a      	strb	r2, [r3, #2]
			pwmInput->pwmInputD=0;
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	2200      	movs	r2, #0
 8002888:	70da      	strb	r2, [r3, #3]
			break;
 800288a:	e007      	b.n	800289c <vectorToPwm+0xcc>
		case idle:
			pwmInput->pwmInputC=120;
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	2278      	movs	r2, #120	; 0x78
 8002890:	709a      	strb	r2, [r3, #2]
			pwmInput->pwmInputD=120;
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	2278      	movs	r2, #120	; 0x78
 8002896:	70da      	strb	r2, [r3, #3]
			break;
 8002898:	e000      	b.n	800289c <vectorToPwm+0xcc>
		default:
			break;
 800289a:	46c0      	nop			; (mov r8, r8)
	}
}
 800289c:	46c0      	nop			; (mov r8, r8)
 800289e:	46bd      	mov	sp, r7
 80028a0:	b004      	add	sp, #16
 80028a2:	bdb0      	pop	{r4, r5, r7, pc}
 80028a4:	080072f4 	.word	0x080072f4

080028a8 <deathzonefit>:

void deathzonefit(double *delta_x,double pmax,double nmax,double death_zone){
 80028a8:	b5b0      	push	{r4, r5, r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	60f8      	str	r0, [r7, #12]
 80028b0:	603a      	str	r2, [r7, #0]
 80028b2:	607b      	str	r3, [r7, #4]
		if(*delta_x>pmax){
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681a      	ldr	r2, [r3, #0]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	6838      	ldr	r0, [r7, #0]
 80028bc:	6879      	ldr	r1, [r7, #4]
 80028be:	f7fd fcc3 	bl	8000248 <__aeabi_dcmplt>
 80028c2:	1e03      	subs	r3, r0, #0
 80028c4:	d004      	beq.n	80028d0 <deathzonefit+0x28>
			 *delta_x=pmax;
 80028c6:	68f9      	ldr	r1, [r7, #12]
 80028c8:	683a      	ldr	r2, [r7, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	600a      	str	r2, [r1, #0]
 80028ce:	604b      	str	r3, [r1, #4]
		}
		if(*delta_x<nmax){
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	685b      	ldr	r3, [r3, #4]
 80028d6:	6a38      	ldr	r0, [r7, #32]
 80028d8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80028da:	f7fd fcc9 	bl	8000270 <__aeabi_dcmpgt>
 80028de:	1e03      	subs	r3, r0, #0
 80028e0:	d004      	beq.n	80028ec <deathzonefit+0x44>
			*delta_x=nmax;
 80028e2:	68f9      	ldr	r1, [r7, #12]
 80028e4:	6a3a      	ldr	r2, [r7, #32]
 80028e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e8:	600a      	str	r2, [r1, #0]
 80028ea:	604b      	str	r3, [r1, #4]
		}
		if ((*delta_x<death_zone)&&(*delta_x>0)) {
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681a      	ldr	r2, [r3, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80028f4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80028f6:	f7fd fcbb 	bl	8000270 <__aeabi_dcmpgt>
 80028fa:	1e03      	subs	r3, r0, #0
 80028fc:	d00d      	beq.n	800291a <deathzonefit+0x72>
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6818      	ldr	r0, [r3, #0]
 8002902:	6859      	ldr	r1, [r3, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	2300      	movs	r3, #0
 8002908:	f7fd fcb2 	bl	8000270 <__aeabi_dcmpgt>
 800290c:	1e03      	subs	r3, r0, #0
 800290e:	d004      	beq.n	800291a <deathzonefit+0x72>
			*delta_x=0;
 8002910:	68f9      	ldr	r1, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	2300      	movs	r3, #0
 8002916:	600a      	str	r2, [r1, #0]
 8002918:	604b      	str	r3, [r1, #4]
		}
		if ((*delta_x > (-1*death_zone))&&(*delta_x<0)) {
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6818      	ldr	r0, [r3, #0]
 800291e:	6859      	ldr	r1, [r3, #4]
 8002920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002922:	001c      	movs	r4, r3
 8002924:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002926:	2280      	movs	r2, #128	; 0x80
 8002928:	0612      	lsls	r2, r2, #24
 800292a:	405a      	eors	r2, r3
 800292c:	0015      	movs	r5, r2
 800292e:	0022      	movs	r2, r4
 8002930:	002b      	movs	r3, r5
 8002932:	f7fd fc9d 	bl	8000270 <__aeabi_dcmpgt>
 8002936:	1e03      	subs	r3, r0, #0
 8002938:	d100      	bne.n	800293c <deathzonefit+0x94>
			*delta_x=0;
		}
	}
 800293a:	e00e      	b.n	800295a <deathzonefit+0xb2>
		if ((*delta_x > (-1*death_zone))&&(*delta_x<0)) {
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6818      	ldr	r0, [r3, #0]
 8002940:	6859      	ldr	r1, [r3, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	2300      	movs	r3, #0
 8002946:	f7fd fc7f 	bl	8000248 <__aeabi_dcmplt>
 800294a:	1e03      	subs	r3, r0, #0
 800294c:	d100      	bne.n	8002950 <deathzonefit+0xa8>
	}
 800294e:	e004      	b.n	800295a <deathzonefit+0xb2>
			*delta_x=0;
 8002950:	68f9      	ldr	r1, [r7, #12]
 8002952:	2200      	movs	r2, #0
 8002954:	2300      	movs	r3, #0
 8002956:	600a      	str	r2, [r1, #0]
 8002958:	604b      	str	r3, [r1, #4]
	}
 800295a:	46c0      	nop			; (mov r8, r8)
 800295c:	46bd      	mov	sp, r7
 800295e:	b004      	add	sp, #16
 8002960:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002964 <angleToVector>:

void angleToVector(typVector *hVec,double curr_angle_x,double start_angle_x,double curr_angle_y,double start_angle_y ,double death_zone){
 8002964:	b590      	push	{r4, r7, lr}
 8002966:	b091      	sub	sp, #68	; 0x44
 8002968:	af04      	add	r7, sp, #16
 800296a:	60f8      	str	r0, [r7, #12]
 800296c:	603a      	str	r2, [r7, #0]
 800296e:	607b      	str	r3, [r7, #4]
	 double pmax = 45;
 8002970:	2200      	movs	r2, #0
 8002972:	4b5f      	ldr	r3, [pc, #380]	; (8002af0 <angleToVector+0x18c>)
 8002974:	62ba      	str	r2, [r7, #40]	; 0x28
 8002976:	62fb      	str	r3, [r7, #44]	; 0x2c
	 double nmax = -45;
 8002978:	2200      	movs	r2, #0
 800297a:	4b5e      	ldr	r3, [pc, #376]	; (8002af4 <angleToVector+0x190>)
 800297c:	623a      	str	r2, [r7, #32]
 800297e:	627b      	str	r3, [r7, #36]	; 0x24
	 double delta_x = curr_angle_x - start_angle_x;
 8002980:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002982:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002984:	6838      	ldr	r0, [r7, #0]
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	f7ff f952 	bl	8001c30 <__aeabi_dsub>
 800298c:	0002      	movs	r2, r0
 800298e:	000b      	movs	r3, r1
 8002990:	61ba      	str	r2, [r7, #24]
 8002992:	61fb      	str	r3, [r7, #28]
	 double delta_y = curr_angle_y - start_angle_y;
 8002994:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002996:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002998:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800299a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800299c:	f7ff f948 	bl	8001c30 <__aeabi_dsub>
 80029a0:	0002      	movs	r2, r0
 80029a2:	000b      	movs	r3, r1
 80029a4:	613a      	str	r2, [r7, #16]
 80029a6:	617b      	str	r3, [r7, #20]
	 deathzonefit(&delta_x, pmax, nmax, death_zone);
 80029a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029aa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80029ac:	2318      	movs	r3, #24
 80029ae:	18fc      	adds	r4, r7, r3
 80029b0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80029b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029b4:	9202      	str	r2, [sp, #8]
 80029b6:	9303      	str	r3, [sp, #12]
 80029b8:	6a3a      	ldr	r2, [r7, #32]
 80029ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029bc:	9200      	str	r2, [sp, #0]
 80029be:	9301      	str	r3, [sp, #4]
 80029c0:	0002      	movs	r2, r0
 80029c2:	000b      	movs	r3, r1
 80029c4:	0020      	movs	r0, r4
 80029c6:	f7ff ff6f 	bl	80028a8 <deathzonefit>
	 deathzonefit(&delta_y, pmax, nmax, death_zone);
 80029ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80029cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80029ce:	2310      	movs	r3, #16
 80029d0:	18fc      	adds	r4, r7, r3
 80029d2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80029d4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029d6:	9202      	str	r2, [sp, #8]
 80029d8:	9303      	str	r3, [sp, #12]
 80029da:	6a3a      	ldr	r2, [r7, #32]
 80029dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029de:	9200      	str	r2, [sp, #0]
 80029e0:	9301      	str	r3, [sp, #4]
 80029e2:	0002      	movs	r2, r0
 80029e4:	000b      	movs	r3, r1
 80029e6:	0020      	movs	r0, r4
 80029e8:	f7ff ff5e 	bl	80028a8 <deathzonefit>
	 if(delta_y>=0){
 80029ec:	6938      	ldr	r0, [r7, #16]
 80029ee:	6979      	ldr	r1, [r7, #20]
 80029f0:	2200      	movs	r2, #0
 80029f2:	2300      	movs	r3, #0
 80029f4:	f7fd fc46 	bl	8000284 <__aeabi_dcmpge>
 80029f8:	1e03      	subs	r3, r0, #0
 80029fa:	d069      	beq.n	8002ad0 <angleToVector+0x16c>
		 if(delta_x<0){
 80029fc:	69b8      	ldr	r0, [r7, #24]
 80029fe:	69f9      	ldr	r1, [r7, #28]
 8002a00:	2200      	movs	r2, #0
 8002a02:	2300      	movs	r3, #0
 8002a04:	f7fd fc20 	bl	8000248 <__aeabi_dcmplt>
 8002a08:	1e03      	subs	r3, r0, #0
 8002a0a:	d01b      	beq.n	8002a44 <angleToVector+0xe0>
			 hVec->left = delta_x*255/nmax;
 8002a0c:	69b8      	ldr	r0, [r7, #24]
 8002a0e:	69f9      	ldr	r1, [r7, #28]
 8002a10:	2200      	movs	r2, #0
 8002a12:	4b39      	ldr	r3, [pc, #228]	; (8002af8 <angleToVector+0x194>)
 8002a14:	f7fe fea0 	bl	8001758 <__aeabi_dmul>
 8002a18:	0002      	movs	r2, r0
 8002a1a:	000b      	movs	r3, r1
 8002a1c:	0010      	movs	r0, r2
 8002a1e:	0019      	movs	r1, r3
 8002a20:	6a3a      	ldr	r2, [r7, #32]
 8002a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a24:	f7fe fa96 	bl	8000f54 <__aeabi_ddiv>
 8002a28:	0002      	movs	r2, r0
 8002a2a:	000b      	movs	r3, r1
 8002a2c:	0010      	movs	r0, r2
 8002a2e:	0019      	movs	r1, r3
 8002a30:	f7fd fc32 	bl	8000298 <__aeabi_d2uiz>
 8002a34:	0003      	movs	r3, r0
 8002a36:	b2da      	uxtb	r2, r3
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	705a      	strb	r2, [r3, #1]
			 hVec->right = 0;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	709a      	strb	r2, [r3, #2]
 8002a42:	e029      	b.n	8002a98 <angleToVector+0x134>
		 }
		 else if(delta_x>0){
 8002a44:	69b8      	ldr	r0, [r7, #24]
 8002a46:	69f9      	ldr	r1, [r7, #28]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	f7fd fc10 	bl	8000270 <__aeabi_dcmpgt>
 8002a50:	1e03      	subs	r3, r0, #0
 8002a52:	d01b      	beq.n	8002a8c <angleToVector+0x128>
			 hVec->right = delta_x*255/pmax;
 8002a54:	69b8      	ldr	r0, [r7, #24]
 8002a56:	69f9      	ldr	r1, [r7, #28]
 8002a58:	2200      	movs	r2, #0
 8002a5a:	4b27      	ldr	r3, [pc, #156]	; (8002af8 <angleToVector+0x194>)
 8002a5c:	f7fe fe7c 	bl	8001758 <__aeabi_dmul>
 8002a60:	0002      	movs	r2, r0
 8002a62:	000b      	movs	r3, r1
 8002a64:	0010      	movs	r0, r2
 8002a66:	0019      	movs	r1, r3
 8002a68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002a6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a6c:	f7fe fa72 	bl	8000f54 <__aeabi_ddiv>
 8002a70:	0002      	movs	r2, r0
 8002a72:	000b      	movs	r3, r1
 8002a74:	0010      	movs	r0, r2
 8002a76:	0019      	movs	r1, r3
 8002a78:	f7fd fc0e 	bl	8000298 <__aeabi_d2uiz>
 8002a7c:	0003      	movs	r3, r0
 8002a7e:	b2da      	uxtb	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	709a      	strb	r2, [r3, #2]
			 hVec->left = 0;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2200      	movs	r2, #0
 8002a88:	705a      	strb	r2, [r3, #1]
 8002a8a:	e005      	b.n	8002a98 <angleToVector+0x134>
		 }
		 else{
			 hVec->right = 0;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	709a      	strb	r2, [r3, #2]
			 hVec->left = 0;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	2200      	movs	r2, #0
 8002a96:	705a      	strb	r2, [r3, #1]
		 }
		 hVec->forward= delta_y*255/pmax;
 8002a98:	6938      	ldr	r0, [r7, #16]
 8002a9a:	6979      	ldr	r1, [r7, #20]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	4b16      	ldr	r3, [pc, #88]	; (8002af8 <angleToVector+0x194>)
 8002aa0:	f7fe fe5a 	bl	8001758 <__aeabi_dmul>
 8002aa4:	0002      	movs	r2, r0
 8002aa6:	000b      	movs	r3, r1
 8002aa8:	0010      	movs	r0, r2
 8002aaa:	0019      	movs	r1, r3
 8002aac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ab0:	f7fe fa50 	bl	8000f54 <__aeabi_ddiv>
 8002ab4:	0002      	movs	r2, r0
 8002ab6:	000b      	movs	r3, r1
 8002ab8:	0010      	movs	r0, r2
 8002aba:	0019      	movs	r1, r3
 8002abc:	f7fd fbec 	bl	8000298 <__aeabi_d2uiz>
 8002ac0:	0003      	movs	r3, r0
 8002ac2:	b2da      	uxtb	r2, r3
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	701a      	strb	r2, [r3, #0]
		 hVec->backward= 0;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2200      	movs	r2, #0
 8002acc:	70da      	strb	r2, [r3, #3]
	 else{
		 hVec->backward=50;
		 hVec->left=0; hVec->right=0; hVec->forward=0;
	 }

}
 8002ace:	e00b      	b.n	8002ae8 <angleToVector+0x184>
		 hVec->backward=50;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2232      	movs	r2, #50	; 0x32
 8002ad4:	70da      	strb	r2, [r3, #3]
		 hVec->left=0; hVec->right=0; hVec->forward=0;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	705a      	strb	r2, [r3, #1]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	709a      	strb	r2, [r3, #2]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	701a      	strb	r2, [r3, #0]
}
 8002ae8:	46c0      	nop			; (mov r8, r8)
 8002aea:	46bd      	mov	sp, r7
 8002aec:	b00d      	add	sp, #52	; 0x34
 8002aee:	bd90      	pop	{r4, r7, pc}
 8002af0:	40468000 	.word	0x40468000
 8002af4:	c0468000 	.word	0xc0468000
 8002af8:	406fe000 	.word	0x406fe000

08002afc <command>:

void command(typHoverHandler *hHov,char *buff){
 8002afc:	b590      	push	{r4, r7, lr}
 8002afe:	b089      	sub	sp, #36	; 0x24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
 8002b04:	6039      	str	r1, [r7, #0]
	char buffA[3],buffB[3],buffC[3],buffD[3];
	pwmToAscii(&(hHov->motorA), buffA);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	3301      	adds	r3, #1
 8002b0a:	2218      	movs	r2, #24
 8002b0c:	18ba      	adds	r2, r7, r2
 8002b0e:	0011      	movs	r1, r2
 8002b10:	0018      	movs	r0, r3
 8002b12:	f000 f8a6 	bl	8002c62 <pwmToAscii>
	pwmToAscii(&(hHov->motorB), buffB);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	3303      	adds	r3, #3
 8002b1a:	2214      	movs	r2, #20
 8002b1c:	18ba      	adds	r2, r7, r2
 8002b1e:	0011      	movs	r1, r2
 8002b20:	0018      	movs	r0, r3
 8002b22:	f000 f89e 	bl	8002c62 <pwmToAscii>
	pwmToAscii(&(hHov->motorC), buffC);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	3305      	adds	r3, #5
 8002b2a:	2210      	movs	r2, #16
 8002b2c:	18ba      	adds	r2, r7, r2
 8002b2e:	0011      	movs	r1, r2
 8002b30:	0018      	movs	r0, r3
 8002b32:	f000 f896 	bl	8002c62 <pwmToAscii>
	pwmToAscii(&(hHov->motorD), buffD);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	3307      	adds	r3, #7
 8002b3a:	220c      	movs	r2, #12
 8002b3c:	18ba      	adds	r2, r7, r2
 8002b3e:	0011      	movs	r1, r2
 8002b40:	0018      	movs	r0, r3
 8002b42:	f000 f88e 	bl	8002c62 <pwmToAscii>
	uint8_t i=0;
 8002b46:	231f      	movs	r3, #31
 8002b48:	18fb      	adds	r3, r7, r3
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	701a      	strb	r2, [r3, #0]
	uint8_t j=0;
 8002b4e:	231e      	movs	r3, #30
 8002b50:	18fb      	adds	r3, r7, r3
 8002b52:	2200      	movs	r2, #0
 8002b54:	701a      	strb	r2, [r3, #0]
	while(i<12){
 8002b56:	e077      	b.n	8002c48 <command+0x14c>
		while(j<3){
			buff[i]=buffA[j];
 8002b58:	201e      	movs	r0, #30
 8002b5a:	183b      	adds	r3, r7, r0
 8002b5c:	781a      	ldrb	r2, [r3, #0]
 8002b5e:	241f      	movs	r4, #31
 8002b60:	193b      	adds	r3, r7, r4
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	6839      	ldr	r1, [r7, #0]
 8002b66:	18cb      	adds	r3, r1, r3
 8002b68:	2118      	movs	r1, #24
 8002b6a:	1879      	adds	r1, r7, r1
 8002b6c:	5c8a      	ldrb	r2, [r1, r2]
 8002b6e:	701a      	strb	r2, [r3, #0]
			i++;
 8002b70:	193b      	adds	r3, r7, r4
 8002b72:	781a      	ldrb	r2, [r3, #0]
 8002b74:	193b      	adds	r3, r7, r4
 8002b76:	3201      	adds	r2, #1
 8002b78:	701a      	strb	r2, [r3, #0]
			j++;
 8002b7a:	183b      	adds	r3, r7, r0
 8002b7c:	781a      	ldrb	r2, [r3, #0]
 8002b7e:	183b      	adds	r3, r7, r0
 8002b80:	3201      	adds	r2, #1
 8002b82:	701a      	strb	r2, [r3, #0]
		while(j<3){
 8002b84:	221e      	movs	r2, #30
 8002b86:	18bb      	adds	r3, r7, r2
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d9e4      	bls.n	8002b58 <command+0x5c>
		}
		j=0;
 8002b8e:	18bb      	adds	r3, r7, r2
 8002b90:	2200      	movs	r2, #0
 8002b92:	701a      	strb	r2, [r3, #0]
		while(j<3){
 8002b94:	e015      	b.n	8002bc2 <command+0xc6>
			buff[i]=buffB[j];
 8002b96:	201e      	movs	r0, #30
 8002b98:	183b      	adds	r3, r7, r0
 8002b9a:	781a      	ldrb	r2, [r3, #0]
 8002b9c:	241f      	movs	r4, #31
 8002b9e:	193b      	adds	r3, r7, r4
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	6839      	ldr	r1, [r7, #0]
 8002ba4:	18cb      	adds	r3, r1, r3
 8002ba6:	2114      	movs	r1, #20
 8002ba8:	1879      	adds	r1, r7, r1
 8002baa:	5c8a      	ldrb	r2, [r1, r2]
 8002bac:	701a      	strb	r2, [r3, #0]
			i++;
 8002bae:	193b      	adds	r3, r7, r4
 8002bb0:	781a      	ldrb	r2, [r3, #0]
 8002bb2:	193b      	adds	r3, r7, r4
 8002bb4:	3201      	adds	r2, #1
 8002bb6:	701a      	strb	r2, [r3, #0]
			j++;
 8002bb8:	183b      	adds	r3, r7, r0
 8002bba:	781a      	ldrb	r2, [r3, #0]
 8002bbc:	183b      	adds	r3, r7, r0
 8002bbe:	3201      	adds	r2, #1
 8002bc0:	701a      	strb	r2, [r3, #0]
		while(j<3){
 8002bc2:	221e      	movs	r2, #30
 8002bc4:	18bb      	adds	r3, r7, r2
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d9e4      	bls.n	8002b96 <command+0x9a>
		}
		j=0;
 8002bcc:	18bb      	adds	r3, r7, r2
 8002bce:	2200      	movs	r2, #0
 8002bd0:	701a      	strb	r2, [r3, #0]
		while(j<3){
 8002bd2:	e015      	b.n	8002c00 <command+0x104>
			buff[i]=buffC[j];
 8002bd4:	201e      	movs	r0, #30
 8002bd6:	183b      	adds	r3, r7, r0
 8002bd8:	781a      	ldrb	r2, [r3, #0]
 8002bda:	241f      	movs	r4, #31
 8002bdc:	193b      	adds	r3, r7, r4
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	6839      	ldr	r1, [r7, #0]
 8002be2:	18cb      	adds	r3, r1, r3
 8002be4:	2110      	movs	r1, #16
 8002be6:	1879      	adds	r1, r7, r1
 8002be8:	5c8a      	ldrb	r2, [r1, r2]
 8002bea:	701a      	strb	r2, [r3, #0]
			i++;
 8002bec:	193b      	adds	r3, r7, r4
 8002bee:	781a      	ldrb	r2, [r3, #0]
 8002bf0:	193b      	adds	r3, r7, r4
 8002bf2:	3201      	adds	r2, #1
 8002bf4:	701a      	strb	r2, [r3, #0]
			j++;
 8002bf6:	183b      	adds	r3, r7, r0
 8002bf8:	781a      	ldrb	r2, [r3, #0]
 8002bfa:	183b      	adds	r3, r7, r0
 8002bfc:	3201      	adds	r2, #1
 8002bfe:	701a      	strb	r2, [r3, #0]
		while(j<3){
 8002c00:	221e      	movs	r2, #30
 8002c02:	18bb      	adds	r3, r7, r2
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d9e4      	bls.n	8002bd4 <command+0xd8>
		}
		j=0;
 8002c0a:	18bb      	adds	r3, r7, r2
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	701a      	strb	r2, [r3, #0]
		while(j<3){
 8002c10:	e015      	b.n	8002c3e <command+0x142>
			buff[i]=buffD[j];
 8002c12:	201e      	movs	r0, #30
 8002c14:	183b      	adds	r3, r7, r0
 8002c16:	781a      	ldrb	r2, [r3, #0]
 8002c18:	241f      	movs	r4, #31
 8002c1a:	193b      	adds	r3, r7, r4
 8002c1c:	781b      	ldrb	r3, [r3, #0]
 8002c1e:	6839      	ldr	r1, [r7, #0]
 8002c20:	18cb      	adds	r3, r1, r3
 8002c22:	210c      	movs	r1, #12
 8002c24:	1879      	adds	r1, r7, r1
 8002c26:	5c8a      	ldrb	r2, [r1, r2]
 8002c28:	701a      	strb	r2, [r3, #0]
			i++;
 8002c2a:	193b      	adds	r3, r7, r4
 8002c2c:	781a      	ldrb	r2, [r3, #0]
 8002c2e:	193b      	adds	r3, r7, r4
 8002c30:	3201      	adds	r2, #1
 8002c32:	701a      	strb	r2, [r3, #0]
			j++;
 8002c34:	183b      	adds	r3, r7, r0
 8002c36:	781a      	ldrb	r2, [r3, #0]
 8002c38:	183b      	adds	r3, r7, r0
 8002c3a:	3201      	adds	r2, #1
 8002c3c:	701a      	strb	r2, [r3, #0]
		while(j<3){
 8002c3e:	231e      	movs	r3, #30
 8002c40:	18fb      	adds	r3, r7, r3
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d9e4      	bls.n	8002c12 <command+0x116>
	while(i<12){
 8002c48:	231f      	movs	r3, #31
 8002c4a:	18fb      	adds	r3, r7, r3
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	2b0b      	cmp	r3, #11
 8002c50:	d998      	bls.n	8002b84 <command+0x88>
		}
	}
	buff[12]='F';
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	330c      	adds	r3, #12
 8002c56:	2246      	movs	r2, #70	; 0x46
 8002c58:	701a      	strb	r2, [r3, #0]
}
 8002c5a:	46c0      	nop			; (mov r8, r8)
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	b009      	add	sp, #36	; 0x24
 8002c60:	bd90      	pop	{r4, r7, pc}

08002c62 <pwmToAscii>:

void pwmToAscii(typMotorHandler *hmotor,char *buff){
 8002c62:	b590      	push	{r4, r7, lr}
 8002c64:	b085      	sub	sp, #20
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]
 8002c6a:	6039      	str	r1, [r7, #0]
	char highbytes =(char) hmotor->speed >> 4;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	785a      	ldrb	r2, [r3, #1]
 8002c70:	210f      	movs	r1, #15
 8002c72:	187b      	adds	r3, r7, r1
 8002c74:	0912      	lsrs	r2, r2, #4
 8002c76:	701a      	strb	r2, [r3, #0]
	char sendfirst = highbytes+97;
 8002c78:	200e      	movs	r0, #14
 8002c7a:	183b      	adds	r3, r7, r0
 8002c7c:	187a      	adds	r2, r7, r1
 8002c7e:	7812      	ldrb	r2, [r2, #0]
 8002c80:	3261      	adds	r2, #97	; 0x61
 8002c82:	701a      	strb	r2, [r3, #0]
	char lowbytes = (char)hmotor->speed & 0x0F;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	785a      	ldrb	r2, [r3, #1]
 8002c88:	240d      	movs	r4, #13
 8002c8a:	193b      	adds	r3, r7, r4
 8002c8c:	210f      	movs	r1, #15
 8002c8e:	400a      	ands	r2, r1
 8002c90:	701a      	strb	r2, [r3, #0]
	char sendlast = lowbytes+97;
 8002c92:	210c      	movs	r1, #12
 8002c94:	187b      	adds	r3, r7, r1
 8002c96:	193a      	adds	r2, r7, r4
 8002c98:	7812      	ldrb	r2, [r2, #0]
 8002c9a:	3261      	adds	r2, #97	; 0x61
 8002c9c:	701a      	strb	r2, [r3, #0]
	buff[0]=hmotor->motorCode;
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	781a      	ldrb	r2, [r3, #0]
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	701a      	strb	r2, [r3, #0]
	buff[1]=sendfirst;
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	3301      	adds	r3, #1
 8002caa:	183a      	adds	r2, r7, r0
 8002cac:	7812      	ldrb	r2, [r2, #0]
 8002cae:	701a      	strb	r2, [r3, #0]
	buff[2]=sendlast;
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	3302      	adds	r3, #2
 8002cb4:	187a      	adds	r2, r7, r1
 8002cb6:	7812      	ldrb	r2, [r2, #0]
 8002cb8:	701a      	strb	r2, [r3, #0]
}
 8002cba:	46c0      	nop			; (mov r8, r8)
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	b005      	add	sp, #20
 8002cc0:	bd90      	pop	{r4, r7, pc}
	...

08002cc4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b082      	sub	sp, #8
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	0002      	movs	r2, r0
 8002ccc:	1dbb      	adds	r3, r7, #6
 8002cce:	801a      	strh	r2, [r3, #0]
	if( GPIO_PIN_13 == GPIO_Pin){
 8002cd0:	1dbb      	adds	r3, r7, #6
 8002cd2:	881a      	ldrh	r2, [r3, #0]
 8002cd4:	2380      	movs	r3, #128	; 0x80
 8002cd6:	019b      	lsls	r3, r3, #6
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d10b      	bne.n	8002cf4 <HAL_GPIO_EXTI_Callback+0x30>
		x_angle_base=MPU6050.KalmanAngleX;
 8002cdc:	4b07      	ldr	r3, [pc, #28]	; (8002cfc <HAL_GPIO_EXTI_Callback+0x38>)
 8002cde:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002ce0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ce2:	4907      	ldr	r1, [pc, #28]	; (8002d00 <HAL_GPIO_EXTI_Callback+0x3c>)
 8002ce4:	600a      	str	r2, [r1, #0]
 8002ce6:	604b      	str	r3, [r1, #4]
		y_angle_base=MPU6050.KalmanAngleY;
 8002ce8:	4b04      	ldr	r3, [pc, #16]	; (8002cfc <HAL_GPIO_EXTI_Callback+0x38>)
 8002cea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cee:	4905      	ldr	r1, [pc, #20]	; (8002d04 <HAL_GPIO_EXTI_Callback+0x40>)
 8002cf0:	600a      	str	r2, [r1, #0]
 8002cf2:	604b      	str	r3, [r1, #4]
	}
}
 8002cf4:	46c0      	nop			; (mov r8, r8)
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	b002      	add	sp, #8
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	20000270 	.word	0x20000270
 8002d00:	200002e0 	.word	0x200002e0
 8002d04:	200002e8 	.word	0x200002e8

08002d08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d0a:	b08f      	sub	sp, #60	; 0x3c
 8002d0c:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d0e:	f000 ff53 	bl	8003bb8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d12:	f000 f89f 	bl	8002e54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d16:	f000 f9a5 	bl	8003064 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002d1a:	f000 f973 	bl	8003004 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002d1e:	f000 f901 	bl	8002f24 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8002d22:	f000 f93f 	bl	8002fa4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MPU6050_Init(&hi2c1);
 8002d26:	4b3d      	ldr	r3, [pc, #244]	; (8002e1c <main+0x114>)
 8002d28:	0018      	movs	r0, r3
 8002d2a:	f000 fa20 	bl	800316e <MPU6050_Init>

  hoverInit(&hHover);
 8002d2e:	4b3c      	ldr	r3, [pc, #240]	; (8002e20 <main+0x118>)
 8002d30:	0018      	movs	r0, r3
 8002d32:	f7ff fbd7 	bl	80024e4 <hoverInit>

  HAL_Delay(500);
 8002d36:	23fa      	movs	r3, #250	; 0xfa
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	0018      	movs	r0, r3
 8002d3c:	f000 ffa0 	bl	8003c80 <HAL_Delay>
  MPU6050_Read_All(&hi2c1, &MPU6050);
 8002d40:	4a38      	ldr	r2, [pc, #224]	; (8002e24 <main+0x11c>)
 8002d42:	4b36      	ldr	r3, [pc, #216]	; (8002e1c <main+0x114>)
 8002d44:	0011      	movs	r1, r2
 8002d46:	0018      	movs	r0, r3
 8002d48:	f000 fa76 	bl	8003238 <MPU6050_Read_All>
//  T+ADDR?
//
//  +ADDR:0021:11:01C461
  x_angle_base=MPU6050.KalmanAngleX;
 8002d4c:	4b35      	ldr	r3, [pc, #212]	; (8002e24 <main+0x11c>)
 8002d4e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002d50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d52:	4935      	ldr	r1, [pc, #212]	; (8002e28 <main+0x120>)
 8002d54:	600a      	str	r2, [r1, #0]
 8002d56:	604b      	str	r3, [r1, #4]
  y_angle_base=MPU6050.KalmanAngleY;
 8002d58:	4b32      	ldr	r3, [pc, #200]	; (8002e24 <main+0x11c>)
 8002d5a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d5e:	4933      	ldr	r1, [pc, #204]	; (8002e2c <main+0x124>)
 8002d60:	600a      	str	r2, [r1, #0]
 8002d62:	604b      	str	r3, [r1, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MPU6050_Read_All(&hi2c1, &MPU6050);
 8002d64:	4a2f      	ldr	r2, [pc, #188]	; (8002e24 <main+0x11c>)
 8002d66:	4b2d      	ldr	r3, [pc, #180]	; (8002e1c <main+0x114>)
 8002d68:	0011      	movs	r1, r2
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	f000 fa64 	bl	8003238 <MPU6050_Read_All>
	  angleToVector(&hVector, MPU6050.KalmanAngleX, x_angle_base, MPU6050.KalmanAngleY, y_angle_base, 3);
 8002d70:	4b2c      	ldr	r3, [pc, #176]	; (8002e24 <main+0x11c>)
 8002d72:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8002d74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d76:	60bb      	str	r3, [r7, #8]
 8002d78:	60fc      	str	r4, [r7, #12]
 8002d7a:	4b2b      	ldr	r3, [pc, #172]	; (8002e28 <main+0x120>)
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	4928      	ldr	r1, [pc, #160]	; (8002e24 <main+0x11c>)
 8002d82:	6d08      	ldr	r0, [r1, #80]	; 0x50
 8002d84:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8002d86:	6038      	str	r0, [r7, #0]
 8002d88:	6079      	str	r1, [r7, #4]
 8002d8a:	4c28      	ldr	r4, [pc, #160]	; (8002e2c <main+0x124>)
 8002d8c:	6865      	ldr	r5, [r4, #4]
 8002d8e:	6824      	ldr	r4, [r4, #0]
 8002d90:	4e27      	ldr	r6, [pc, #156]	; (8002e30 <main+0x128>)
 8002d92:	2000      	movs	r0, #0
 8002d94:	4927      	ldr	r1, [pc, #156]	; (8002e34 <main+0x12c>)
 8002d96:	9006      	str	r0, [sp, #24]
 8002d98:	9107      	str	r1, [sp, #28]
 8002d9a:	9404      	str	r4, [sp, #16]
 8002d9c:	9505      	str	r5, [sp, #20]
 8002d9e:	6838      	ldr	r0, [r7, #0]
 8002da0:	6879      	ldr	r1, [r7, #4]
 8002da2:	9002      	str	r0, [sp, #8]
 8002da4:	9103      	str	r1, [sp, #12]
 8002da6:	9200      	str	r2, [sp, #0]
 8002da8:	9301      	str	r3, [sp, #4]
 8002daa:	68ba      	ldr	r2, [r7, #8]
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	0030      	movs	r0, r6
 8002db0:	f7ff fdd8 	bl	8002964 <angleToVector>
	  vectorToPwm(&hVector, &hInput);
 8002db4:	4a20      	ldr	r2, [pc, #128]	; (8002e38 <main+0x130>)
 8002db6:	4b1e      	ldr	r3, [pc, #120]	; (8002e30 <main+0x128>)
 8002db8:	0011      	movs	r1, r2
 8002dba:	0018      	movs	r0, r3
 8002dbc:	f7ff fd08 	bl	80027d0 <vectorToPwm>
	  pwmSmooting(&hHover,&hInput, KF);
 8002dc0:	4a1e      	ldr	r2, [pc, #120]	; (8002e3c <main+0x134>)
 8002dc2:	4b1f      	ldr	r3, [pc, #124]	; (8002e40 <main+0x138>)
 8002dc4:	491c      	ldr	r1, [pc, #112]	; (8002e38 <main+0x130>)
 8002dc6:	4816      	ldr	r0, [pc, #88]	; (8002e20 <main+0x118>)
 8002dc8:	f7ff fbb0 	bl	800252c <pwmSmooting>
	  command(&hHover, tx_buffer);
 8002dcc:	4a1d      	ldr	r2, [pc, #116]	; (8002e44 <main+0x13c>)
 8002dce:	4b14      	ldr	r3, [pc, #80]	; (8002e20 <main+0x118>)
 8002dd0:	0011      	movs	r1, r2
 8002dd2:	0018      	movs	r0, r3
 8002dd4:	f7ff fe92 	bl	8002afc <command>
	  //bltSendData(tx_buffer);
	  HAL_UART_Transmit(&huart1, (uint8_t *)tx_buffer, sizeof(tx_buffer), 500);
 8002dd8:	23fa      	movs	r3, #250	; 0xfa
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	4919      	ldr	r1, [pc, #100]	; (8002e44 <main+0x13c>)
 8002dde:	481a      	ldr	r0, [pc, #104]	; (8002e48 <main+0x140>)
 8002de0:	220d      	movs	r2, #13
 8002de2:	f002 feb5 	bl	8005b50 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, (uint8_t *)tx_buffer, sizeof(tx_buffer), 500);
 8002de6:	23fa      	movs	r3, #250	; 0xfa
 8002de8:	005b      	lsls	r3, r3, #1
 8002dea:	4916      	ldr	r1, [pc, #88]	; (8002e44 <main+0x13c>)
 8002dec:	4817      	ldr	r0, [pc, #92]	; (8002e4c <main+0x144>)
 8002dee:	220d      	movs	r2, #13
 8002df0:	f002 feae 	bl	8005b50 <HAL_UART_Transmit>
	  char uu[]="\n\r";
 8002df4:	2314      	movs	r3, #20
 8002df6:	18fb      	adds	r3, r7, r3
 8002df8:	4a15      	ldr	r2, [pc, #84]	; (8002e50 <main+0x148>)
 8002dfa:	8811      	ldrh	r1, [r2, #0]
 8002dfc:	8019      	strh	r1, [r3, #0]
 8002dfe:	7892      	ldrb	r2, [r2, #2]
 8002e00:	709a      	strb	r2, [r3, #2]
	  HAL_UART_Transmit(&huart2, (uint8_t *)uu, sizeof(uu), 500);
 8002e02:	23fa      	movs	r3, #250	; 0xfa
 8002e04:	005b      	lsls	r3, r3, #1
 8002e06:	2214      	movs	r2, #20
 8002e08:	18b9      	adds	r1, r7, r2
 8002e0a:	4810      	ldr	r0, [pc, #64]	; (8002e4c <main+0x144>)
 8002e0c:	2203      	movs	r2, #3
 8002e0e:	f002 fe9f 	bl	8005b50 <HAL_UART_Transmit>

	  HAL_Delay(20);
 8002e12:	2014      	movs	r0, #20
 8002e14:	f000 ff34 	bl	8003c80 <HAL_Delay>
  {
 8002e18:	e7a4      	b.n	8002d64 <main+0x5c>
 8002e1a:	46c0      	nop			; (mov r8, r8)
 8002e1c:	2000011c 	.word	0x2000011c
 8002e20:	200002c8 	.word	0x200002c8
 8002e24:	20000270 	.word	0x20000270
 8002e28:	200002e0 	.word	0x200002e0
 8002e2c:	200002e8 	.word	0x200002e8
 8002e30:	200002d8 	.word	0x200002d8
 8002e34:	40080000 	.word	0x40080000
 8002e38:	200002d4 	.word	0x200002d4
 8002e3c:	33333333 	.word	0x33333333
 8002e40:	3feb3333 	.word	0x3feb3333
 8002e44:	200002f0 	.word	0x200002f0
 8002e48:	20000168 	.word	0x20000168
 8002e4c:	200001ec 	.word	0x200001ec
 8002e50:	080071d0 	.word	0x080071d0

08002e54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e54:	b590      	push	{r4, r7, lr}
 8002e56:	b099      	sub	sp, #100	; 0x64
 8002e58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e5a:	242c      	movs	r4, #44	; 0x2c
 8002e5c:	193b      	adds	r3, r7, r4
 8002e5e:	0018      	movs	r0, r3
 8002e60:	2334      	movs	r3, #52	; 0x34
 8002e62:	001a      	movs	r2, r3
 8002e64:	2100      	movs	r1, #0
 8002e66:	f003 fe8f 	bl	8006b88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e6a:	231c      	movs	r3, #28
 8002e6c:	18fb      	adds	r3, r7, r3
 8002e6e:	0018      	movs	r0, r3
 8002e70:	2310      	movs	r3, #16
 8002e72:	001a      	movs	r2, r3
 8002e74:	2100      	movs	r1, #0
 8002e76:	f003 fe87 	bl	8006b88 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e7a:	003b      	movs	r3, r7
 8002e7c:	0018      	movs	r0, r3
 8002e7e:	231c      	movs	r3, #28
 8002e80:	001a      	movs	r2, r3
 8002e82:	2100      	movs	r1, #0
 8002e84:	f003 fe80 	bl	8006b88 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e88:	0021      	movs	r1, r4
 8002e8a:	187b      	adds	r3, r7, r1
 8002e8c:	2202      	movs	r2, #2
 8002e8e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e90:	187b      	adds	r3, r7, r1
 8002e92:	2201      	movs	r2, #1
 8002e94:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e96:	187b      	adds	r3, r7, r1
 8002e98:	2210      	movs	r2, #16
 8002e9a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e9c:	187b      	adds	r3, r7, r1
 8002e9e:	2202      	movs	r2, #2
 8002ea0:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002ea2:	187b      	adds	r3, r7, r1
 8002ea4:	2280      	movs	r2, #128	; 0x80
 8002ea6:	0212      	lsls	r2, r2, #8
 8002ea8:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002eaa:	187b      	adds	r3, r7, r1
 8002eac:	2280      	movs	r2, #128	; 0x80
 8002eae:	0352      	lsls	r2, r2, #13
 8002eb0:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002eb2:	187b      	adds	r3, r7, r1
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002eb8:	187b      	adds	r3, r7, r1
 8002eba:	0018      	movs	r0, r3
 8002ebc:	f001 fff4 	bl	8004ea8 <HAL_RCC_OscConfig>
 8002ec0:	1e03      	subs	r3, r0, #0
 8002ec2:	d001      	beq.n	8002ec8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8002ec4:	f000 f94e 	bl	8003164 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ec8:	211c      	movs	r1, #28
 8002eca:	187b      	adds	r3, r7, r1
 8002ecc:	2207      	movs	r2, #7
 8002ece:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ed0:	187b      	adds	r3, r7, r1
 8002ed2:	2202      	movs	r2, #2
 8002ed4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ed6:	187b      	adds	r3, r7, r1
 8002ed8:	2200      	movs	r2, #0
 8002eda:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002edc:	187b      	adds	r3, r7, r1
 8002ede:	2200      	movs	r2, #0
 8002ee0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002ee2:	187b      	adds	r3, r7, r1
 8002ee4:	2101      	movs	r1, #1
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	f002 fb64 	bl	80055b4 <HAL_RCC_ClockConfig>
 8002eec:	1e03      	subs	r3, r0, #0
 8002eee:	d001      	beq.n	8002ef4 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8002ef0:	f000 f938 	bl	8003164 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8002ef4:	003b      	movs	r3, r7
 8002ef6:	2223      	movs	r2, #35	; 0x23
 8002ef8:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8002efa:	003b      	movs	r3, r7
 8002efc:	2200      	movs	r2, #0
 8002efe:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002f00:	003b      	movs	r3, r7
 8002f02:	2200      	movs	r2, #0
 8002f04:	60da      	str	r2, [r3, #12]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002f06:	003b      	movs	r3, r7
 8002f08:	2200      	movs	r2, #0
 8002f0a:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f0c:	003b      	movs	r3, r7
 8002f0e:	0018      	movs	r0, r3
 8002f10:	f002 fcca 	bl	80058a8 <HAL_RCCEx_PeriphCLKConfig>
 8002f14:	1e03      	subs	r3, r0, #0
 8002f16:	d001      	beq.n	8002f1c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002f18:	f000 f924 	bl	8003164 <Error_Handler>
  }
}
 8002f1c:	46c0      	nop			; (mov r8, r8)
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	b019      	add	sp, #100	; 0x64
 8002f22:	bd90      	pop	{r4, r7, pc}

08002f24 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002f28:	4b1b      	ldr	r3, [pc, #108]	; (8002f98 <MX_I2C1_Init+0x74>)
 8002f2a:	4a1c      	ldr	r2, [pc, #112]	; (8002f9c <MX_I2C1_Init+0x78>)
 8002f2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8002f2e:	4b1a      	ldr	r3, [pc, #104]	; (8002f98 <MX_I2C1_Init+0x74>)
 8002f30:	4a1b      	ldr	r2, [pc, #108]	; (8002fa0 <MX_I2C1_Init+0x7c>)
 8002f32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002f34:	4b18      	ldr	r3, [pc, #96]	; (8002f98 <MX_I2C1_Init+0x74>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002f3a:	4b17      	ldr	r3, [pc, #92]	; (8002f98 <MX_I2C1_Init+0x74>)
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002f40:	4b15      	ldr	r3, [pc, #84]	; (8002f98 <MX_I2C1_Init+0x74>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002f46:	4b14      	ldr	r3, [pc, #80]	; (8002f98 <MX_I2C1_Init+0x74>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002f4c:	4b12      	ldr	r3, [pc, #72]	; (8002f98 <MX_I2C1_Init+0x74>)
 8002f4e:	2200      	movs	r2, #0
 8002f50:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002f52:	4b11      	ldr	r3, [pc, #68]	; (8002f98 <MX_I2C1_Init+0x74>)
 8002f54:	2200      	movs	r2, #0
 8002f56:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002f58:	4b0f      	ldr	r3, [pc, #60]	; (8002f98 <MX_I2C1_Init+0x74>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002f5e:	4b0e      	ldr	r3, [pc, #56]	; (8002f98 <MX_I2C1_Init+0x74>)
 8002f60:	0018      	movs	r0, r3
 8002f62:	f001 f9bf 	bl	80042e4 <HAL_I2C_Init>
 8002f66:	1e03      	subs	r3, r0, #0
 8002f68:	d001      	beq.n	8002f6e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002f6a:	f000 f8fb 	bl	8003164 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002f6e:	4b0a      	ldr	r3, [pc, #40]	; (8002f98 <MX_I2C1_Init+0x74>)
 8002f70:	2100      	movs	r1, #0
 8002f72:	0018      	movs	r0, r3
 8002f74:	f001 ff00 	bl	8004d78 <HAL_I2CEx_ConfigAnalogFilter>
 8002f78:	1e03      	subs	r3, r0, #0
 8002f7a:	d001      	beq.n	8002f80 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002f7c:	f000 f8f2 	bl	8003164 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002f80:	4b05      	ldr	r3, [pc, #20]	; (8002f98 <MX_I2C1_Init+0x74>)
 8002f82:	2100      	movs	r1, #0
 8002f84:	0018      	movs	r0, r3
 8002f86:	f001 ff43 	bl	8004e10 <HAL_I2CEx_ConfigDigitalFilter>
 8002f8a:	1e03      	subs	r3, r0, #0
 8002f8c:	d001      	beq.n	8002f92 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002f8e:	f000 f8e9 	bl	8003164 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002f92:	46c0      	nop			; (mov r8, r8)
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	2000011c 	.word	0x2000011c
 8002f9c:	40005400 	.word	0x40005400
 8002fa0:	2000090e 	.word	0x2000090e

08002fa4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002fa8:	4b14      	ldr	r3, [pc, #80]	; (8002ffc <MX_USART1_UART_Init+0x58>)
 8002faa:	4a15      	ldr	r2, [pc, #84]	; (8003000 <MX_USART1_UART_Init+0x5c>)
 8002fac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002fae:	4b13      	ldr	r3, [pc, #76]	; (8002ffc <MX_USART1_UART_Init+0x58>)
 8002fb0:	2296      	movs	r2, #150	; 0x96
 8002fb2:	0192      	lsls	r2, r2, #6
 8002fb4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002fb6:	4b11      	ldr	r3, [pc, #68]	; (8002ffc <MX_USART1_UART_Init+0x58>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002fbc:	4b0f      	ldr	r3, [pc, #60]	; (8002ffc <MX_USART1_UART_Init+0x58>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002fc2:	4b0e      	ldr	r3, [pc, #56]	; (8002ffc <MX_USART1_UART_Init+0x58>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002fc8:	4b0c      	ldr	r3, [pc, #48]	; (8002ffc <MX_USART1_UART_Init+0x58>)
 8002fca:	220c      	movs	r2, #12
 8002fcc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fce:	4b0b      	ldr	r3, [pc, #44]	; (8002ffc <MX_USART1_UART_Init+0x58>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fd4:	4b09      	ldr	r3, [pc, #36]	; (8002ffc <MX_USART1_UART_Init+0x58>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002fda:	4b08      	ldr	r3, [pc, #32]	; (8002ffc <MX_USART1_UART_Init+0x58>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fe0:	4b06      	ldr	r3, [pc, #24]	; (8002ffc <MX_USART1_UART_Init+0x58>)
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002fe6:	4b05      	ldr	r3, [pc, #20]	; (8002ffc <MX_USART1_UART_Init+0x58>)
 8002fe8:	0018      	movs	r0, r3
 8002fea:	f002 fd5d 	bl	8005aa8 <HAL_UART_Init>
 8002fee:	1e03      	subs	r3, r0, #0
 8002ff0:	d001      	beq.n	8002ff6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002ff2:	f000 f8b7 	bl	8003164 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002ff6:	46c0      	nop			; (mov r8, r8)
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}
 8002ffc:	20000168 	.word	0x20000168
 8003000:	40013800 	.word	0x40013800

08003004 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003008:	4b14      	ldr	r3, [pc, #80]	; (800305c <MX_USART2_UART_Init+0x58>)
 800300a:	4a15      	ldr	r2, [pc, #84]	; (8003060 <MX_USART2_UART_Init+0x5c>)
 800300c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800300e:	4b13      	ldr	r3, [pc, #76]	; (800305c <MX_USART2_UART_Init+0x58>)
 8003010:	2296      	movs	r2, #150	; 0x96
 8003012:	0192      	lsls	r2, r2, #6
 8003014:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003016:	4b11      	ldr	r3, [pc, #68]	; (800305c <MX_USART2_UART_Init+0x58>)
 8003018:	2200      	movs	r2, #0
 800301a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800301c:	4b0f      	ldr	r3, [pc, #60]	; (800305c <MX_USART2_UART_Init+0x58>)
 800301e:	2200      	movs	r2, #0
 8003020:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003022:	4b0e      	ldr	r3, [pc, #56]	; (800305c <MX_USART2_UART_Init+0x58>)
 8003024:	2200      	movs	r2, #0
 8003026:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003028:	4b0c      	ldr	r3, [pc, #48]	; (800305c <MX_USART2_UART_Init+0x58>)
 800302a:	220c      	movs	r2, #12
 800302c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800302e:	4b0b      	ldr	r3, [pc, #44]	; (800305c <MX_USART2_UART_Init+0x58>)
 8003030:	2200      	movs	r2, #0
 8003032:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003034:	4b09      	ldr	r3, [pc, #36]	; (800305c <MX_USART2_UART_Init+0x58>)
 8003036:	2200      	movs	r2, #0
 8003038:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800303a:	4b08      	ldr	r3, [pc, #32]	; (800305c <MX_USART2_UART_Init+0x58>)
 800303c:	2200      	movs	r2, #0
 800303e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003040:	4b06      	ldr	r3, [pc, #24]	; (800305c <MX_USART2_UART_Init+0x58>)
 8003042:	2200      	movs	r2, #0
 8003044:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003046:	4b05      	ldr	r3, [pc, #20]	; (800305c <MX_USART2_UART_Init+0x58>)
 8003048:	0018      	movs	r0, r3
 800304a:	f002 fd2d 	bl	8005aa8 <HAL_UART_Init>
 800304e:	1e03      	subs	r3, r0, #0
 8003050:	d001      	beq.n	8003056 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8003052:	f000 f887 	bl	8003164 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8003056:	46c0      	nop			; (mov r8, r8)
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	200001ec 	.word	0x200001ec
 8003060:	40004400 	.word	0x40004400

08003064 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003064:	b590      	push	{r4, r7, lr}
 8003066:	b08b      	sub	sp, #44	; 0x2c
 8003068:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800306a:	2414      	movs	r4, #20
 800306c:	193b      	adds	r3, r7, r4
 800306e:	0018      	movs	r0, r3
 8003070:	2314      	movs	r3, #20
 8003072:	001a      	movs	r2, r3
 8003074:	2100      	movs	r1, #0
 8003076:	f003 fd87 	bl	8006b88 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800307a:	4b38      	ldr	r3, [pc, #224]	; (800315c <MX_GPIO_Init+0xf8>)
 800307c:	695a      	ldr	r2, [r3, #20]
 800307e:	4b37      	ldr	r3, [pc, #220]	; (800315c <MX_GPIO_Init+0xf8>)
 8003080:	2180      	movs	r1, #128	; 0x80
 8003082:	0309      	lsls	r1, r1, #12
 8003084:	430a      	orrs	r2, r1
 8003086:	615a      	str	r2, [r3, #20]
 8003088:	4b34      	ldr	r3, [pc, #208]	; (800315c <MX_GPIO_Init+0xf8>)
 800308a:	695a      	ldr	r2, [r3, #20]
 800308c:	2380      	movs	r3, #128	; 0x80
 800308e:	031b      	lsls	r3, r3, #12
 8003090:	4013      	ands	r3, r2
 8003092:	613b      	str	r3, [r7, #16]
 8003094:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003096:	4b31      	ldr	r3, [pc, #196]	; (800315c <MX_GPIO_Init+0xf8>)
 8003098:	695a      	ldr	r2, [r3, #20]
 800309a:	4b30      	ldr	r3, [pc, #192]	; (800315c <MX_GPIO_Init+0xf8>)
 800309c:	2180      	movs	r1, #128	; 0x80
 800309e:	03c9      	lsls	r1, r1, #15
 80030a0:	430a      	orrs	r2, r1
 80030a2:	615a      	str	r2, [r3, #20]
 80030a4:	4b2d      	ldr	r3, [pc, #180]	; (800315c <MX_GPIO_Init+0xf8>)
 80030a6:	695a      	ldr	r2, [r3, #20]
 80030a8:	2380      	movs	r3, #128	; 0x80
 80030aa:	03db      	lsls	r3, r3, #15
 80030ac:	4013      	ands	r3, r2
 80030ae:	60fb      	str	r3, [r7, #12]
 80030b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030b2:	4b2a      	ldr	r3, [pc, #168]	; (800315c <MX_GPIO_Init+0xf8>)
 80030b4:	695a      	ldr	r2, [r3, #20]
 80030b6:	4b29      	ldr	r3, [pc, #164]	; (800315c <MX_GPIO_Init+0xf8>)
 80030b8:	2180      	movs	r1, #128	; 0x80
 80030ba:	0289      	lsls	r1, r1, #10
 80030bc:	430a      	orrs	r2, r1
 80030be:	615a      	str	r2, [r3, #20]
 80030c0:	4b26      	ldr	r3, [pc, #152]	; (800315c <MX_GPIO_Init+0xf8>)
 80030c2:	695a      	ldr	r2, [r3, #20]
 80030c4:	2380      	movs	r3, #128	; 0x80
 80030c6:	029b      	lsls	r3, r3, #10
 80030c8:	4013      	ands	r3, r2
 80030ca:	60bb      	str	r3, [r7, #8]
 80030cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030ce:	4b23      	ldr	r3, [pc, #140]	; (800315c <MX_GPIO_Init+0xf8>)
 80030d0:	695a      	ldr	r2, [r3, #20]
 80030d2:	4b22      	ldr	r3, [pc, #136]	; (800315c <MX_GPIO_Init+0xf8>)
 80030d4:	2180      	movs	r1, #128	; 0x80
 80030d6:	02c9      	lsls	r1, r1, #11
 80030d8:	430a      	orrs	r2, r1
 80030da:	615a      	str	r2, [r3, #20]
 80030dc:	4b1f      	ldr	r3, [pc, #124]	; (800315c <MX_GPIO_Init+0xf8>)
 80030de:	695a      	ldr	r2, [r3, #20]
 80030e0:	2380      	movs	r3, #128	; 0x80
 80030e2:	02db      	lsls	r3, r3, #11
 80030e4:	4013      	ands	r3, r2
 80030e6:	607b      	str	r3, [r7, #4]
 80030e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80030ea:	2390      	movs	r3, #144	; 0x90
 80030ec:	05db      	lsls	r3, r3, #23
 80030ee:	2200      	movs	r2, #0
 80030f0:	2120      	movs	r1, #32
 80030f2:	0018      	movs	r0, r3
 80030f4:	f001 f8bc 	bl	8004270 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80030f8:	193b      	adds	r3, r7, r4
 80030fa:	2280      	movs	r2, #128	; 0x80
 80030fc:	0192      	lsls	r2, r2, #6
 80030fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003100:	193b      	adds	r3, r7, r4
 8003102:	2284      	movs	r2, #132	; 0x84
 8003104:	0392      	lsls	r2, r2, #14
 8003106:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003108:	193b      	adds	r3, r7, r4
 800310a:	2200      	movs	r2, #0
 800310c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800310e:	193b      	adds	r3, r7, r4
 8003110:	4a13      	ldr	r2, [pc, #76]	; (8003160 <MX_GPIO_Init+0xfc>)
 8003112:	0019      	movs	r1, r3
 8003114:	0010      	movs	r0, r2
 8003116:	f000 ff33 	bl	8003f80 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800311a:	0021      	movs	r1, r4
 800311c:	187b      	adds	r3, r7, r1
 800311e:	2220      	movs	r2, #32
 8003120:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003122:	187b      	adds	r3, r7, r1
 8003124:	2201      	movs	r2, #1
 8003126:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003128:	187b      	adds	r3, r7, r1
 800312a:	2200      	movs	r2, #0
 800312c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800312e:	187b      	adds	r3, r7, r1
 8003130:	2200      	movs	r2, #0
 8003132:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003134:	187a      	adds	r2, r7, r1
 8003136:	2390      	movs	r3, #144	; 0x90
 8003138:	05db      	lsls	r3, r3, #23
 800313a:	0011      	movs	r1, r2
 800313c:	0018      	movs	r0, r3
 800313e:	f000 ff1f 	bl	8003f80 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003142:	2200      	movs	r2, #0
 8003144:	2100      	movs	r1, #0
 8003146:	2007      	movs	r0, #7
 8003148:	f000 fe6a 	bl	8003e20 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800314c:	2007      	movs	r0, #7
 800314e:	f000 fe7c 	bl	8003e4a <HAL_NVIC_EnableIRQ>

}
 8003152:	46c0      	nop			; (mov r8, r8)
 8003154:	46bd      	mov	sp, r7
 8003156:	b00b      	add	sp, #44	; 0x2c
 8003158:	bd90      	pop	{r4, r7, pc}
 800315a:	46c0      	nop			; (mov r8, r8)
 800315c:	40021000 	.word	0x40021000
 8003160:	48000800 	.word	0x48000800

08003164 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003168:	b672      	cpsid	i
}
 800316a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800316c:	e7fe      	b.n	800316c <Error_Handler+0x8>

0800316e <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 800316e:	b590      	push	{r4, r7, lr}
 8003170:	b089      	sub	sp, #36	; 0x24
 8003172:	af04      	add	r7, sp, #16
 8003174:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8003176:	23fa      	movs	r3, #250	; 0xfa
 8003178:	005b      	lsls	r3, r3, #1
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	9302      	str	r3, [sp, #8]
 800317e:	2301      	movs	r3, #1
 8003180:	9301      	str	r3, [sp, #4]
 8003182:	240f      	movs	r4, #15
 8003184:	193b      	adds	r3, r7, r4
 8003186:	9300      	str	r3, [sp, #0]
 8003188:	2301      	movs	r3, #1
 800318a:	2275      	movs	r2, #117	; 0x75
 800318c:	21d0      	movs	r1, #208	; 0xd0
 800318e:	f001 fa6d 	bl	800466c <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8003192:	193b      	adds	r3, r7, r4
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	2b68      	cmp	r3, #104	; 0x68
 8003198:	d148      	bne.n	800322c <MPU6050_Init+0xbe>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 800319a:	210e      	movs	r1, #14
 800319c:	187b      	adds	r3, r7, r1
 800319e:	2200      	movs	r2, #0
 80031a0:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 80031a2:	23fa      	movs	r3, #250	; 0xfa
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	9302      	str	r3, [sp, #8]
 80031aa:	2301      	movs	r3, #1
 80031ac:	9301      	str	r3, [sp, #4]
 80031ae:	000c      	movs	r4, r1
 80031b0:	187b      	adds	r3, r7, r1
 80031b2:	9300      	str	r3, [sp, #0]
 80031b4:	2301      	movs	r3, #1
 80031b6:	226b      	movs	r2, #107	; 0x6b
 80031b8:	21d0      	movs	r1, #208	; 0xd0
 80031ba:	f001 f929 	bl	8004410 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 80031be:	0021      	movs	r1, r4
 80031c0:	187b      	adds	r3, r7, r1
 80031c2:	2207      	movs	r2, #7
 80031c4:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 80031c6:	23fa      	movs	r3, #250	; 0xfa
 80031c8:	005b      	lsls	r3, r3, #1
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	9302      	str	r3, [sp, #8]
 80031ce:	2301      	movs	r3, #1
 80031d0:	9301      	str	r3, [sp, #4]
 80031d2:	000c      	movs	r4, r1
 80031d4:	187b      	adds	r3, r7, r1
 80031d6:	9300      	str	r3, [sp, #0]
 80031d8:	2301      	movs	r3, #1
 80031da:	2219      	movs	r2, #25
 80031dc:	21d0      	movs	r1, #208	; 0xd0
 80031de:	f001 f917 	bl	8004410 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 80031e2:	0021      	movs	r1, r4
 80031e4:	187b      	adds	r3, r7, r1
 80031e6:	2200      	movs	r2, #0
 80031e8:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80031ea:	23fa      	movs	r3, #250	; 0xfa
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	9302      	str	r3, [sp, #8]
 80031f2:	2301      	movs	r3, #1
 80031f4:	9301      	str	r3, [sp, #4]
 80031f6:	000c      	movs	r4, r1
 80031f8:	187b      	adds	r3, r7, r1
 80031fa:	9300      	str	r3, [sp, #0]
 80031fc:	2301      	movs	r3, #1
 80031fe:	221c      	movs	r2, #28
 8003200:	21d0      	movs	r1, #208	; 0xd0
 8003202:	f001 f905 	bl	8004410 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8003206:	0021      	movs	r1, r4
 8003208:	187b      	adds	r3, r7, r1
 800320a:	2200      	movs	r2, #0
 800320c:	701a      	strb	r2, [r3, #0]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 800320e:	23fa      	movs	r3, #250	; 0xfa
 8003210:	005b      	lsls	r3, r3, #1
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	9302      	str	r3, [sp, #8]
 8003216:	2301      	movs	r3, #1
 8003218:	9301      	str	r3, [sp, #4]
 800321a:	187b      	adds	r3, r7, r1
 800321c:	9300      	str	r3, [sp, #0]
 800321e:	2301      	movs	r3, #1
 8003220:	221b      	movs	r2, #27
 8003222:	21d0      	movs	r1, #208	; 0xd0
 8003224:	f001 f8f4 	bl	8004410 <HAL_I2C_Mem_Write>
        return 0;
 8003228:	2300      	movs	r3, #0
 800322a:	e000      	b.n	800322e <MPU6050_Init+0xc0>
    }
    return 1;
 800322c:	2301      	movs	r3, #1
}
 800322e:	0018      	movs	r0, r3
 8003230:	46bd      	mov	sp, r7
 8003232:	b005      	add	sp, #20
 8003234:	bd90      	pop	{r4, r7, pc}
	...

08003238 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8003238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800323a:	b099      	sub	sp, #100	; 0x64
 800323c:	af04      	add	r7, sp, #16
 800323e:	6178      	str	r0, [r7, #20]
 8003240:	6139      	str	r1, [r7, #16]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8003242:	23fa      	movs	r3, #250	; 0xfa
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	6978      	ldr	r0, [r7, #20]
 8003248:	9302      	str	r3, [sp, #8]
 800324a:	230e      	movs	r3, #14
 800324c:	9301      	str	r3, [sp, #4]
 800324e:	2408      	movs	r4, #8
 8003250:	2510      	movs	r5, #16
 8003252:	1963      	adds	r3, r4, r5
 8003254:	19db      	adds	r3, r3, r7
 8003256:	9300      	str	r3, [sp, #0]
 8003258:	2301      	movs	r3, #1
 800325a:	223b      	movs	r2, #59	; 0x3b
 800325c:	21d0      	movs	r1, #208	; 0xd0
 800325e:	f001 fa05 	bl	800466c <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8003262:	0020      	movs	r0, r4
 8003264:	0029      	movs	r1, r5
 8003266:	1843      	adds	r3, r0, r1
 8003268:	19db      	adds	r3, r3, r7
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	021b      	lsls	r3, r3, #8
 800326e:	b21a      	sxth	r2, r3
 8003270:	1843      	adds	r3, r0, r1
 8003272:	19db      	adds	r3, r3, r7
 8003274:	785b      	ldrb	r3, [r3, #1]
 8003276:	b21b      	sxth	r3, r3
 8003278:	4313      	orrs	r3, r2
 800327a:	b21a      	sxth	r2, r3
 800327c:	693b      	ldr	r3, [r7, #16]
 800327e:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8003280:	1843      	adds	r3, r0, r1
 8003282:	19db      	adds	r3, r3, r7
 8003284:	789b      	ldrb	r3, [r3, #2]
 8003286:	021b      	lsls	r3, r3, #8
 8003288:	b21a      	sxth	r2, r3
 800328a:	1843      	adds	r3, r0, r1
 800328c:	19db      	adds	r3, r3, r7
 800328e:	78db      	ldrb	r3, [r3, #3]
 8003290:	b21b      	sxth	r3, r3
 8003292:	4313      	orrs	r3, r2
 8003294:	b21a      	sxth	r2, r3
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800329a:	1843      	adds	r3, r0, r1
 800329c:	19db      	adds	r3, r3, r7
 800329e:	791b      	ldrb	r3, [r3, #4]
 80032a0:	021b      	lsls	r3, r3, #8
 80032a2:	b21a      	sxth	r2, r3
 80032a4:	1843      	adds	r3, r0, r1
 80032a6:	19db      	adds	r3, r3, r7
 80032a8:	795b      	ldrb	r3, [r3, #5]
 80032aa:	b21b      	sxth	r3, r3
 80032ac:	4313      	orrs	r3, r2
 80032ae:	b21a      	sxth	r2, r3
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 80032b4:	000d      	movs	r5, r1
 80032b6:	1843      	adds	r3, r0, r1
 80032b8:	19db      	adds	r3, r3, r7
 80032ba:	799b      	ldrb	r3, [r3, #6]
 80032bc:	021b      	lsls	r3, r3, #8
 80032be:	b219      	sxth	r1, r3
 80032c0:	1943      	adds	r3, r0, r5
 80032c2:	19db      	adds	r3, r3, r7
 80032c4:	79db      	ldrb	r3, [r3, #7]
 80032c6:	b21a      	sxth	r2, r3
 80032c8:	2436      	movs	r4, #54	; 0x36
 80032ca:	1963      	adds	r3, r4, r5
 80032cc:	19db      	adds	r3, r3, r7
 80032ce:	430a      	orrs	r2, r1
 80032d0:	801a      	strh	r2, [r3, #0]
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 80032d2:	0001      	movs	r1, r0
 80032d4:	194b      	adds	r3, r1, r5
 80032d6:	19db      	adds	r3, r3, r7
 80032d8:	7a1b      	ldrb	r3, [r3, #8]
 80032da:	021b      	lsls	r3, r3, #8
 80032dc:	b21a      	sxth	r2, r3
 80032de:	194b      	adds	r3, r1, r5
 80032e0:	19db      	adds	r3, r3, r7
 80032e2:	7a5b      	ldrb	r3, [r3, #9]
 80032e4:	b21b      	sxth	r3, r3
 80032e6:	4313      	orrs	r3, r2
 80032e8:	b21a      	sxth	r2, r3
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 80032ee:	194b      	adds	r3, r1, r5
 80032f0:	19db      	adds	r3, r3, r7
 80032f2:	7a9b      	ldrb	r3, [r3, #10]
 80032f4:	021b      	lsls	r3, r3, #8
 80032f6:	b21a      	sxth	r2, r3
 80032f8:	194b      	adds	r3, r1, r5
 80032fa:	19db      	adds	r3, r3, r7
 80032fc:	7adb      	ldrb	r3, [r3, #11]
 80032fe:	b21b      	sxth	r3, r3
 8003300:	4313      	orrs	r3, r2
 8003302:	b21a      	sxth	r2, r3
 8003304:	693b      	ldr	r3, [r7, #16]
 8003306:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8003308:	194b      	adds	r3, r1, r5
 800330a:	19db      	adds	r3, r3, r7
 800330c:	7b1b      	ldrb	r3, [r3, #12]
 800330e:	021b      	lsls	r3, r3, #8
 8003310:	b21a      	sxth	r2, r3
 8003312:	194b      	adds	r3, r1, r5
 8003314:	19db      	adds	r3, r3, r7
 8003316:	7b5b      	ldrb	r3, [r3, #13]
 8003318:	b21b      	sxth	r3, r3
 800331a:	4313      	orrs	r3, r2
 800331c:	b21a      	sxth	r2, r3
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	2200      	movs	r2, #0
 8003326:	5e9b      	ldrsh	r3, [r3, r2]
 8003328:	0018      	movs	r0, r3
 800332a:	f7ff f867 	bl	80023fc <__aeabi_i2d>
 800332e:	2200      	movs	r2, #0
 8003330:	4bac      	ldr	r3, [pc, #688]	; (80035e4 <MPU6050_Read_All+0x3ac>)
 8003332:	f7fd fe0f 	bl	8000f54 <__aeabi_ddiv>
 8003336:	0002      	movs	r2, r0
 8003338:	000b      	movs	r3, r1
 800333a:	6939      	ldr	r1, [r7, #16]
 800333c:	608a      	str	r2, [r1, #8]
 800333e:	60cb      	str	r3, [r1, #12]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8003340:	693b      	ldr	r3, [r7, #16]
 8003342:	2202      	movs	r2, #2
 8003344:	5e9b      	ldrsh	r3, [r3, r2]
 8003346:	0018      	movs	r0, r3
 8003348:	f7ff f858 	bl	80023fc <__aeabi_i2d>
 800334c:	2200      	movs	r2, #0
 800334e:	4ba5      	ldr	r3, [pc, #660]	; (80035e4 <MPU6050_Read_All+0x3ac>)
 8003350:	f7fd fe00 	bl	8000f54 <__aeabi_ddiv>
 8003354:	0002      	movs	r2, r0
 8003356:	000b      	movs	r3, r1
 8003358:	6939      	ldr	r1, [r7, #16]
 800335a:	610a      	str	r2, [r1, #16]
 800335c:	614b      	str	r3, [r1, #20]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	2204      	movs	r2, #4
 8003362:	5e9b      	ldrsh	r3, [r3, r2]
 8003364:	0018      	movs	r0, r3
 8003366:	f7ff f849 	bl	80023fc <__aeabi_i2d>
 800336a:	2200      	movs	r2, #0
 800336c:	4b9e      	ldr	r3, [pc, #632]	; (80035e8 <MPU6050_Read_All+0x3b0>)
 800336e:	f7fd fdf1 	bl	8000f54 <__aeabi_ddiv>
 8003372:	0002      	movs	r2, r0
 8003374:	000b      	movs	r3, r1
 8003376:	6939      	ldr	r1, [r7, #16]
 8003378:	618a      	str	r2, [r1, #24]
 800337a:	61cb      	str	r3, [r1, #28]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 800337c:	1963      	adds	r3, r4, r5
 800337e:	19db      	adds	r3, r3, r7
 8003380:	2200      	movs	r2, #0
 8003382:	5e9b      	ldrsh	r3, [r3, r2]
 8003384:	0018      	movs	r0, r3
 8003386:	f7fd fa5b 	bl	8000840 <__aeabi_i2f>
 800338a:	1c03      	adds	r3, r0, #0
 800338c:	4997      	ldr	r1, [pc, #604]	; (80035ec <MPU6050_Read_All+0x3b4>)
 800338e:	1c18      	adds	r0, r3, #0
 8003390:	f7fd f93e 	bl	8000610 <__aeabi_fdiv>
 8003394:	1c03      	adds	r3, r0, #0
 8003396:	4996      	ldr	r1, [pc, #600]	; (80035f0 <MPU6050_Read_All+0x3b8>)
 8003398:	1c18      	adds	r0, r3, #0
 800339a:	f7fc ff9b 	bl	80002d4 <__aeabi_fadd>
 800339e:	1c03      	adds	r3, r0, #0
 80033a0:	1c1a      	adds	r2, r3, #0
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	641a      	str	r2, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	2220      	movs	r2, #32
 80033aa:	5e9b      	ldrsh	r3, [r3, r2]
 80033ac:	0018      	movs	r0, r3
 80033ae:	f7ff f825 	bl	80023fc <__aeabi_i2d>
 80033b2:	2200      	movs	r2, #0
 80033b4:	4b8f      	ldr	r3, [pc, #572]	; (80035f4 <MPU6050_Read_All+0x3bc>)
 80033b6:	f7fd fdcd 	bl	8000f54 <__aeabi_ddiv>
 80033ba:	0002      	movs	r2, r0
 80033bc:	000b      	movs	r3, r1
 80033be:	6939      	ldr	r1, [r7, #16]
 80033c0:	628a      	str	r2, [r1, #40]	; 0x28
 80033c2:	62cb      	str	r3, [r1, #44]	; 0x2c
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	2222      	movs	r2, #34	; 0x22
 80033c8:	5e9b      	ldrsh	r3, [r3, r2]
 80033ca:	0018      	movs	r0, r3
 80033cc:	f7ff f816 	bl	80023fc <__aeabi_i2d>
 80033d0:	2200      	movs	r2, #0
 80033d2:	4b88      	ldr	r3, [pc, #544]	; (80035f4 <MPU6050_Read_All+0x3bc>)
 80033d4:	f7fd fdbe 	bl	8000f54 <__aeabi_ddiv>
 80033d8:	0002      	movs	r2, r0
 80033da:	000b      	movs	r3, r1
 80033dc:	6939      	ldr	r1, [r7, #16]
 80033de:	630a      	str	r2, [r1, #48]	; 0x30
 80033e0:	634b      	str	r3, [r1, #52]	; 0x34
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	2224      	movs	r2, #36	; 0x24
 80033e6:	5e9b      	ldrsh	r3, [r3, r2]
 80033e8:	0018      	movs	r0, r3
 80033ea:	f7ff f807 	bl	80023fc <__aeabi_i2d>
 80033ee:	2200      	movs	r2, #0
 80033f0:	4b80      	ldr	r3, [pc, #512]	; (80035f4 <MPU6050_Read_All+0x3bc>)
 80033f2:	f7fd fdaf 	bl	8000f54 <__aeabi_ddiv>
 80033f6:	0002      	movs	r2, r0
 80033f8:	000b      	movs	r3, r1
 80033fa:	6939      	ldr	r1, [r7, #16]
 80033fc:	638a      	str	r2, [r1, #56]	; 0x38
 80033fe:	63cb      	str	r3, [r1, #60]	; 0x3c

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 8003400:	f000 fc34 	bl	8003c6c <HAL_GetTick>
 8003404:	0002      	movs	r2, r0
 8003406:	4b7c      	ldr	r3, [pc, #496]	; (80035f8 <MPU6050_Read_All+0x3c0>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	1ad3      	subs	r3, r2, r3
 800340c:	0018      	movs	r0, r3
 800340e:	f7ff f825 	bl	800245c <__aeabi_ui2d>
 8003412:	2200      	movs	r2, #0
 8003414:	4b79      	ldr	r3, [pc, #484]	; (80035fc <MPU6050_Read_All+0x3c4>)
 8003416:	f7fd fd9d 	bl	8000f54 <__aeabi_ddiv>
 800341a:	0002      	movs	r2, r0
 800341c:	000b      	movs	r3, r1
 800341e:	63ba      	str	r2, [r7, #56]	; 0x38
 8003420:	63fb      	str	r3, [r7, #60]	; 0x3c
    timer = HAL_GetTick();
 8003422:	f000 fc23 	bl	8003c6c <HAL_GetTick>
 8003426:	0002      	movs	r2, r0
 8003428:	4b73      	ldr	r3, [pc, #460]	; (80035f8 <MPU6050_Read_All+0x3c0>)
 800342a:	601a      	str	r2, [r3, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 800342c:	693b      	ldr	r3, [r7, #16]
 800342e:	2200      	movs	r2, #0
 8003430:	5e9b      	ldrsh	r3, [r3, r2]
 8003432:	001a      	movs	r2, r3
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	2100      	movs	r1, #0
 8003438:	5e5b      	ldrsh	r3, [r3, r1]
 800343a:	435a      	muls	r2, r3
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	2104      	movs	r1, #4
 8003440:	5e5b      	ldrsh	r3, [r3, r1]
 8003442:	0019      	movs	r1, r3
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	2004      	movs	r0, #4
 8003448:	5e1b      	ldrsh	r3, [r3, r0]
 800344a:	434b      	muls	r3, r1
 800344c:	18d3      	adds	r3, r2, r3
    double roll_sqrt = sqrt(
 800344e:	0018      	movs	r0, r3
 8003450:	f7fe ffd4 	bl	80023fc <__aeabi_i2d>
 8003454:	0002      	movs	r2, r0
 8003456:	000b      	movs	r3, r1
 8003458:	0010      	movs	r0, r2
 800345a:	0019      	movs	r1, r3
 800345c:	f003 fd23 	bl	8006ea6 <sqrt>
 8003460:	0002      	movs	r2, r0
 8003462:	000b      	movs	r3, r1
 8003464:	633a      	str	r2, [r7, #48]	; 0x30
 8003466:	637b      	str	r3, [r7, #52]	; 0x34
    if (roll_sqrt != 0.0)
 8003468:	2200      	movs	r2, #0
 800346a:	2300      	movs	r3, #0
 800346c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800346e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003470:	f7fc fee4 	bl	800023c <__aeabi_dcmpeq>
 8003474:	1e03      	subs	r3, r0, #0
 8003476:	d118      	bne.n	80034aa <MPU6050_Read_All+0x272>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	2202      	movs	r2, #2
 800347c:	5e9b      	ldrsh	r3, [r3, r2]
 800347e:	0018      	movs	r0, r3
 8003480:	f7fe ffbc 	bl	80023fc <__aeabi_i2d>
 8003484:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003488:	f7fd fd64 	bl	8000f54 <__aeabi_ddiv>
 800348c:	0002      	movs	r2, r0
 800348e:	000b      	movs	r3, r1
 8003490:	0010      	movs	r0, r2
 8003492:	0019      	movs	r1, r3
 8003494:	f003 fb80 	bl	8006b98 <atan>
 8003498:	4a59      	ldr	r2, [pc, #356]	; (8003600 <MPU6050_Read_All+0x3c8>)
 800349a:	4b5a      	ldr	r3, [pc, #360]	; (8003604 <MPU6050_Read_All+0x3cc>)
 800349c:	f7fe f95c 	bl	8001758 <__aeabi_dmul>
 80034a0:	0002      	movs	r2, r0
 80034a2:	000b      	movs	r3, r1
 80034a4:	64ba      	str	r2, [r7, #72]	; 0x48
 80034a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80034a8:	e003      	b.n	80034b2 <MPU6050_Read_All+0x27a>
    }
    else
    {
        roll = 0.0;
 80034aa:	2200      	movs	r2, #0
 80034ac:	2300      	movs	r3, #0
 80034ae:	64ba      	str	r2, [r7, #72]	; 0x48
 80034b0:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	2200      	movs	r2, #0
 80034b6:	5e9b      	ldrsh	r3, [r3, r2]
 80034b8:	425b      	negs	r3, r3
 80034ba:	0018      	movs	r0, r3
 80034bc:	f7fe ff9e 	bl	80023fc <__aeabi_i2d>
 80034c0:	0004      	movs	r4, r0
 80034c2:	000d      	movs	r5, r1
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	2204      	movs	r2, #4
 80034c8:	5e9b      	ldrsh	r3, [r3, r2]
 80034ca:	0018      	movs	r0, r3
 80034cc:	f7fe ff96 	bl	80023fc <__aeabi_i2d>
 80034d0:	0002      	movs	r2, r0
 80034d2:	000b      	movs	r3, r1
 80034d4:	0020      	movs	r0, r4
 80034d6:	0029      	movs	r1, r5
 80034d8:	f003 fce1 	bl	8006e9e <atan2>
 80034dc:	4a48      	ldr	r2, [pc, #288]	; (8003600 <MPU6050_Read_All+0x3c8>)
 80034de:	4b49      	ldr	r3, [pc, #292]	; (8003604 <MPU6050_Read_All+0x3cc>)
 80034e0:	f7fe f93a 	bl	8001758 <__aeabi_dmul>
 80034e4:	0002      	movs	r2, r0
 80034e6:	000b      	movs	r3, r1
 80034e8:	62ba      	str	r2, [r7, #40]	; 0x28
 80034ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 80034ec:	2200      	movs	r2, #0
 80034ee:	4b46      	ldr	r3, [pc, #280]	; (8003608 <MPU6050_Read_All+0x3d0>)
 80034f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80034f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80034f4:	f7fc fea8 	bl	8000248 <__aeabi_dcmplt>
 80034f8:	1e03      	subs	r3, r0, #0
 80034fa:	d008      	beq.n	800350e <MPU6050_Read_All+0x2d6>
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8003500:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003502:	2200      	movs	r2, #0
 8003504:	4b41      	ldr	r3, [pc, #260]	; (800360c <MPU6050_Read_All+0x3d4>)
 8003506:	f7fc feb3 	bl	8000270 <__aeabi_dcmpgt>
 800350a:	1e03      	subs	r3, r0, #0
 800350c:	d110      	bne.n	8003530 <MPU6050_Read_All+0x2f8>
 800350e:	2200      	movs	r2, #0
 8003510:	4b3e      	ldr	r3, [pc, #248]	; (800360c <MPU6050_Read_All+0x3d4>)
 8003512:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003514:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003516:	f7fc feab 	bl	8000270 <__aeabi_dcmpgt>
 800351a:	1e03      	subs	r3, r0, #0
 800351c:	d013      	beq.n	8003546 <MPU6050_Read_All+0x30e>
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8003522:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003524:	2200      	movs	r2, #0
 8003526:	4b38      	ldr	r3, [pc, #224]	; (8003608 <MPU6050_Read_All+0x3d0>)
 8003528:	f7fc fe8e 	bl	8000248 <__aeabi_dcmplt>
 800352c:	1e03      	subs	r3, r0, #0
 800352e:	d00a      	beq.n	8003546 <MPU6050_Read_All+0x30e>
    {
        KalmanY.angle = pitch;
 8003530:	4937      	ldr	r1, [pc, #220]	; (8003610 <MPU6050_Read_All+0x3d8>)
 8003532:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003534:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003536:	618a      	str	r2, [r1, #24]
 8003538:	61cb      	str	r3, [r1, #28]
        DataStruct->KalmanAngleY = pitch;
 800353a:	6939      	ldr	r1, [r7, #16]
 800353c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800353e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003540:	650a      	str	r2, [r1, #80]	; 0x50
 8003542:	654b      	str	r3, [r1, #84]	; 0x54
 8003544:	e015      	b.n	8003572 <MPU6050_Read_All+0x33a>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800354a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800354c:	6abc      	ldr	r4, [r7, #40]	; 0x28
 800354e:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8003550:	4e2f      	ldr	r6, [pc, #188]	; (8003610 <MPU6050_Read_All+0x3d8>)
 8003552:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003554:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003556:	9002      	str	r0, [sp, #8]
 8003558:	9103      	str	r1, [sp, #12]
 800355a:	9200      	str	r2, [sp, #0]
 800355c:	9301      	str	r3, [sp, #4]
 800355e:	0022      	movs	r2, r4
 8003560:	002b      	movs	r3, r5
 8003562:	0030      	movs	r0, r6
 8003564:	f000 f858 	bl	8003618 <Kalman_getAngle>
 8003568:	0002      	movs	r2, r0
 800356a:	000b      	movs	r3, r1
 800356c:	6939      	ldr	r1, [r7, #16]
 800356e:	650a      	str	r2, [r1, #80]	; 0x50
 8003570:	654b      	str	r3, [r1, #84]	; 0x54
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003576:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003578:	0011      	movs	r1, r2
 800357a:	60b9      	str	r1, [r7, #8]
 800357c:	005b      	lsls	r3, r3, #1
 800357e:	085b      	lsrs	r3, r3, #1
 8003580:	60fb      	str	r3, [r7, #12]
 8003582:	2200      	movs	r2, #0
 8003584:	4b21      	ldr	r3, [pc, #132]	; (800360c <MPU6050_Read_All+0x3d4>)
 8003586:	68b8      	ldr	r0, [r7, #8]
 8003588:	68f9      	ldr	r1, [r7, #12]
 800358a:	f7fc fe71 	bl	8000270 <__aeabi_dcmpgt>
 800358e:	1e03      	subs	r3, r0, #0
 8003590:	d00d      	beq.n	80035ae <MPU6050_Read_All+0x376>
        DataStruct->Gx = -DataStruct->Gx;
 8003592:	693b      	ldr	r3, [r7, #16]
 8003594:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003598:	0011      	movs	r1, r2
 800359a:	6039      	str	r1, [r7, #0]
 800359c:	2180      	movs	r1, #128	; 0x80
 800359e:	0609      	lsls	r1, r1, #24
 80035a0:	4059      	eors	r1, r3
 80035a2:	6079      	str	r1, [r7, #4]
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	6839      	ldr	r1, [r7, #0]
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	6299      	str	r1, [r3, #40]	; 0x28
 80035ac:	62da      	str	r2, [r3, #44]	; 0x2c
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80035b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b4:	6cbc      	ldr	r4, [r7, #72]	; 0x48
 80035b6:	6cfd      	ldr	r5, [r7, #76]	; 0x4c
 80035b8:	4e16      	ldr	r6, [pc, #88]	; (8003614 <MPU6050_Read_All+0x3dc>)
 80035ba:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80035bc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80035be:	9002      	str	r0, [sp, #8]
 80035c0:	9103      	str	r1, [sp, #12]
 80035c2:	9200      	str	r2, [sp, #0]
 80035c4:	9301      	str	r3, [sp, #4]
 80035c6:	0022      	movs	r2, r4
 80035c8:	002b      	movs	r3, r5
 80035ca:	0030      	movs	r0, r6
 80035cc:	f000 f824 	bl	8003618 <Kalman_getAngle>
 80035d0:	0002      	movs	r2, r0
 80035d2:	000b      	movs	r3, r1
 80035d4:	6939      	ldr	r1, [r7, #16]
 80035d6:	648a      	str	r2, [r1, #72]	; 0x48
 80035d8:	64cb      	str	r3, [r1, #76]	; 0x4c


}
 80035da:	46c0      	nop			; (mov r8, r8)
 80035dc:	46bd      	mov	sp, r7
 80035de:	b015      	add	sp, #84	; 0x54
 80035e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80035e2:	46c0      	nop			; (mov r8, r8)
 80035e4:	40d00000 	.word	0x40d00000
 80035e8:	40cc2900 	.word	0x40cc2900
 80035ec:	43aa0000 	.word	0x43aa0000
 80035f0:	42121eb8 	.word	0x42121eb8
 80035f4:	40606000 	.word	0x40606000
 80035f8:	20000300 	.word	0x20000300
 80035fc:	408f4000 	.word	0x408f4000
 8003600:	1a63c1f8 	.word	0x1a63c1f8
 8003604:	404ca5dc 	.word	0x404ca5dc
 8003608:	c0568000 	.word	0xc0568000
 800360c:	40568000 	.word	0x40568000
 8003610:	20000048 	.word	0x20000048
 8003614:	20000000 	.word	0x20000000

08003618 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8003618:	b5f0      	push	{r4, r5, r6, r7, lr}
 800361a:	b093      	sub	sp, #76	; 0x4c
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	603a      	str	r2, [r7, #0]
 8003622:	607b      	str	r3, [r7, #4]
    double rate = newRate - Kalman->bias;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6a1a      	ldr	r2, [r3, #32]
 8003628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362a:	6e38      	ldr	r0, [r7, #96]	; 0x60
 800362c:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800362e:	f7fe faff 	bl	8001c30 <__aeabi_dsub>
 8003632:	0002      	movs	r2, r0
 8003634:	000b      	movs	r3, r1
 8003636:	643a      	str	r2, [r7, #64]	; 0x40
 8003638:	647b      	str	r3, [r7, #68]	; 0x44
    Kalman->angle += dt * rate;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	699c      	ldr	r4, [r3, #24]
 800363e:	69dd      	ldr	r5, [r3, #28]
 8003640:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003642:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003644:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 8003646:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8003648:	f7fe f886 	bl	8001758 <__aeabi_dmul>
 800364c:	0002      	movs	r2, r0
 800364e:	000b      	movs	r3, r1
 8003650:	0020      	movs	r0, r4
 8003652:	0029      	movs	r1, r5
 8003654:	f7fd f942 	bl	80008dc <__aeabi_dadd>
 8003658:	0002      	movs	r2, r0
 800365a:	000b      	movs	r3, r1
 800365c:	68f9      	ldr	r1, [r7, #12]
 800365e:	618a      	str	r2, [r1, #24]
 8003660:	61cb      	str	r3, [r1, #28]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8003666:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800366c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800366e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003670:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003672:	f7fe f871 	bl	8001758 <__aeabi_dmul>
 8003676:	0002      	movs	r2, r0
 8003678:	000b      	movs	r3, r1
 800367a:	0010      	movs	r0, r2
 800367c:	0019      	movs	r1, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003682:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003684:	f7fe fad4 	bl	8001c30 <__aeabi_dsub>
 8003688:	0002      	movs	r2, r0
 800368a:	000b      	movs	r3, r1
 800368c:	0010      	movs	r0, r2
 800368e:	0019      	movs	r1, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003694:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003696:	f7fe facb 	bl	8001c30 <__aeabi_dsub>
 800369a:	0002      	movs	r2, r0
 800369c:	000b      	movs	r3, r1
 800369e:	0010      	movs	r0, r2
 80036a0:	0019      	movs	r1, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f7fd f918 	bl	80008dc <__aeabi_dadd>
 80036ac:	0002      	movs	r2, r0
 80036ae:	000b      	movs	r3, r1
 80036b0:	0010      	movs	r0, r2
 80036b2:	0019      	movs	r1, r3
 80036b4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80036b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036b8:	f7fe f84e 	bl	8001758 <__aeabi_dmul>
 80036bc:	0002      	movs	r2, r0
 80036be:	000b      	movs	r3, r1
 80036c0:	0020      	movs	r0, r4
 80036c2:	0029      	movs	r1, r5
 80036c4:	f7fd f90a 	bl	80008dc <__aeabi_dadd>
 80036c8:	0002      	movs	r2, r0
 80036ca:	000b      	movs	r3, r1
 80036cc:	68f9      	ldr	r1, [r7, #12]
 80036ce:	628a      	str	r2, [r1, #40]	; 0x28
 80036d0:	62cb      	str	r3, [r1, #44]	; 0x2c
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 80036d6:	6b5d      	ldr	r5, [r3, #52]	; 0x34
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80036dc:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80036de:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80036e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80036e2:	f7fe f839 	bl	8001758 <__aeabi_dmul>
 80036e6:	0002      	movs	r2, r0
 80036e8:	000b      	movs	r3, r1
 80036ea:	0020      	movs	r0, r4
 80036ec:	0029      	movs	r1, r5
 80036ee:	f7fe fa9f 	bl	8001c30 <__aeabi_dsub>
 80036f2:	0002      	movs	r2, r0
 80036f4:	000b      	movs	r3, r1
 80036f6:	68f9      	ldr	r1, [r7, #12]
 80036f8:	630a      	str	r2, [r1, #48]	; 0x30
 80036fa:	634b      	str	r3, [r1, #52]	; 0x34
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 8003700:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8003706:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003708:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800370a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800370c:	f7fe f824 	bl	8001758 <__aeabi_dmul>
 8003710:	0002      	movs	r2, r0
 8003712:	000b      	movs	r3, r1
 8003714:	0020      	movs	r0, r4
 8003716:	0029      	movs	r1, r5
 8003718:	f7fe fa8a 	bl	8001c30 <__aeabi_dsub>
 800371c:	0002      	movs	r2, r0
 800371e:	000b      	movs	r3, r1
 8003720:	68f9      	ldr	r1, [r7, #12]
 8003722:	638a      	str	r2, [r1, #56]	; 0x38
 8003724:	63cb      	str	r3, [r1, #60]	; 0x3c
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 800372a:	6c5d      	ldr	r5, [r3, #68]	; 0x44
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6898      	ldr	r0, [r3, #8]
 8003730:	68d9      	ldr	r1, [r3, #12]
 8003732:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003734:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003736:	f7fe f80f 	bl	8001758 <__aeabi_dmul>
 800373a:	0002      	movs	r2, r0
 800373c:	000b      	movs	r3, r1
 800373e:	0020      	movs	r0, r4
 8003740:	0029      	movs	r1, r5
 8003742:	f7fd f8cb 	bl	80008dc <__aeabi_dadd>
 8003746:	0002      	movs	r2, r0
 8003748:	000b      	movs	r3, r1
 800374a:	68f9      	ldr	r1, [r7, #12]
 800374c:	640a      	str	r2, [r1, #64]	; 0x40
 800374e:	644b      	str	r3, [r1, #68]	; 0x44

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003754:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	691a      	ldr	r2, [r3, #16]
 800375a:	695b      	ldr	r3, [r3, #20]
 800375c:	f7fd f8be 	bl	80008dc <__aeabi_dadd>
 8003760:	0002      	movs	r2, r0
 8003762:	000b      	movs	r3, r1
 8003764:	63ba      	str	r2, [r7, #56]	; 0x38
 8003766:	63fb      	str	r3, [r7, #60]	; 0x3c
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800376c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800376e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003770:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003772:	f7fd fbef 	bl	8000f54 <__aeabi_ddiv>
 8003776:	0002      	movs	r2, r0
 8003778:	000b      	movs	r3, r1
 800377a:	2610      	movs	r6, #16
 800377c:	19b9      	adds	r1, r7, r6
 800377e:	600a      	str	r2, [r1, #0]
 8003780:	604b      	str	r3, [r1, #4]
    K[1] = Kalman->P[1][0] / S;
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003786:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003788:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800378a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800378c:	f7fd fbe2 	bl	8000f54 <__aeabi_ddiv>
 8003790:	0002      	movs	r2, r0
 8003792:	000b      	movs	r3, r1
 8003794:	19b9      	adds	r1, r7, r6
 8003796:	608a      	str	r2, [r1, #8]
 8003798:	60cb      	str	r3, [r1, #12]

    double y = newAngle - Kalman->angle;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	699a      	ldr	r2, [r3, #24]
 800379e:	69db      	ldr	r3, [r3, #28]
 80037a0:	6838      	ldr	r0, [r7, #0]
 80037a2:	6879      	ldr	r1, [r7, #4]
 80037a4:	f7fe fa44 	bl	8001c30 <__aeabi_dsub>
 80037a8:	0002      	movs	r2, r0
 80037aa:	000b      	movs	r3, r1
 80037ac:	633a      	str	r2, [r7, #48]	; 0x30
 80037ae:	637b      	str	r3, [r7, #52]	; 0x34
    Kalman->angle += K[0] * y;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	699c      	ldr	r4, [r3, #24]
 80037b4:	69dd      	ldr	r5, [r3, #28]
 80037b6:	19bb      	adds	r3, r7, r6
 80037b8:	6818      	ldr	r0, [r3, #0]
 80037ba:	6859      	ldr	r1, [r3, #4]
 80037bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037c0:	f7fd ffca 	bl	8001758 <__aeabi_dmul>
 80037c4:	0002      	movs	r2, r0
 80037c6:	000b      	movs	r3, r1
 80037c8:	0020      	movs	r0, r4
 80037ca:	0029      	movs	r1, r5
 80037cc:	f7fd f886 	bl	80008dc <__aeabi_dadd>
 80037d0:	0002      	movs	r2, r0
 80037d2:	000b      	movs	r3, r1
 80037d4:	68f9      	ldr	r1, [r7, #12]
 80037d6:	618a      	str	r2, [r1, #24]
 80037d8:	61cb      	str	r3, [r1, #28]
    Kalman->bias += K[1] * y;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6a1c      	ldr	r4, [r3, #32]
 80037de:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 80037e0:	19bb      	adds	r3, r7, r6
 80037e2:	6898      	ldr	r0, [r3, #8]
 80037e4:	68d9      	ldr	r1, [r3, #12]
 80037e6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037ea:	f7fd ffb5 	bl	8001758 <__aeabi_dmul>
 80037ee:	0002      	movs	r2, r0
 80037f0:	000b      	movs	r3, r1
 80037f2:	0020      	movs	r0, r4
 80037f4:	0029      	movs	r1, r5
 80037f6:	f7fd f871 	bl	80008dc <__aeabi_dadd>
 80037fa:	0002      	movs	r2, r0
 80037fc:	000b      	movs	r3, r1
 80037fe:	68f9      	ldr	r1, [r7, #12]
 8003800:	620a      	str	r2, [r1, #32]
 8003802:	624b      	str	r3, [r1, #36]	; 0x24

    double P00_temp = Kalman->P[0][0];
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800380a:	62ba      	str	r2, [r7, #40]	; 0x28
 800380c:	62fb      	str	r3, [r7, #44]	; 0x2c
    double P01_temp = Kalman->P[0][1];
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003812:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003814:	623a      	str	r2, [r7, #32]
 8003816:	627b      	str	r3, [r7, #36]	; 0x24

    Kalman->P[0][0] -= K[0] * P00_temp;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800381c:	6add      	ldr	r5, [r3, #44]	; 0x2c
 800381e:	19bb      	adds	r3, r7, r6
 8003820:	6818      	ldr	r0, [r3, #0]
 8003822:	6859      	ldr	r1, [r3, #4]
 8003824:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003828:	f7fd ff96 	bl	8001758 <__aeabi_dmul>
 800382c:	0002      	movs	r2, r0
 800382e:	000b      	movs	r3, r1
 8003830:	0020      	movs	r0, r4
 8003832:	0029      	movs	r1, r5
 8003834:	f7fe f9fc 	bl	8001c30 <__aeabi_dsub>
 8003838:	0002      	movs	r2, r0
 800383a:	000b      	movs	r3, r1
 800383c:	68f9      	ldr	r1, [r7, #12]
 800383e:	628a      	str	r2, [r1, #40]	; 0x28
 8003840:	62cb      	str	r3, [r1, #44]	; 0x2c
    Kalman->P[0][1] -= K[0] * P01_temp;
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	6b1c      	ldr	r4, [r3, #48]	; 0x30
 8003846:	6b5d      	ldr	r5, [r3, #52]	; 0x34
 8003848:	19bb      	adds	r3, r7, r6
 800384a:	6818      	ldr	r0, [r3, #0]
 800384c:	6859      	ldr	r1, [r3, #4]
 800384e:	6a3a      	ldr	r2, [r7, #32]
 8003850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003852:	f7fd ff81 	bl	8001758 <__aeabi_dmul>
 8003856:	0002      	movs	r2, r0
 8003858:	000b      	movs	r3, r1
 800385a:	0020      	movs	r0, r4
 800385c:	0029      	movs	r1, r5
 800385e:	f7fe f9e7 	bl	8001c30 <__aeabi_dsub>
 8003862:	0002      	movs	r2, r0
 8003864:	000b      	movs	r3, r1
 8003866:	68f9      	ldr	r1, [r7, #12]
 8003868:	630a      	str	r2, [r1, #48]	; 0x30
 800386a:	634b      	str	r3, [r1, #52]	; 0x34
    Kalman->P[1][0] -= K[1] * P00_temp;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 8003870:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8003872:	19bb      	adds	r3, r7, r6
 8003874:	6898      	ldr	r0, [r3, #8]
 8003876:	68d9      	ldr	r1, [r3, #12]
 8003878:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800387a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800387c:	f7fd ff6c 	bl	8001758 <__aeabi_dmul>
 8003880:	0002      	movs	r2, r0
 8003882:	000b      	movs	r3, r1
 8003884:	0020      	movs	r0, r4
 8003886:	0029      	movs	r1, r5
 8003888:	f7fe f9d2 	bl	8001c30 <__aeabi_dsub>
 800388c:	0002      	movs	r2, r0
 800388e:	000b      	movs	r3, r1
 8003890:	68f9      	ldr	r1, [r7, #12]
 8003892:	638a      	str	r2, [r1, #56]	; 0x38
 8003894:	63cb      	str	r3, [r1, #60]	; 0x3c
    Kalman->P[1][1] -= K[1] * P01_temp;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 800389a:	6c5d      	ldr	r5, [r3, #68]	; 0x44
 800389c:	19bb      	adds	r3, r7, r6
 800389e:	6898      	ldr	r0, [r3, #8]
 80038a0:	68d9      	ldr	r1, [r3, #12]
 80038a2:	6a3a      	ldr	r2, [r7, #32]
 80038a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a6:	f7fd ff57 	bl	8001758 <__aeabi_dmul>
 80038aa:	0002      	movs	r2, r0
 80038ac:	000b      	movs	r3, r1
 80038ae:	0020      	movs	r0, r4
 80038b0:	0029      	movs	r1, r5
 80038b2:	f7fe f9bd 	bl	8001c30 <__aeabi_dsub>
 80038b6:	0002      	movs	r2, r0
 80038b8:	000b      	movs	r3, r1
 80038ba:	68f9      	ldr	r1, [r7, #12]
 80038bc:	640a      	str	r2, [r1, #64]	; 0x40
 80038be:	644b      	str	r3, [r1, #68]	; 0x44

    return Kalman->angle;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	699a      	ldr	r2, [r3, #24]
 80038c4:	69db      	ldr	r3, [r3, #28]
};
 80038c6:	0010      	movs	r0, r2
 80038c8:	0019      	movs	r1, r3
 80038ca:	46bd      	mov	sp, r7
 80038cc:	b013      	add	sp, #76	; 0x4c
 80038ce:	bdf0      	pop	{r4, r5, r6, r7, pc}

080038d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038d6:	4b0f      	ldr	r3, [pc, #60]	; (8003914 <HAL_MspInit+0x44>)
 80038d8:	699a      	ldr	r2, [r3, #24]
 80038da:	4b0e      	ldr	r3, [pc, #56]	; (8003914 <HAL_MspInit+0x44>)
 80038dc:	2101      	movs	r1, #1
 80038de:	430a      	orrs	r2, r1
 80038e0:	619a      	str	r2, [r3, #24]
 80038e2:	4b0c      	ldr	r3, [pc, #48]	; (8003914 <HAL_MspInit+0x44>)
 80038e4:	699b      	ldr	r3, [r3, #24]
 80038e6:	2201      	movs	r2, #1
 80038e8:	4013      	ands	r3, r2
 80038ea:	607b      	str	r3, [r7, #4]
 80038ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80038ee:	4b09      	ldr	r3, [pc, #36]	; (8003914 <HAL_MspInit+0x44>)
 80038f0:	69da      	ldr	r2, [r3, #28]
 80038f2:	4b08      	ldr	r3, [pc, #32]	; (8003914 <HAL_MspInit+0x44>)
 80038f4:	2180      	movs	r1, #128	; 0x80
 80038f6:	0549      	lsls	r1, r1, #21
 80038f8:	430a      	orrs	r2, r1
 80038fa:	61da      	str	r2, [r3, #28]
 80038fc:	4b05      	ldr	r3, [pc, #20]	; (8003914 <HAL_MspInit+0x44>)
 80038fe:	69da      	ldr	r2, [r3, #28]
 8003900:	2380      	movs	r3, #128	; 0x80
 8003902:	055b      	lsls	r3, r3, #21
 8003904:	4013      	ands	r3, r2
 8003906:	603b      	str	r3, [r7, #0]
 8003908:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800390a:	46c0      	nop			; (mov r8, r8)
 800390c:	46bd      	mov	sp, r7
 800390e:	b002      	add	sp, #8
 8003910:	bd80      	pop	{r7, pc}
 8003912:	46c0      	nop			; (mov r8, r8)
 8003914:	40021000 	.word	0x40021000

08003918 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003918:	b590      	push	{r4, r7, lr}
 800391a:	b08b      	sub	sp, #44	; 0x2c
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003920:	2414      	movs	r4, #20
 8003922:	193b      	adds	r3, r7, r4
 8003924:	0018      	movs	r0, r3
 8003926:	2314      	movs	r3, #20
 8003928:	001a      	movs	r2, r3
 800392a:	2100      	movs	r1, #0
 800392c:	f003 f92c 	bl	8006b88 <memset>
  if(hi2c->Instance==I2C1)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a1c      	ldr	r2, [pc, #112]	; (80039a8 <HAL_I2C_MspInit+0x90>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d132      	bne.n	80039a0 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800393a:	4b1c      	ldr	r3, [pc, #112]	; (80039ac <HAL_I2C_MspInit+0x94>)
 800393c:	695a      	ldr	r2, [r3, #20]
 800393e:	4b1b      	ldr	r3, [pc, #108]	; (80039ac <HAL_I2C_MspInit+0x94>)
 8003940:	2180      	movs	r1, #128	; 0x80
 8003942:	02c9      	lsls	r1, r1, #11
 8003944:	430a      	orrs	r2, r1
 8003946:	615a      	str	r2, [r3, #20]
 8003948:	4b18      	ldr	r3, [pc, #96]	; (80039ac <HAL_I2C_MspInit+0x94>)
 800394a:	695a      	ldr	r2, [r3, #20]
 800394c:	2380      	movs	r3, #128	; 0x80
 800394e:	02db      	lsls	r3, r3, #11
 8003950:	4013      	ands	r3, r2
 8003952:	613b      	str	r3, [r7, #16]
 8003954:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003956:	193b      	adds	r3, r7, r4
 8003958:	22c0      	movs	r2, #192	; 0xc0
 800395a:	0092      	lsls	r2, r2, #2
 800395c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800395e:	0021      	movs	r1, r4
 8003960:	187b      	adds	r3, r7, r1
 8003962:	2212      	movs	r2, #18
 8003964:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003966:	187b      	adds	r3, r7, r1
 8003968:	2200      	movs	r2, #0
 800396a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800396c:	187b      	adds	r3, r7, r1
 800396e:	2203      	movs	r2, #3
 8003970:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003972:	187b      	adds	r3, r7, r1
 8003974:	2201      	movs	r2, #1
 8003976:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003978:	187b      	adds	r3, r7, r1
 800397a:	4a0d      	ldr	r2, [pc, #52]	; (80039b0 <HAL_I2C_MspInit+0x98>)
 800397c:	0019      	movs	r1, r3
 800397e:	0010      	movs	r0, r2
 8003980:	f000 fafe 	bl	8003f80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003984:	4b09      	ldr	r3, [pc, #36]	; (80039ac <HAL_I2C_MspInit+0x94>)
 8003986:	69da      	ldr	r2, [r3, #28]
 8003988:	4b08      	ldr	r3, [pc, #32]	; (80039ac <HAL_I2C_MspInit+0x94>)
 800398a:	2180      	movs	r1, #128	; 0x80
 800398c:	0389      	lsls	r1, r1, #14
 800398e:	430a      	orrs	r2, r1
 8003990:	61da      	str	r2, [r3, #28]
 8003992:	4b06      	ldr	r3, [pc, #24]	; (80039ac <HAL_I2C_MspInit+0x94>)
 8003994:	69da      	ldr	r2, [r3, #28]
 8003996:	2380      	movs	r3, #128	; 0x80
 8003998:	039b      	lsls	r3, r3, #14
 800399a:	4013      	ands	r3, r2
 800399c:	60fb      	str	r3, [r7, #12]
 800399e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80039a0:	46c0      	nop			; (mov r8, r8)
 80039a2:	46bd      	mov	sp, r7
 80039a4:	b00b      	add	sp, #44	; 0x2c
 80039a6:	bd90      	pop	{r4, r7, pc}
 80039a8:	40005400 	.word	0x40005400
 80039ac:	40021000 	.word	0x40021000
 80039b0:	48000400 	.word	0x48000400

080039b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80039b4:	b590      	push	{r4, r7, lr}
 80039b6:	b08d      	sub	sp, #52	; 0x34
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039bc:	241c      	movs	r4, #28
 80039be:	193b      	adds	r3, r7, r4
 80039c0:	0018      	movs	r0, r3
 80039c2:	2314      	movs	r3, #20
 80039c4:	001a      	movs	r2, r3
 80039c6:	2100      	movs	r1, #0
 80039c8:	f003 f8de 	bl	8006b88 <memset>
  if(huart->Instance==USART1)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a41      	ldr	r2, [pc, #260]	; (8003ad8 <HAL_UART_MspInit+0x124>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d13c      	bne.n	8003a50 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80039d6:	4b41      	ldr	r3, [pc, #260]	; (8003adc <HAL_UART_MspInit+0x128>)
 80039d8:	699a      	ldr	r2, [r3, #24]
 80039da:	4b40      	ldr	r3, [pc, #256]	; (8003adc <HAL_UART_MspInit+0x128>)
 80039dc:	2180      	movs	r1, #128	; 0x80
 80039de:	01c9      	lsls	r1, r1, #7
 80039e0:	430a      	orrs	r2, r1
 80039e2:	619a      	str	r2, [r3, #24]
 80039e4:	4b3d      	ldr	r3, [pc, #244]	; (8003adc <HAL_UART_MspInit+0x128>)
 80039e6:	699a      	ldr	r2, [r3, #24]
 80039e8:	2380      	movs	r3, #128	; 0x80
 80039ea:	01db      	lsls	r3, r3, #7
 80039ec:	4013      	ands	r3, r2
 80039ee:	61bb      	str	r3, [r7, #24]
 80039f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039f2:	4b3a      	ldr	r3, [pc, #232]	; (8003adc <HAL_UART_MspInit+0x128>)
 80039f4:	695a      	ldr	r2, [r3, #20]
 80039f6:	4b39      	ldr	r3, [pc, #228]	; (8003adc <HAL_UART_MspInit+0x128>)
 80039f8:	2180      	movs	r1, #128	; 0x80
 80039fa:	0289      	lsls	r1, r1, #10
 80039fc:	430a      	orrs	r2, r1
 80039fe:	615a      	str	r2, [r3, #20]
 8003a00:	4b36      	ldr	r3, [pc, #216]	; (8003adc <HAL_UART_MspInit+0x128>)
 8003a02:	695a      	ldr	r2, [r3, #20]
 8003a04:	2380      	movs	r3, #128	; 0x80
 8003a06:	029b      	lsls	r3, r3, #10
 8003a08:	4013      	ands	r3, r2
 8003a0a:	617b      	str	r3, [r7, #20]
 8003a0c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003a0e:	193b      	adds	r3, r7, r4
 8003a10:	22c0      	movs	r2, #192	; 0xc0
 8003a12:	00d2      	lsls	r2, r2, #3
 8003a14:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a16:	0021      	movs	r1, r4
 8003a18:	187b      	adds	r3, r7, r1
 8003a1a:	2202      	movs	r2, #2
 8003a1c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a1e:	187b      	adds	r3, r7, r1
 8003a20:	2200      	movs	r2, #0
 8003a22:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a24:	187b      	adds	r3, r7, r1
 8003a26:	2203      	movs	r2, #3
 8003a28:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003a2a:	187b      	adds	r3, r7, r1
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a30:	187a      	adds	r2, r7, r1
 8003a32:	2390      	movs	r3, #144	; 0x90
 8003a34:	05db      	lsls	r3, r3, #23
 8003a36:	0011      	movs	r1, r2
 8003a38:	0018      	movs	r0, r3
 8003a3a:	f000 faa1 	bl	8003f80 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003a3e:	2200      	movs	r2, #0
 8003a40:	2100      	movs	r1, #0
 8003a42:	201b      	movs	r0, #27
 8003a44:	f000 f9ec 	bl	8003e20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003a48:	201b      	movs	r0, #27
 8003a4a:	f000 f9fe 	bl	8003e4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003a4e:	e03f      	b.n	8003ad0 <HAL_UART_MspInit+0x11c>
  else if(huart->Instance==USART2)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a22      	ldr	r2, [pc, #136]	; (8003ae0 <HAL_UART_MspInit+0x12c>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d13a      	bne.n	8003ad0 <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003a5a:	4b20      	ldr	r3, [pc, #128]	; (8003adc <HAL_UART_MspInit+0x128>)
 8003a5c:	69da      	ldr	r2, [r3, #28]
 8003a5e:	4b1f      	ldr	r3, [pc, #124]	; (8003adc <HAL_UART_MspInit+0x128>)
 8003a60:	2180      	movs	r1, #128	; 0x80
 8003a62:	0289      	lsls	r1, r1, #10
 8003a64:	430a      	orrs	r2, r1
 8003a66:	61da      	str	r2, [r3, #28]
 8003a68:	4b1c      	ldr	r3, [pc, #112]	; (8003adc <HAL_UART_MspInit+0x128>)
 8003a6a:	69da      	ldr	r2, [r3, #28]
 8003a6c:	2380      	movs	r3, #128	; 0x80
 8003a6e:	029b      	lsls	r3, r3, #10
 8003a70:	4013      	ands	r3, r2
 8003a72:	613b      	str	r3, [r7, #16]
 8003a74:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a76:	4b19      	ldr	r3, [pc, #100]	; (8003adc <HAL_UART_MspInit+0x128>)
 8003a78:	695a      	ldr	r2, [r3, #20]
 8003a7a:	4b18      	ldr	r3, [pc, #96]	; (8003adc <HAL_UART_MspInit+0x128>)
 8003a7c:	2180      	movs	r1, #128	; 0x80
 8003a7e:	0289      	lsls	r1, r1, #10
 8003a80:	430a      	orrs	r2, r1
 8003a82:	615a      	str	r2, [r3, #20]
 8003a84:	4b15      	ldr	r3, [pc, #84]	; (8003adc <HAL_UART_MspInit+0x128>)
 8003a86:	695a      	ldr	r2, [r3, #20]
 8003a88:	2380      	movs	r3, #128	; 0x80
 8003a8a:	029b      	lsls	r3, r3, #10
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	60fb      	str	r3, [r7, #12]
 8003a90:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003a92:	211c      	movs	r1, #28
 8003a94:	187b      	adds	r3, r7, r1
 8003a96:	220c      	movs	r2, #12
 8003a98:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a9a:	187b      	adds	r3, r7, r1
 8003a9c:	2202      	movs	r2, #2
 8003a9e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa0:	187b      	adds	r3, r7, r1
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003aa6:	187b      	adds	r3, r7, r1
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003aac:	187b      	adds	r3, r7, r1
 8003aae:	2201      	movs	r2, #1
 8003ab0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ab2:	187a      	adds	r2, r7, r1
 8003ab4:	2390      	movs	r3, #144	; 0x90
 8003ab6:	05db      	lsls	r3, r3, #23
 8003ab8:	0011      	movs	r1, r2
 8003aba:	0018      	movs	r0, r3
 8003abc:	f000 fa60 	bl	8003f80 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	2100      	movs	r1, #0
 8003ac4:	201c      	movs	r0, #28
 8003ac6:	f000 f9ab 	bl	8003e20 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003aca:	201c      	movs	r0, #28
 8003acc:	f000 f9bd 	bl	8003e4a <HAL_NVIC_EnableIRQ>
}
 8003ad0:	46c0      	nop			; (mov r8, r8)
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	b00d      	add	sp, #52	; 0x34
 8003ad6:	bd90      	pop	{r4, r7, pc}
 8003ad8:	40013800 	.word	0x40013800
 8003adc:	40021000 	.word	0x40021000
 8003ae0:	40004400 	.word	0x40004400

08003ae4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003ae8:	e7fe      	b.n	8003ae8 <NMI_Handler+0x4>

08003aea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003aea:	b580      	push	{r7, lr}
 8003aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003aee:	e7fe      	b.n	8003aee <HardFault_Handler+0x4>

08003af0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003af4:	46c0      	nop			; (mov r8, r8)
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}

08003afa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003afa:	b580      	push	{r7, lr}
 8003afc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003afe:	46c0      	nop			; (mov r8, r8)
 8003b00:	46bd      	mov	sp, r7
 8003b02:	bd80      	pop	{r7, pc}

08003b04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003b08:	f000 f89e 	bl	8003c48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003b0c:	46c0      	nop			; (mov r8, r8)
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}

08003b12 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003b12:	b580      	push	{r7, lr}
 8003b14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003b16:	2380      	movs	r3, #128	; 0x80
 8003b18:	019b      	lsls	r3, r3, #6
 8003b1a:	0018      	movs	r0, r3
 8003b1c:	f000 fbc6 	bl	80042ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003b20:	46c0      	nop			; (mov r8, r8)
 8003b22:	46bd      	mov	sp, r7
 8003b24:	bd80      	pop	{r7, pc}
	...

08003b28 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003b2c:	4b03      	ldr	r3, [pc, #12]	; (8003b3c <USART1_IRQHandler+0x14>)
 8003b2e:	0018      	movs	r0, r3
 8003b30:	f002 f8b8 	bl	8005ca4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003b34:	46c0      	nop			; (mov r8, r8)
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	46c0      	nop			; (mov r8, r8)
 8003b3c:	20000168 	.word	0x20000168

08003b40 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003b44:	4b03      	ldr	r3, [pc, #12]	; (8003b54 <USART2_IRQHandler+0x14>)
 8003b46:	0018      	movs	r0, r3
 8003b48:	f002 f8ac 	bl	8005ca4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003b4c:	46c0      	nop			; (mov r8, r8)
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	46c0      	nop			; (mov r8, r8)
 8003b54:	200001ec 	.word	0x200001ec

08003b58 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8003b5c:	46c0      	nop			; (mov r8, r8)
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
	...

08003b64 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003b64:	480d      	ldr	r0, [pc, #52]	; (8003b9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003b66:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b68:	480d      	ldr	r0, [pc, #52]	; (8003ba0 <LoopForever+0x6>)
  ldr r1, =_edata
 8003b6a:	490e      	ldr	r1, [pc, #56]	; (8003ba4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003b6c:	4a0e      	ldr	r2, [pc, #56]	; (8003ba8 <LoopForever+0xe>)
  movs r3, #0
 8003b6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b70:	e002      	b.n	8003b78 <LoopCopyDataInit>

08003b72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b76:	3304      	adds	r3, #4

08003b78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b7c:	d3f9      	bcc.n	8003b72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b7e:	4a0b      	ldr	r2, [pc, #44]	; (8003bac <LoopForever+0x12>)
  ldr r4, =_ebss
 8003b80:	4c0b      	ldr	r4, [pc, #44]	; (8003bb0 <LoopForever+0x16>)
  movs r3, #0
 8003b82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b84:	e001      	b.n	8003b8a <LoopFillZerobss>

08003b86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b88:	3204      	adds	r2, #4

08003b8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b8c:	d3fb      	bcc.n	8003b86 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003b8e:	f7ff ffe3 	bl	8003b58 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003b92:	f002 ffd5 	bl	8006b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003b96:	f7ff f8b7 	bl	8002d08 <main>

08003b9a <LoopForever>:

LoopForever:
    b LoopForever
 8003b9a:	e7fe      	b.n	8003b9a <LoopForever>
  ldr   r0, =_estack
 8003b9c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8003ba0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ba4:	20000100 	.word	0x20000100
  ldr r2, =_sidata
 8003ba8:	080073a0 	.word	0x080073a0
  ldr r2, =_sbss
 8003bac:	20000100 	.word	0x20000100
  ldr r4, =_ebss
 8003bb0:	20000308 	.word	0x20000308

08003bb4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003bb4:	e7fe      	b.n	8003bb4 <ADC1_COMP_IRQHandler>
	...

08003bb8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003bbc:	4b07      	ldr	r3, [pc, #28]	; (8003bdc <HAL_Init+0x24>)
 8003bbe:	681a      	ldr	r2, [r3, #0]
 8003bc0:	4b06      	ldr	r3, [pc, #24]	; (8003bdc <HAL_Init+0x24>)
 8003bc2:	2110      	movs	r1, #16
 8003bc4:	430a      	orrs	r2, r1
 8003bc6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003bc8:	2000      	movs	r0, #0
 8003bca:	f000 f809 	bl	8003be0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003bce:	f7ff fe7f 	bl	80038d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003bd2:	2300      	movs	r3, #0
}
 8003bd4:	0018      	movs	r0, r3
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	46c0      	nop			; (mov r8, r8)
 8003bdc:	40022000 	.word	0x40022000

08003be0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003be0:	b590      	push	{r4, r7, lr}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003be8:	4b14      	ldr	r3, [pc, #80]	; (8003c3c <HAL_InitTick+0x5c>)
 8003bea:	681c      	ldr	r4, [r3, #0]
 8003bec:	4b14      	ldr	r3, [pc, #80]	; (8003c40 <HAL_InitTick+0x60>)
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	0019      	movs	r1, r3
 8003bf2:	23fa      	movs	r3, #250	; 0xfa
 8003bf4:	0098      	lsls	r0, r3, #2
 8003bf6:	f7fc fa85 	bl	8000104 <__udivsi3>
 8003bfa:	0003      	movs	r3, r0
 8003bfc:	0019      	movs	r1, r3
 8003bfe:	0020      	movs	r0, r4
 8003c00:	f7fc fa80 	bl	8000104 <__udivsi3>
 8003c04:	0003      	movs	r3, r0
 8003c06:	0018      	movs	r0, r3
 8003c08:	f000 f92f 	bl	8003e6a <HAL_SYSTICK_Config>
 8003c0c:	1e03      	subs	r3, r0, #0
 8003c0e:	d001      	beq.n	8003c14 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e00f      	b.n	8003c34 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2b03      	cmp	r3, #3
 8003c18:	d80b      	bhi.n	8003c32 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c1a:	6879      	ldr	r1, [r7, #4]
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	425b      	negs	r3, r3
 8003c20:	2200      	movs	r2, #0
 8003c22:	0018      	movs	r0, r3
 8003c24:	f000 f8fc 	bl	8003e20 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c28:	4b06      	ldr	r3, [pc, #24]	; (8003c44 <HAL_InitTick+0x64>)
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	e000      	b.n	8003c34 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
}
 8003c34:	0018      	movs	r0, r3
 8003c36:	46bd      	mov	sp, r7
 8003c38:	b003      	add	sp, #12
 8003c3a:	bd90      	pop	{r4, r7, pc}
 8003c3c:	20000090 	.word	0x20000090
 8003c40:	20000098 	.word	0x20000098
 8003c44:	20000094 	.word	0x20000094

08003c48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c4c:	4b05      	ldr	r3, [pc, #20]	; (8003c64 <HAL_IncTick+0x1c>)
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	001a      	movs	r2, r3
 8003c52:	4b05      	ldr	r3, [pc, #20]	; (8003c68 <HAL_IncTick+0x20>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	18d2      	adds	r2, r2, r3
 8003c58:	4b03      	ldr	r3, [pc, #12]	; (8003c68 <HAL_IncTick+0x20>)
 8003c5a:	601a      	str	r2, [r3, #0]
}
 8003c5c:	46c0      	nop			; (mov r8, r8)
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	46c0      	nop			; (mov r8, r8)
 8003c64:	20000098 	.word	0x20000098
 8003c68:	20000304 	.word	0x20000304

08003c6c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	af00      	add	r7, sp, #0
  return uwTick;
 8003c70:	4b02      	ldr	r3, [pc, #8]	; (8003c7c <HAL_GetTick+0x10>)
 8003c72:	681b      	ldr	r3, [r3, #0]
}
 8003c74:	0018      	movs	r0, r3
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	46c0      	nop			; (mov r8, r8)
 8003c7c:	20000304 	.word	0x20000304

08003c80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c80:	b580      	push	{r7, lr}
 8003c82:	b084      	sub	sp, #16
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c88:	f7ff fff0 	bl	8003c6c <HAL_GetTick>
 8003c8c:	0003      	movs	r3, r0
 8003c8e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	3301      	adds	r3, #1
 8003c98:	d005      	beq.n	8003ca6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c9a:	4b0a      	ldr	r3, [pc, #40]	; (8003cc4 <HAL_Delay+0x44>)
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	001a      	movs	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	189b      	adds	r3, r3, r2
 8003ca4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003ca6:	46c0      	nop			; (mov r8, r8)
 8003ca8:	f7ff ffe0 	bl	8003c6c <HAL_GetTick>
 8003cac:	0002      	movs	r2, r0
 8003cae:	68bb      	ldr	r3, [r7, #8]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	68fa      	ldr	r2, [r7, #12]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d8f7      	bhi.n	8003ca8 <HAL_Delay+0x28>
  {
  }
}
 8003cb8:	46c0      	nop			; (mov r8, r8)
 8003cba:	46c0      	nop			; (mov r8, r8)
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	b004      	add	sp, #16
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	46c0      	nop			; (mov r8, r8)
 8003cc4:	20000098 	.word	0x20000098

08003cc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	0002      	movs	r2, r0
 8003cd0:	1dfb      	adds	r3, r7, #7
 8003cd2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003cd4:	1dfb      	adds	r3, r7, #7
 8003cd6:	781b      	ldrb	r3, [r3, #0]
 8003cd8:	2b7f      	cmp	r3, #127	; 0x7f
 8003cda:	d809      	bhi.n	8003cf0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003cdc:	1dfb      	adds	r3, r7, #7
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	001a      	movs	r2, r3
 8003ce2:	231f      	movs	r3, #31
 8003ce4:	401a      	ands	r2, r3
 8003ce6:	4b04      	ldr	r3, [pc, #16]	; (8003cf8 <__NVIC_EnableIRQ+0x30>)
 8003ce8:	2101      	movs	r1, #1
 8003cea:	4091      	lsls	r1, r2
 8003cec:	000a      	movs	r2, r1
 8003cee:	601a      	str	r2, [r3, #0]
  }
}
 8003cf0:	46c0      	nop			; (mov r8, r8)
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	b002      	add	sp, #8
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	e000e100 	.word	0xe000e100

08003cfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003cfc:	b590      	push	{r4, r7, lr}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	0002      	movs	r2, r0
 8003d04:	6039      	str	r1, [r7, #0]
 8003d06:	1dfb      	adds	r3, r7, #7
 8003d08:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003d0a:	1dfb      	adds	r3, r7, #7
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	2b7f      	cmp	r3, #127	; 0x7f
 8003d10:	d828      	bhi.n	8003d64 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003d12:	4a2f      	ldr	r2, [pc, #188]	; (8003dd0 <__NVIC_SetPriority+0xd4>)
 8003d14:	1dfb      	adds	r3, r7, #7
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	b25b      	sxtb	r3, r3
 8003d1a:	089b      	lsrs	r3, r3, #2
 8003d1c:	33c0      	adds	r3, #192	; 0xc0
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	589b      	ldr	r3, [r3, r2]
 8003d22:	1dfa      	adds	r2, r7, #7
 8003d24:	7812      	ldrb	r2, [r2, #0]
 8003d26:	0011      	movs	r1, r2
 8003d28:	2203      	movs	r2, #3
 8003d2a:	400a      	ands	r2, r1
 8003d2c:	00d2      	lsls	r2, r2, #3
 8003d2e:	21ff      	movs	r1, #255	; 0xff
 8003d30:	4091      	lsls	r1, r2
 8003d32:	000a      	movs	r2, r1
 8003d34:	43d2      	mvns	r2, r2
 8003d36:	401a      	ands	r2, r3
 8003d38:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	019b      	lsls	r3, r3, #6
 8003d3e:	22ff      	movs	r2, #255	; 0xff
 8003d40:	401a      	ands	r2, r3
 8003d42:	1dfb      	adds	r3, r7, #7
 8003d44:	781b      	ldrb	r3, [r3, #0]
 8003d46:	0018      	movs	r0, r3
 8003d48:	2303      	movs	r3, #3
 8003d4a:	4003      	ands	r3, r0
 8003d4c:	00db      	lsls	r3, r3, #3
 8003d4e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003d50:	481f      	ldr	r0, [pc, #124]	; (8003dd0 <__NVIC_SetPriority+0xd4>)
 8003d52:	1dfb      	adds	r3, r7, #7
 8003d54:	781b      	ldrb	r3, [r3, #0]
 8003d56:	b25b      	sxtb	r3, r3
 8003d58:	089b      	lsrs	r3, r3, #2
 8003d5a:	430a      	orrs	r2, r1
 8003d5c:	33c0      	adds	r3, #192	; 0xc0
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003d62:	e031      	b.n	8003dc8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003d64:	4a1b      	ldr	r2, [pc, #108]	; (8003dd4 <__NVIC_SetPriority+0xd8>)
 8003d66:	1dfb      	adds	r3, r7, #7
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	0019      	movs	r1, r3
 8003d6c:	230f      	movs	r3, #15
 8003d6e:	400b      	ands	r3, r1
 8003d70:	3b08      	subs	r3, #8
 8003d72:	089b      	lsrs	r3, r3, #2
 8003d74:	3306      	adds	r3, #6
 8003d76:	009b      	lsls	r3, r3, #2
 8003d78:	18d3      	adds	r3, r2, r3
 8003d7a:	3304      	adds	r3, #4
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	1dfa      	adds	r2, r7, #7
 8003d80:	7812      	ldrb	r2, [r2, #0]
 8003d82:	0011      	movs	r1, r2
 8003d84:	2203      	movs	r2, #3
 8003d86:	400a      	ands	r2, r1
 8003d88:	00d2      	lsls	r2, r2, #3
 8003d8a:	21ff      	movs	r1, #255	; 0xff
 8003d8c:	4091      	lsls	r1, r2
 8003d8e:	000a      	movs	r2, r1
 8003d90:	43d2      	mvns	r2, r2
 8003d92:	401a      	ands	r2, r3
 8003d94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	019b      	lsls	r3, r3, #6
 8003d9a:	22ff      	movs	r2, #255	; 0xff
 8003d9c:	401a      	ands	r2, r3
 8003d9e:	1dfb      	adds	r3, r7, #7
 8003da0:	781b      	ldrb	r3, [r3, #0]
 8003da2:	0018      	movs	r0, r3
 8003da4:	2303      	movs	r3, #3
 8003da6:	4003      	ands	r3, r0
 8003da8:	00db      	lsls	r3, r3, #3
 8003daa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003dac:	4809      	ldr	r0, [pc, #36]	; (8003dd4 <__NVIC_SetPriority+0xd8>)
 8003dae:	1dfb      	adds	r3, r7, #7
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	001c      	movs	r4, r3
 8003db4:	230f      	movs	r3, #15
 8003db6:	4023      	ands	r3, r4
 8003db8:	3b08      	subs	r3, #8
 8003dba:	089b      	lsrs	r3, r3, #2
 8003dbc:	430a      	orrs	r2, r1
 8003dbe:	3306      	adds	r3, #6
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	18c3      	adds	r3, r0, r3
 8003dc4:	3304      	adds	r3, #4
 8003dc6:	601a      	str	r2, [r3, #0]
}
 8003dc8:	46c0      	nop			; (mov r8, r8)
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	b003      	add	sp, #12
 8003dce:	bd90      	pop	{r4, r7, pc}
 8003dd0:	e000e100 	.word	0xe000e100
 8003dd4:	e000ed00 	.word	0xe000ed00

08003dd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	1e5a      	subs	r2, r3, #1
 8003de4:	2380      	movs	r3, #128	; 0x80
 8003de6:	045b      	lsls	r3, r3, #17
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d301      	bcc.n	8003df0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003dec:	2301      	movs	r3, #1
 8003dee:	e010      	b.n	8003e12 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003df0:	4b0a      	ldr	r3, [pc, #40]	; (8003e1c <SysTick_Config+0x44>)
 8003df2:	687a      	ldr	r2, [r7, #4]
 8003df4:	3a01      	subs	r2, #1
 8003df6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003df8:	2301      	movs	r3, #1
 8003dfa:	425b      	negs	r3, r3
 8003dfc:	2103      	movs	r1, #3
 8003dfe:	0018      	movs	r0, r3
 8003e00:	f7ff ff7c 	bl	8003cfc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e04:	4b05      	ldr	r3, [pc, #20]	; (8003e1c <SysTick_Config+0x44>)
 8003e06:	2200      	movs	r2, #0
 8003e08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e0a:	4b04      	ldr	r3, [pc, #16]	; (8003e1c <SysTick_Config+0x44>)
 8003e0c:	2207      	movs	r2, #7
 8003e0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	0018      	movs	r0, r3
 8003e14:	46bd      	mov	sp, r7
 8003e16:	b002      	add	sp, #8
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	46c0      	nop			; (mov r8, r8)
 8003e1c:	e000e010 	.word	0xe000e010

08003e20 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b084      	sub	sp, #16
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	60b9      	str	r1, [r7, #8]
 8003e28:	607a      	str	r2, [r7, #4]
 8003e2a:	210f      	movs	r1, #15
 8003e2c:	187b      	adds	r3, r7, r1
 8003e2e:	1c02      	adds	r2, r0, #0
 8003e30:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003e32:	68ba      	ldr	r2, [r7, #8]
 8003e34:	187b      	adds	r3, r7, r1
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	b25b      	sxtb	r3, r3
 8003e3a:	0011      	movs	r1, r2
 8003e3c:	0018      	movs	r0, r3
 8003e3e:	f7ff ff5d 	bl	8003cfc <__NVIC_SetPriority>
}
 8003e42:	46c0      	nop			; (mov r8, r8)
 8003e44:	46bd      	mov	sp, r7
 8003e46:	b004      	add	sp, #16
 8003e48:	bd80      	pop	{r7, pc}

08003e4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e4a:	b580      	push	{r7, lr}
 8003e4c:	b082      	sub	sp, #8
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	0002      	movs	r2, r0
 8003e52:	1dfb      	adds	r3, r7, #7
 8003e54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003e56:	1dfb      	adds	r3, r7, #7
 8003e58:	781b      	ldrb	r3, [r3, #0]
 8003e5a:	b25b      	sxtb	r3, r3
 8003e5c:	0018      	movs	r0, r3
 8003e5e:	f7ff ff33 	bl	8003cc8 <__NVIC_EnableIRQ>
}
 8003e62:	46c0      	nop			; (mov r8, r8)
 8003e64:	46bd      	mov	sp, r7
 8003e66:	b002      	add	sp, #8
 8003e68:	bd80      	pop	{r7, pc}

08003e6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003e6a:	b580      	push	{r7, lr}
 8003e6c:	b082      	sub	sp, #8
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	0018      	movs	r0, r3
 8003e76:	f7ff ffaf 	bl	8003dd8 <SysTick_Config>
 8003e7a:	0003      	movs	r3, r0
}
 8003e7c:	0018      	movs	r0, r3
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	b002      	add	sp, #8
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2221      	movs	r2, #33	; 0x21
 8003e90:	5c9b      	ldrb	r3, [r3, r2]
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d008      	beq.n	8003eaa <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2204      	movs	r2, #4
 8003e9c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2220      	movs	r2, #32
 8003ea2:	2100      	movs	r1, #0
 8003ea4:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e020      	b.n	8003eec <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	210e      	movs	r1, #14
 8003eb6:	438a      	bics	r2, r1
 8003eb8:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681a      	ldr	r2, [r3, #0]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	2101      	movs	r1, #1
 8003ec6:	438a      	bics	r2, r1
 8003ec8:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ed2:	2101      	movs	r1, #1
 8003ed4:	4091      	lsls	r1, r2
 8003ed6:	000a      	movs	r2, r1
 8003ed8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2221      	movs	r2, #33	; 0x21
 8003ede:	2101      	movs	r1, #1
 8003ee0:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2220      	movs	r2, #32
 8003ee6:	2100      	movs	r1, #0
 8003ee8:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	0018      	movs	r0, r3
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	b002      	add	sp, #8
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003efc:	210f      	movs	r1, #15
 8003efe:	187b      	adds	r3, r7, r1
 8003f00:	2200      	movs	r2, #0
 8003f02:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2221      	movs	r2, #33	; 0x21
 8003f08:	5c9b      	ldrb	r3, [r3, r2]
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	d006      	beq.n	8003f1e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2204      	movs	r2, #4
 8003f14:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003f16:	187b      	adds	r3, r7, r1
 8003f18:	2201      	movs	r2, #1
 8003f1a:	701a      	strb	r2, [r3, #0]
 8003f1c:	e028      	b.n	8003f70 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	681a      	ldr	r2, [r3, #0]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	210e      	movs	r1, #14
 8003f2a:	438a      	bics	r2, r1
 8003f2c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681a      	ldr	r2, [r3, #0]
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2101      	movs	r1, #1
 8003f3a:	438a      	bics	r2, r1
 8003f3c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f46:	2101      	movs	r1, #1
 8003f48:	4091      	lsls	r1, r2
 8003f4a:	000a      	movs	r2, r1
 8003f4c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2221      	movs	r2, #33	; 0x21
 8003f52:	2101      	movs	r1, #1
 8003f54:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2220      	movs	r2, #32
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d004      	beq.n	8003f70 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f6a:	687a      	ldr	r2, [r7, #4]
 8003f6c:	0010      	movs	r0, r2
 8003f6e:	4798      	blx	r3
    } 
  }
  return status;
 8003f70:	230f      	movs	r3, #15
 8003f72:	18fb      	adds	r3, r7, r3
 8003f74:	781b      	ldrb	r3, [r3, #0]
}
 8003f76:	0018      	movs	r0, r3
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	b004      	add	sp, #16
 8003f7c:	bd80      	pop	{r7, pc}
	...

08003f80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b086      	sub	sp, #24
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f8e:	e155      	b.n	800423c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2101      	movs	r1, #1
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	4091      	lsls	r1, r2
 8003f9a:	000a      	movs	r2, r1
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d100      	bne.n	8003fa8 <HAL_GPIO_Init+0x28>
 8003fa6:	e146      	b.n	8004236 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	2203      	movs	r2, #3
 8003fae:	4013      	ands	r3, r2
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d005      	beq.n	8003fc0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	2203      	movs	r2, #3
 8003fba:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003fbc:	2b02      	cmp	r3, #2
 8003fbe:	d130      	bne.n	8004022 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003fc6:	697b      	ldr	r3, [r7, #20]
 8003fc8:	005b      	lsls	r3, r3, #1
 8003fca:	2203      	movs	r2, #3
 8003fcc:	409a      	lsls	r2, r3
 8003fce:	0013      	movs	r3, r2
 8003fd0:	43da      	mvns	r2, r3
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	68da      	ldr	r2, [r3, #12]
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	005b      	lsls	r3, r3, #1
 8003fe0:	409a      	lsls	r2, r3
 8003fe2:	0013      	movs	r3, r2
 8003fe4:	693a      	ldr	r2, [r7, #16]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	693a      	ldr	r2, [r7, #16]
 8003fee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	409a      	lsls	r2, r3
 8003ffc:	0013      	movs	r3, r2
 8003ffe:	43da      	mvns	r2, r3
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	4013      	ands	r3, r2
 8004004:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	091b      	lsrs	r3, r3, #4
 800400c:	2201      	movs	r2, #1
 800400e:	401a      	ands	r2, r3
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	409a      	lsls	r2, r3
 8004014:	0013      	movs	r3, r2
 8004016:	693a      	ldr	r2, [r7, #16]
 8004018:	4313      	orrs	r3, r2
 800401a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	693a      	ldr	r2, [r7, #16]
 8004020:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	2203      	movs	r2, #3
 8004028:	4013      	ands	r3, r2
 800402a:	2b03      	cmp	r3, #3
 800402c:	d017      	beq.n	800405e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	005b      	lsls	r3, r3, #1
 8004038:	2203      	movs	r2, #3
 800403a:	409a      	lsls	r2, r3
 800403c:	0013      	movs	r3, r2
 800403e:	43da      	mvns	r2, r3
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	4013      	ands	r3, r2
 8004044:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	689a      	ldr	r2, [r3, #8]
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	005b      	lsls	r3, r3, #1
 800404e:	409a      	lsls	r2, r3
 8004050:	0013      	movs	r3, r2
 8004052:	693a      	ldr	r2, [r7, #16]
 8004054:	4313      	orrs	r3, r2
 8004056:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	693a      	ldr	r2, [r7, #16]
 800405c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	2203      	movs	r2, #3
 8004064:	4013      	ands	r3, r2
 8004066:	2b02      	cmp	r3, #2
 8004068:	d123      	bne.n	80040b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	08da      	lsrs	r2, r3, #3
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	3208      	adds	r2, #8
 8004072:	0092      	lsls	r2, r2, #2
 8004074:	58d3      	ldr	r3, [r2, r3]
 8004076:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	2207      	movs	r2, #7
 800407c:	4013      	ands	r3, r2
 800407e:	009b      	lsls	r3, r3, #2
 8004080:	220f      	movs	r2, #15
 8004082:	409a      	lsls	r2, r3
 8004084:	0013      	movs	r3, r2
 8004086:	43da      	mvns	r2, r3
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	4013      	ands	r3, r2
 800408c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	691a      	ldr	r2, [r3, #16]
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	2107      	movs	r1, #7
 8004096:	400b      	ands	r3, r1
 8004098:	009b      	lsls	r3, r3, #2
 800409a:	409a      	lsls	r2, r3
 800409c:	0013      	movs	r3, r2
 800409e:	693a      	ldr	r2, [r7, #16]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	08da      	lsrs	r2, r3, #3
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	3208      	adds	r2, #8
 80040ac:	0092      	lsls	r2, r2, #2
 80040ae:	6939      	ldr	r1, [r7, #16]
 80040b0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	005b      	lsls	r3, r3, #1
 80040bc:	2203      	movs	r2, #3
 80040be:	409a      	lsls	r2, r3
 80040c0:	0013      	movs	r3, r2
 80040c2:	43da      	mvns	r2, r3
 80040c4:	693b      	ldr	r3, [r7, #16]
 80040c6:	4013      	ands	r3, r2
 80040c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	2203      	movs	r2, #3
 80040d0:	401a      	ands	r2, r3
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	409a      	lsls	r2, r3
 80040d8:	0013      	movs	r3, r2
 80040da:	693a      	ldr	r2, [r7, #16]
 80040dc:	4313      	orrs	r3, r2
 80040de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	693a      	ldr	r2, [r7, #16]
 80040e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	685a      	ldr	r2, [r3, #4]
 80040ea:	23c0      	movs	r3, #192	; 0xc0
 80040ec:	029b      	lsls	r3, r3, #10
 80040ee:	4013      	ands	r3, r2
 80040f0:	d100      	bne.n	80040f4 <HAL_GPIO_Init+0x174>
 80040f2:	e0a0      	b.n	8004236 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040f4:	4b57      	ldr	r3, [pc, #348]	; (8004254 <HAL_GPIO_Init+0x2d4>)
 80040f6:	699a      	ldr	r2, [r3, #24]
 80040f8:	4b56      	ldr	r3, [pc, #344]	; (8004254 <HAL_GPIO_Init+0x2d4>)
 80040fa:	2101      	movs	r1, #1
 80040fc:	430a      	orrs	r2, r1
 80040fe:	619a      	str	r2, [r3, #24]
 8004100:	4b54      	ldr	r3, [pc, #336]	; (8004254 <HAL_GPIO_Init+0x2d4>)
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	2201      	movs	r2, #1
 8004106:	4013      	ands	r3, r2
 8004108:	60bb      	str	r3, [r7, #8]
 800410a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800410c:	4a52      	ldr	r2, [pc, #328]	; (8004258 <HAL_GPIO_Init+0x2d8>)
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	089b      	lsrs	r3, r3, #2
 8004112:	3302      	adds	r3, #2
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	589b      	ldr	r3, [r3, r2]
 8004118:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	2203      	movs	r2, #3
 800411e:	4013      	ands	r3, r2
 8004120:	009b      	lsls	r3, r3, #2
 8004122:	220f      	movs	r2, #15
 8004124:	409a      	lsls	r2, r3
 8004126:	0013      	movs	r3, r2
 8004128:	43da      	mvns	r2, r3
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	4013      	ands	r3, r2
 800412e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004130:	687a      	ldr	r2, [r7, #4]
 8004132:	2390      	movs	r3, #144	; 0x90
 8004134:	05db      	lsls	r3, r3, #23
 8004136:	429a      	cmp	r2, r3
 8004138:	d019      	beq.n	800416e <HAL_GPIO_Init+0x1ee>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	4a47      	ldr	r2, [pc, #284]	; (800425c <HAL_GPIO_Init+0x2dc>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d013      	beq.n	800416a <HAL_GPIO_Init+0x1ea>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4a46      	ldr	r2, [pc, #280]	; (8004260 <HAL_GPIO_Init+0x2e0>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d00d      	beq.n	8004166 <HAL_GPIO_Init+0x1e6>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a45      	ldr	r2, [pc, #276]	; (8004264 <HAL_GPIO_Init+0x2e4>)
 800414e:	4293      	cmp	r3, r2
 8004150:	d007      	beq.n	8004162 <HAL_GPIO_Init+0x1e2>
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a44      	ldr	r2, [pc, #272]	; (8004268 <HAL_GPIO_Init+0x2e8>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d101      	bne.n	800415e <HAL_GPIO_Init+0x1de>
 800415a:	2304      	movs	r3, #4
 800415c:	e008      	b.n	8004170 <HAL_GPIO_Init+0x1f0>
 800415e:	2305      	movs	r3, #5
 8004160:	e006      	b.n	8004170 <HAL_GPIO_Init+0x1f0>
 8004162:	2303      	movs	r3, #3
 8004164:	e004      	b.n	8004170 <HAL_GPIO_Init+0x1f0>
 8004166:	2302      	movs	r3, #2
 8004168:	e002      	b.n	8004170 <HAL_GPIO_Init+0x1f0>
 800416a:	2301      	movs	r3, #1
 800416c:	e000      	b.n	8004170 <HAL_GPIO_Init+0x1f0>
 800416e:	2300      	movs	r3, #0
 8004170:	697a      	ldr	r2, [r7, #20]
 8004172:	2103      	movs	r1, #3
 8004174:	400a      	ands	r2, r1
 8004176:	0092      	lsls	r2, r2, #2
 8004178:	4093      	lsls	r3, r2
 800417a:	693a      	ldr	r2, [r7, #16]
 800417c:	4313      	orrs	r3, r2
 800417e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004180:	4935      	ldr	r1, [pc, #212]	; (8004258 <HAL_GPIO_Init+0x2d8>)
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	089b      	lsrs	r3, r3, #2
 8004186:	3302      	adds	r3, #2
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800418e:	4b37      	ldr	r3, [pc, #220]	; (800426c <HAL_GPIO_Init+0x2ec>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	43da      	mvns	r2, r3
 8004198:	693b      	ldr	r3, [r7, #16]
 800419a:	4013      	ands	r3, r2
 800419c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	685a      	ldr	r2, [r3, #4]
 80041a2:	2380      	movs	r3, #128	; 0x80
 80041a4:	025b      	lsls	r3, r3, #9
 80041a6:	4013      	ands	r3, r2
 80041a8:	d003      	beq.n	80041b2 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80041b2:	4b2e      	ldr	r3, [pc, #184]	; (800426c <HAL_GPIO_Init+0x2ec>)
 80041b4:	693a      	ldr	r2, [r7, #16]
 80041b6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80041b8:	4b2c      	ldr	r3, [pc, #176]	; (800426c <HAL_GPIO_Init+0x2ec>)
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	43da      	mvns	r2, r3
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	4013      	ands	r3, r2
 80041c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	685a      	ldr	r2, [r3, #4]
 80041cc:	2380      	movs	r3, #128	; 0x80
 80041ce:	029b      	lsls	r3, r3, #10
 80041d0:	4013      	ands	r3, r2
 80041d2:	d003      	beq.n	80041dc <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	4313      	orrs	r3, r2
 80041da:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80041dc:	4b23      	ldr	r3, [pc, #140]	; (800426c <HAL_GPIO_Init+0x2ec>)
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041e2:	4b22      	ldr	r3, [pc, #136]	; (800426c <HAL_GPIO_Init+0x2ec>)
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	43da      	mvns	r2, r3
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	4013      	ands	r3, r2
 80041f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	2380      	movs	r3, #128	; 0x80
 80041f8:	035b      	lsls	r3, r3, #13
 80041fa:	4013      	ands	r3, r2
 80041fc:	d003      	beq.n	8004206 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80041fe:	693a      	ldr	r2, [r7, #16]
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	4313      	orrs	r3, r2
 8004204:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004206:	4b19      	ldr	r3, [pc, #100]	; (800426c <HAL_GPIO_Init+0x2ec>)
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800420c:	4b17      	ldr	r3, [pc, #92]	; (800426c <HAL_GPIO_Init+0x2ec>)
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	43da      	mvns	r2, r3
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	4013      	ands	r3, r2
 800421a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	685a      	ldr	r2, [r3, #4]
 8004220:	2380      	movs	r3, #128	; 0x80
 8004222:	039b      	lsls	r3, r3, #14
 8004224:	4013      	ands	r3, r2
 8004226:	d003      	beq.n	8004230 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004228:	693a      	ldr	r2, [r7, #16]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	4313      	orrs	r3, r2
 800422e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004230:	4b0e      	ldr	r3, [pc, #56]	; (800426c <HAL_GPIO_Init+0x2ec>)
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	3301      	adds	r3, #1
 800423a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	40da      	lsrs	r2, r3
 8004244:	1e13      	subs	r3, r2, #0
 8004246:	d000      	beq.n	800424a <HAL_GPIO_Init+0x2ca>
 8004248:	e6a2      	b.n	8003f90 <HAL_GPIO_Init+0x10>
  } 
}
 800424a:	46c0      	nop			; (mov r8, r8)
 800424c:	46c0      	nop			; (mov r8, r8)
 800424e:	46bd      	mov	sp, r7
 8004250:	b006      	add	sp, #24
 8004252:	bd80      	pop	{r7, pc}
 8004254:	40021000 	.word	0x40021000
 8004258:	40010000 	.word	0x40010000
 800425c:	48000400 	.word	0x48000400
 8004260:	48000800 	.word	0x48000800
 8004264:	48000c00 	.word	0x48000c00
 8004268:	48001000 	.word	0x48001000
 800426c:	40010400 	.word	0x40010400

08004270 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	0008      	movs	r0, r1
 800427a:	0011      	movs	r1, r2
 800427c:	1cbb      	adds	r3, r7, #2
 800427e:	1c02      	adds	r2, r0, #0
 8004280:	801a      	strh	r2, [r3, #0]
 8004282:	1c7b      	adds	r3, r7, #1
 8004284:	1c0a      	adds	r2, r1, #0
 8004286:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004288:	1c7b      	adds	r3, r7, #1
 800428a:	781b      	ldrb	r3, [r3, #0]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d004      	beq.n	800429a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004290:	1cbb      	adds	r3, r7, #2
 8004292:	881a      	ldrh	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004298:	e003      	b.n	80042a2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800429a:	1cbb      	adds	r3, r7, #2
 800429c:	881a      	ldrh	r2, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80042a2:	46c0      	nop			; (mov r8, r8)
 80042a4:	46bd      	mov	sp, r7
 80042a6:	b002      	add	sp, #8
 80042a8:	bd80      	pop	{r7, pc}
	...

080042ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	0002      	movs	r2, r0
 80042b4:	1dbb      	adds	r3, r7, #6
 80042b6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80042b8:	4b09      	ldr	r3, [pc, #36]	; (80042e0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80042ba:	695b      	ldr	r3, [r3, #20]
 80042bc:	1dba      	adds	r2, r7, #6
 80042be:	8812      	ldrh	r2, [r2, #0]
 80042c0:	4013      	ands	r3, r2
 80042c2:	d008      	beq.n	80042d6 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80042c4:	4b06      	ldr	r3, [pc, #24]	; (80042e0 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80042c6:	1dba      	adds	r2, r7, #6
 80042c8:	8812      	ldrh	r2, [r2, #0]
 80042ca:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80042cc:	1dbb      	adds	r3, r7, #6
 80042ce:	881b      	ldrh	r3, [r3, #0]
 80042d0:	0018      	movs	r0, r3
 80042d2:	f7fe fcf7 	bl	8002cc4 <HAL_GPIO_EXTI_Callback>
  }
}
 80042d6:	46c0      	nop			; (mov r8, r8)
 80042d8:	46bd      	mov	sp, r7
 80042da:	b002      	add	sp, #8
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	46c0      	nop			; (mov r8, r8)
 80042e0:	40010400 	.word	0x40010400

080042e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b082      	sub	sp, #8
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80042f2:	2301      	movs	r3, #1
 80042f4:	e082      	b.n	80043fc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2241      	movs	r2, #65	; 0x41
 80042fa:	5c9b      	ldrb	r3, [r3, r2]
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d107      	bne.n	8004312 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2240      	movs	r2, #64	; 0x40
 8004306:	2100      	movs	r1, #0
 8004308:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	0018      	movs	r0, r3
 800430e:	f7ff fb03 	bl	8003918 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2241      	movs	r2, #65	; 0x41
 8004316:	2124      	movs	r1, #36	; 0x24
 8004318:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	2101      	movs	r1, #1
 8004326:	438a      	bics	r2, r1
 8004328:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	685a      	ldr	r2, [r3, #4]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4934      	ldr	r1, [pc, #208]	; (8004404 <HAL_I2C_Init+0x120>)
 8004334:	400a      	ands	r2, r1
 8004336:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	689a      	ldr	r2, [r3, #8]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4931      	ldr	r1, [pc, #196]	; (8004408 <HAL_I2C_Init+0x124>)
 8004344:	400a      	ands	r2, r1
 8004346:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d108      	bne.n	8004362 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	689a      	ldr	r2, [r3, #8]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	2180      	movs	r1, #128	; 0x80
 800435a:	0209      	lsls	r1, r1, #8
 800435c:	430a      	orrs	r2, r1
 800435e:	609a      	str	r2, [r3, #8]
 8004360:	e007      	b.n	8004372 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	689a      	ldr	r2, [r3, #8]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	2184      	movs	r1, #132	; 0x84
 800436c:	0209      	lsls	r1, r1, #8
 800436e:	430a      	orrs	r2, r1
 8004370:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	2b02      	cmp	r3, #2
 8004378:	d104      	bne.n	8004384 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2280      	movs	r2, #128	; 0x80
 8004380:	0112      	lsls	r2, r2, #4
 8004382:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	685a      	ldr	r2, [r3, #4]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	491f      	ldr	r1, [pc, #124]	; (800440c <HAL_I2C_Init+0x128>)
 8004390:	430a      	orrs	r2, r1
 8004392:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	68da      	ldr	r2, [r3, #12]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	491a      	ldr	r1, [pc, #104]	; (8004408 <HAL_I2C_Init+0x124>)
 80043a0:	400a      	ands	r2, r1
 80043a2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	691a      	ldr	r2, [r3, #16]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	695b      	ldr	r3, [r3, #20]
 80043ac:	431a      	orrs	r2, r3
 80043ae:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	430a      	orrs	r2, r1
 80043bc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	69d9      	ldr	r1, [r3, #28]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6a1a      	ldr	r2, [r3, #32]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	430a      	orrs	r2, r1
 80043cc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2101      	movs	r1, #1
 80043da:	430a      	orrs	r2, r1
 80043dc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2241      	movs	r2, #65	; 0x41
 80043e8:	2120      	movs	r1, #32
 80043ea:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2242      	movs	r2, #66	; 0x42
 80043f6:	2100      	movs	r1, #0
 80043f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80043fa:	2300      	movs	r3, #0
}
 80043fc:	0018      	movs	r0, r3
 80043fe:	46bd      	mov	sp, r7
 8004400:	b002      	add	sp, #8
 8004402:	bd80      	pop	{r7, pc}
 8004404:	f0ffffff 	.word	0xf0ffffff
 8004408:	ffff7fff 	.word	0xffff7fff
 800440c:	02008000 	.word	0x02008000

08004410 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004410:	b590      	push	{r4, r7, lr}
 8004412:	b089      	sub	sp, #36	; 0x24
 8004414:	af02      	add	r7, sp, #8
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	000c      	movs	r4, r1
 800441a:	0010      	movs	r0, r2
 800441c:	0019      	movs	r1, r3
 800441e:	230a      	movs	r3, #10
 8004420:	18fb      	adds	r3, r7, r3
 8004422:	1c22      	adds	r2, r4, #0
 8004424:	801a      	strh	r2, [r3, #0]
 8004426:	2308      	movs	r3, #8
 8004428:	18fb      	adds	r3, r7, r3
 800442a:	1c02      	adds	r2, r0, #0
 800442c:	801a      	strh	r2, [r3, #0]
 800442e:	1dbb      	adds	r3, r7, #6
 8004430:	1c0a      	adds	r2, r1, #0
 8004432:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	2241      	movs	r2, #65	; 0x41
 8004438:	5c9b      	ldrb	r3, [r3, r2]
 800443a:	b2db      	uxtb	r3, r3
 800443c:	2b20      	cmp	r3, #32
 800443e:	d000      	beq.n	8004442 <HAL_I2C_Mem_Write+0x32>
 8004440:	e10c      	b.n	800465c <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004444:	2b00      	cmp	r3, #0
 8004446:	d004      	beq.n	8004452 <HAL_I2C_Mem_Write+0x42>
 8004448:	232c      	movs	r3, #44	; 0x2c
 800444a:	18fb      	adds	r3, r7, r3
 800444c:	881b      	ldrh	r3, [r3, #0]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d105      	bne.n	800445e <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2280      	movs	r2, #128	; 0x80
 8004456:	0092      	lsls	r2, r2, #2
 8004458:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e0ff      	b.n	800465e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2240      	movs	r2, #64	; 0x40
 8004462:	5c9b      	ldrb	r3, [r3, r2]
 8004464:	2b01      	cmp	r3, #1
 8004466:	d101      	bne.n	800446c <HAL_I2C_Mem_Write+0x5c>
 8004468:	2302      	movs	r3, #2
 800446a:	e0f8      	b.n	800465e <HAL_I2C_Mem_Write+0x24e>
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2240      	movs	r2, #64	; 0x40
 8004470:	2101      	movs	r1, #1
 8004472:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004474:	f7ff fbfa 	bl	8003c6c <HAL_GetTick>
 8004478:	0003      	movs	r3, r0
 800447a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800447c:	2380      	movs	r3, #128	; 0x80
 800447e:	0219      	lsls	r1, r3, #8
 8004480:	68f8      	ldr	r0, [r7, #12]
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	9300      	str	r3, [sp, #0]
 8004486:	2319      	movs	r3, #25
 8004488:	2201      	movs	r2, #1
 800448a:	f000 fb0b 	bl	8004aa4 <I2C_WaitOnFlagUntilTimeout>
 800448e:	1e03      	subs	r3, r0, #0
 8004490:	d001      	beq.n	8004496 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e0e3      	b.n	800465e <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2241      	movs	r2, #65	; 0x41
 800449a:	2121      	movs	r1, #33	; 0x21
 800449c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2242      	movs	r2, #66	; 0x42
 80044a2:	2140      	movs	r1, #64	; 0x40
 80044a4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2200      	movs	r2, #0
 80044aa:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80044b0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	222c      	movs	r2, #44	; 0x2c
 80044b6:	18ba      	adds	r2, r7, r2
 80044b8:	8812      	ldrh	r2, [r2, #0]
 80044ba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80044c2:	1dbb      	adds	r3, r7, #6
 80044c4:	881c      	ldrh	r4, [r3, #0]
 80044c6:	2308      	movs	r3, #8
 80044c8:	18fb      	adds	r3, r7, r3
 80044ca:	881a      	ldrh	r2, [r3, #0]
 80044cc:	230a      	movs	r3, #10
 80044ce:	18fb      	adds	r3, r7, r3
 80044d0:	8819      	ldrh	r1, [r3, #0]
 80044d2:	68f8      	ldr	r0, [r7, #12]
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	9301      	str	r3, [sp, #4]
 80044d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044da:	9300      	str	r3, [sp, #0]
 80044dc:	0023      	movs	r3, r4
 80044de:	f000 f9f9 	bl	80048d4 <I2C_RequestMemoryWrite>
 80044e2:	1e03      	subs	r3, r0, #0
 80044e4:	d005      	beq.n	80044f2 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	2240      	movs	r2, #64	; 0x40
 80044ea:	2100      	movs	r1, #0
 80044ec:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e0b5      	b.n	800465e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	2bff      	cmp	r3, #255	; 0xff
 80044fa:	d911      	bls.n	8004520 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	22ff      	movs	r2, #255	; 0xff
 8004500:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004506:	b2da      	uxtb	r2, r3
 8004508:	2380      	movs	r3, #128	; 0x80
 800450a:	045c      	lsls	r4, r3, #17
 800450c:	230a      	movs	r3, #10
 800450e:	18fb      	adds	r3, r7, r3
 8004510:	8819      	ldrh	r1, [r3, #0]
 8004512:	68f8      	ldr	r0, [r7, #12]
 8004514:	2300      	movs	r3, #0
 8004516:	9300      	str	r3, [sp, #0]
 8004518:	0023      	movs	r3, r4
 800451a:	f000 fbf7 	bl	8004d0c <I2C_TransferConfig>
 800451e:	e012      	b.n	8004546 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004524:	b29a      	uxth	r2, r3
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800452e:	b2da      	uxtb	r2, r3
 8004530:	2380      	movs	r3, #128	; 0x80
 8004532:	049c      	lsls	r4, r3, #18
 8004534:	230a      	movs	r3, #10
 8004536:	18fb      	adds	r3, r7, r3
 8004538:	8819      	ldrh	r1, [r3, #0]
 800453a:	68f8      	ldr	r0, [r7, #12]
 800453c:	2300      	movs	r3, #0
 800453e:	9300      	str	r3, [sp, #0]
 8004540:	0023      	movs	r3, r4
 8004542:	f000 fbe3 	bl	8004d0c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004546:	697a      	ldr	r2, [r7, #20]
 8004548:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	0018      	movs	r0, r3
 800454e:	f000 fae8 	bl	8004b22 <I2C_WaitOnTXISFlagUntilTimeout>
 8004552:	1e03      	subs	r3, r0, #0
 8004554:	d001      	beq.n	800455a <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e081      	b.n	800465e <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455e:	781a      	ldrb	r2, [r3, #0]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456a:	1c5a      	adds	r2, r3, #1
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004574:	b29b      	uxth	r3, r3
 8004576:	3b01      	subs	r3, #1
 8004578:	b29a      	uxth	r2, r3
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004582:	3b01      	subs	r3, #1
 8004584:	b29a      	uxth	r2, r3
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800458e:	b29b      	uxth	r3, r3
 8004590:	2b00      	cmp	r3, #0
 8004592:	d03a      	beq.n	800460a <HAL_I2C_Mem_Write+0x1fa>
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004598:	2b00      	cmp	r3, #0
 800459a:	d136      	bne.n	800460a <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800459c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800459e:	68f8      	ldr	r0, [r7, #12]
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	9300      	str	r3, [sp, #0]
 80045a4:	0013      	movs	r3, r2
 80045a6:	2200      	movs	r2, #0
 80045a8:	2180      	movs	r1, #128	; 0x80
 80045aa:	f000 fa7b 	bl	8004aa4 <I2C_WaitOnFlagUntilTimeout>
 80045ae:	1e03      	subs	r3, r0, #0
 80045b0:	d001      	beq.n	80045b6 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e053      	b.n	800465e <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	2bff      	cmp	r3, #255	; 0xff
 80045be:	d911      	bls.n	80045e4 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	22ff      	movs	r2, #255	; 0xff
 80045c4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ca:	b2da      	uxtb	r2, r3
 80045cc:	2380      	movs	r3, #128	; 0x80
 80045ce:	045c      	lsls	r4, r3, #17
 80045d0:	230a      	movs	r3, #10
 80045d2:	18fb      	adds	r3, r7, r3
 80045d4:	8819      	ldrh	r1, [r3, #0]
 80045d6:	68f8      	ldr	r0, [r7, #12]
 80045d8:	2300      	movs	r3, #0
 80045da:	9300      	str	r3, [sp, #0]
 80045dc:	0023      	movs	r3, r4
 80045de:	f000 fb95 	bl	8004d0c <I2C_TransferConfig>
 80045e2:	e012      	b.n	800460a <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045e8:	b29a      	uxth	r2, r3
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045f2:	b2da      	uxtb	r2, r3
 80045f4:	2380      	movs	r3, #128	; 0x80
 80045f6:	049c      	lsls	r4, r3, #18
 80045f8:	230a      	movs	r3, #10
 80045fa:	18fb      	adds	r3, r7, r3
 80045fc:	8819      	ldrh	r1, [r3, #0]
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	2300      	movs	r3, #0
 8004602:	9300      	str	r3, [sp, #0]
 8004604:	0023      	movs	r3, r4
 8004606:	f000 fb81 	bl	8004d0c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800460e:	b29b      	uxth	r3, r3
 8004610:	2b00      	cmp	r3, #0
 8004612:	d198      	bne.n	8004546 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004614:	697a      	ldr	r2, [r7, #20]
 8004616:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	0018      	movs	r0, r3
 800461c:	f000 fac0 	bl	8004ba0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004620:	1e03      	subs	r3, r0, #0
 8004622:	d001      	beq.n	8004628 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	e01a      	b.n	800465e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2220      	movs	r2, #32
 800462e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	685a      	ldr	r2, [r3, #4]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	490b      	ldr	r1, [pc, #44]	; (8004668 <HAL_I2C_Mem_Write+0x258>)
 800463c:	400a      	ands	r2, r1
 800463e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2241      	movs	r2, #65	; 0x41
 8004644:	2120      	movs	r1, #32
 8004646:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2242      	movs	r2, #66	; 0x42
 800464c:	2100      	movs	r1, #0
 800464e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2240      	movs	r2, #64	; 0x40
 8004654:	2100      	movs	r1, #0
 8004656:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004658:	2300      	movs	r3, #0
 800465a:	e000      	b.n	800465e <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 800465c:	2302      	movs	r3, #2
  }
}
 800465e:	0018      	movs	r0, r3
 8004660:	46bd      	mov	sp, r7
 8004662:	b007      	add	sp, #28
 8004664:	bd90      	pop	{r4, r7, pc}
 8004666:	46c0      	nop			; (mov r8, r8)
 8004668:	fe00e800 	.word	0xfe00e800

0800466c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800466c:	b590      	push	{r4, r7, lr}
 800466e:	b089      	sub	sp, #36	; 0x24
 8004670:	af02      	add	r7, sp, #8
 8004672:	60f8      	str	r0, [r7, #12]
 8004674:	000c      	movs	r4, r1
 8004676:	0010      	movs	r0, r2
 8004678:	0019      	movs	r1, r3
 800467a:	230a      	movs	r3, #10
 800467c:	18fb      	adds	r3, r7, r3
 800467e:	1c22      	adds	r2, r4, #0
 8004680:	801a      	strh	r2, [r3, #0]
 8004682:	2308      	movs	r3, #8
 8004684:	18fb      	adds	r3, r7, r3
 8004686:	1c02      	adds	r2, r0, #0
 8004688:	801a      	strh	r2, [r3, #0]
 800468a:	1dbb      	adds	r3, r7, #6
 800468c:	1c0a      	adds	r2, r1, #0
 800468e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2241      	movs	r2, #65	; 0x41
 8004694:	5c9b      	ldrb	r3, [r3, r2]
 8004696:	b2db      	uxtb	r3, r3
 8004698:	2b20      	cmp	r3, #32
 800469a:	d000      	beq.n	800469e <HAL_I2C_Mem_Read+0x32>
 800469c:	e110      	b.n	80048c0 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 800469e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d004      	beq.n	80046ae <HAL_I2C_Mem_Read+0x42>
 80046a4:	232c      	movs	r3, #44	; 0x2c
 80046a6:	18fb      	adds	r3, r7, r3
 80046a8:	881b      	ldrh	r3, [r3, #0]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d105      	bne.n	80046ba <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2280      	movs	r2, #128	; 0x80
 80046b2:	0092      	lsls	r2, r2, #2
 80046b4:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e103      	b.n	80048c2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2240      	movs	r2, #64	; 0x40
 80046be:	5c9b      	ldrb	r3, [r3, r2]
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d101      	bne.n	80046c8 <HAL_I2C_Mem_Read+0x5c>
 80046c4:	2302      	movs	r3, #2
 80046c6:	e0fc      	b.n	80048c2 <HAL_I2C_Mem_Read+0x256>
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2240      	movs	r2, #64	; 0x40
 80046cc:	2101      	movs	r1, #1
 80046ce:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80046d0:	f7ff facc 	bl	8003c6c <HAL_GetTick>
 80046d4:	0003      	movs	r3, r0
 80046d6:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80046d8:	2380      	movs	r3, #128	; 0x80
 80046da:	0219      	lsls	r1, r3, #8
 80046dc:	68f8      	ldr	r0, [r7, #12]
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	9300      	str	r3, [sp, #0]
 80046e2:	2319      	movs	r3, #25
 80046e4:	2201      	movs	r2, #1
 80046e6:	f000 f9dd 	bl	8004aa4 <I2C_WaitOnFlagUntilTimeout>
 80046ea:	1e03      	subs	r3, r0, #0
 80046ec:	d001      	beq.n	80046f2 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e0e7      	b.n	80048c2 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2241      	movs	r2, #65	; 0x41
 80046f6:	2122      	movs	r1, #34	; 0x22
 80046f8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2242      	movs	r2, #66	; 0x42
 80046fe:	2140      	movs	r1, #64	; 0x40
 8004700:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2200      	movs	r2, #0
 8004706:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800470c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	222c      	movs	r2, #44	; 0x2c
 8004712:	18ba      	adds	r2, r7, r2
 8004714:	8812      	ldrh	r2, [r2, #0]
 8004716:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800471e:	1dbb      	adds	r3, r7, #6
 8004720:	881c      	ldrh	r4, [r3, #0]
 8004722:	2308      	movs	r3, #8
 8004724:	18fb      	adds	r3, r7, r3
 8004726:	881a      	ldrh	r2, [r3, #0]
 8004728:	230a      	movs	r3, #10
 800472a:	18fb      	adds	r3, r7, r3
 800472c:	8819      	ldrh	r1, [r3, #0]
 800472e:	68f8      	ldr	r0, [r7, #12]
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	9301      	str	r3, [sp, #4]
 8004734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004736:	9300      	str	r3, [sp, #0]
 8004738:	0023      	movs	r3, r4
 800473a:	f000 f92f 	bl	800499c <I2C_RequestMemoryRead>
 800473e:	1e03      	subs	r3, r0, #0
 8004740:	d005      	beq.n	800474e <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2240      	movs	r2, #64	; 0x40
 8004746:	2100      	movs	r1, #0
 8004748:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e0b9      	b.n	80048c2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004752:	b29b      	uxth	r3, r3
 8004754:	2bff      	cmp	r3, #255	; 0xff
 8004756:	d911      	bls.n	800477c <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	22ff      	movs	r2, #255	; 0xff
 800475c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004762:	b2da      	uxtb	r2, r3
 8004764:	2380      	movs	r3, #128	; 0x80
 8004766:	045c      	lsls	r4, r3, #17
 8004768:	230a      	movs	r3, #10
 800476a:	18fb      	adds	r3, r7, r3
 800476c:	8819      	ldrh	r1, [r3, #0]
 800476e:	68f8      	ldr	r0, [r7, #12]
 8004770:	4b56      	ldr	r3, [pc, #344]	; (80048cc <HAL_I2C_Mem_Read+0x260>)
 8004772:	9300      	str	r3, [sp, #0]
 8004774:	0023      	movs	r3, r4
 8004776:	f000 fac9 	bl	8004d0c <I2C_TransferConfig>
 800477a:	e012      	b.n	80047a2 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004780:	b29a      	uxth	r2, r3
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800478a:	b2da      	uxtb	r2, r3
 800478c:	2380      	movs	r3, #128	; 0x80
 800478e:	049c      	lsls	r4, r3, #18
 8004790:	230a      	movs	r3, #10
 8004792:	18fb      	adds	r3, r7, r3
 8004794:	8819      	ldrh	r1, [r3, #0]
 8004796:	68f8      	ldr	r0, [r7, #12]
 8004798:	4b4c      	ldr	r3, [pc, #304]	; (80048cc <HAL_I2C_Mem_Read+0x260>)
 800479a:	9300      	str	r3, [sp, #0]
 800479c:	0023      	movs	r3, r4
 800479e:	f000 fab5 	bl	8004d0c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80047a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047a4:	68f8      	ldr	r0, [r7, #12]
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	9300      	str	r3, [sp, #0]
 80047aa:	0013      	movs	r3, r2
 80047ac:	2200      	movs	r2, #0
 80047ae:	2104      	movs	r1, #4
 80047b0:	f000 f978 	bl	8004aa4 <I2C_WaitOnFlagUntilTimeout>
 80047b4:	1e03      	subs	r3, r0, #0
 80047b6:	d001      	beq.n	80047bc <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e082      	b.n	80048c2 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c6:	b2d2      	uxtb	r2, r2
 80047c8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ce:	1c5a      	adds	r2, r3, #1
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047d8:	3b01      	subs	r3, #1
 80047da:	b29a      	uxth	r2, r3
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e4:	b29b      	uxth	r3, r3
 80047e6:	3b01      	subs	r3, #1
 80047e8:	b29a      	uxth	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d03a      	beq.n	800486e <HAL_I2C_Mem_Read+0x202>
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d136      	bne.n	800486e <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004800:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004802:	68f8      	ldr	r0, [r7, #12]
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	9300      	str	r3, [sp, #0]
 8004808:	0013      	movs	r3, r2
 800480a:	2200      	movs	r2, #0
 800480c:	2180      	movs	r1, #128	; 0x80
 800480e:	f000 f949 	bl	8004aa4 <I2C_WaitOnFlagUntilTimeout>
 8004812:	1e03      	subs	r3, r0, #0
 8004814:	d001      	beq.n	800481a <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e053      	b.n	80048c2 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800481e:	b29b      	uxth	r3, r3
 8004820:	2bff      	cmp	r3, #255	; 0xff
 8004822:	d911      	bls.n	8004848 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	22ff      	movs	r2, #255	; 0xff
 8004828:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800482e:	b2da      	uxtb	r2, r3
 8004830:	2380      	movs	r3, #128	; 0x80
 8004832:	045c      	lsls	r4, r3, #17
 8004834:	230a      	movs	r3, #10
 8004836:	18fb      	adds	r3, r7, r3
 8004838:	8819      	ldrh	r1, [r3, #0]
 800483a:	68f8      	ldr	r0, [r7, #12]
 800483c:	2300      	movs	r3, #0
 800483e:	9300      	str	r3, [sp, #0]
 8004840:	0023      	movs	r3, r4
 8004842:	f000 fa63 	bl	8004d0c <I2C_TransferConfig>
 8004846:	e012      	b.n	800486e <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800484c:	b29a      	uxth	r2, r3
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004856:	b2da      	uxtb	r2, r3
 8004858:	2380      	movs	r3, #128	; 0x80
 800485a:	049c      	lsls	r4, r3, #18
 800485c:	230a      	movs	r3, #10
 800485e:	18fb      	adds	r3, r7, r3
 8004860:	8819      	ldrh	r1, [r3, #0]
 8004862:	68f8      	ldr	r0, [r7, #12]
 8004864:	2300      	movs	r3, #0
 8004866:	9300      	str	r3, [sp, #0]
 8004868:	0023      	movs	r3, r4
 800486a:	f000 fa4f 	bl	8004d0c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004872:	b29b      	uxth	r3, r3
 8004874:	2b00      	cmp	r3, #0
 8004876:	d194      	bne.n	80047a2 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004878:	697a      	ldr	r2, [r7, #20]
 800487a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	0018      	movs	r0, r3
 8004880:	f000 f98e 	bl	8004ba0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004884:	1e03      	subs	r3, r0, #0
 8004886:	d001      	beq.n	800488c <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e01a      	b.n	80048c2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2220      	movs	r2, #32
 8004892:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	685a      	ldr	r2, [r3, #4]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	490c      	ldr	r1, [pc, #48]	; (80048d0 <HAL_I2C_Mem_Read+0x264>)
 80048a0:	400a      	ands	r2, r1
 80048a2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2241      	movs	r2, #65	; 0x41
 80048a8:	2120      	movs	r1, #32
 80048aa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2242      	movs	r2, #66	; 0x42
 80048b0:	2100      	movs	r1, #0
 80048b2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2240      	movs	r2, #64	; 0x40
 80048b8:	2100      	movs	r1, #0
 80048ba:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80048bc:	2300      	movs	r3, #0
 80048be:	e000      	b.n	80048c2 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80048c0:	2302      	movs	r3, #2
  }
}
 80048c2:	0018      	movs	r0, r3
 80048c4:	46bd      	mov	sp, r7
 80048c6:	b007      	add	sp, #28
 80048c8:	bd90      	pop	{r4, r7, pc}
 80048ca:	46c0      	nop			; (mov r8, r8)
 80048cc:	80002400 	.word	0x80002400
 80048d0:	fe00e800 	.word	0xfe00e800

080048d4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80048d4:	b5b0      	push	{r4, r5, r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af02      	add	r7, sp, #8
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	000c      	movs	r4, r1
 80048de:	0010      	movs	r0, r2
 80048e0:	0019      	movs	r1, r3
 80048e2:	250a      	movs	r5, #10
 80048e4:	197b      	adds	r3, r7, r5
 80048e6:	1c22      	adds	r2, r4, #0
 80048e8:	801a      	strh	r2, [r3, #0]
 80048ea:	2308      	movs	r3, #8
 80048ec:	18fb      	adds	r3, r7, r3
 80048ee:	1c02      	adds	r2, r0, #0
 80048f0:	801a      	strh	r2, [r3, #0]
 80048f2:	1dbb      	adds	r3, r7, #6
 80048f4:	1c0a      	adds	r2, r1, #0
 80048f6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80048f8:	1dbb      	adds	r3, r7, #6
 80048fa:	881b      	ldrh	r3, [r3, #0]
 80048fc:	b2da      	uxtb	r2, r3
 80048fe:	2380      	movs	r3, #128	; 0x80
 8004900:	045c      	lsls	r4, r3, #17
 8004902:	197b      	adds	r3, r7, r5
 8004904:	8819      	ldrh	r1, [r3, #0]
 8004906:	68f8      	ldr	r0, [r7, #12]
 8004908:	4b23      	ldr	r3, [pc, #140]	; (8004998 <I2C_RequestMemoryWrite+0xc4>)
 800490a:	9300      	str	r3, [sp, #0]
 800490c:	0023      	movs	r3, r4
 800490e:	f000 f9fd 	bl	8004d0c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004912:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004914:	6a39      	ldr	r1, [r7, #32]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	0018      	movs	r0, r3
 800491a:	f000 f902 	bl	8004b22 <I2C_WaitOnTXISFlagUntilTimeout>
 800491e:	1e03      	subs	r3, r0, #0
 8004920:	d001      	beq.n	8004926 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8004922:	2301      	movs	r3, #1
 8004924:	e033      	b.n	800498e <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004926:	1dbb      	adds	r3, r7, #6
 8004928:	881b      	ldrh	r3, [r3, #0]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d107      	bne.n	800493e <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800492e:	2308      	movs	r3, #8
 8004930:	18fb      	adds	r3, r7, r3
 8004932:	881b      	ldrh	r3, [r3, #0]
 8004934:	b2da      	uxtb	r2, r3
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	629a      	str	r2, [r3, #40]	; 0x28
 800493c:	e019      	b.n	8004972 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800493e:	2308      	movs	r3, #8
 8004940:	18fb      	adds	r3, r7, r3
 8004942:	881b      	ldrh	r3, [r3, #0]
 8004944:	0a1b      	lsrs	r3, r3, #8
 8004946:	b29b      	uxth	r3, r3
 8004948:	b2da      	uxtb	r2, r3
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004950:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004952:	6a39      	ldr	r1, [r7, #32]
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	0018      	movs	r0, r3
 8004958:	f000 f8e3 	bl	8004b22 <I2C_WaitOnTXISFlagUntilTimeout>
 800495c:	1e03      	subs	r3, r0, #0
 800495e:	d001      	beq.n	8004964 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e014      	b.n	800498e <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004964:	2308      	movs	r3, #8
 8004966:	18fb      	adds	r3, r7, r3
 8004968:	881b      	ldrh	r3, [r3, #0]
 800496a:	b2da      	uxtb	r2, r3
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004972:	6a3a      	ldr	r2, [r7, #32]
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004978:	9300      	str	r3, [sp, #0]
 800497a:	0013      	movs	r3, r2
 800497c:	2200      	movs	r2, #0
 800497e:	2180      	movs	r1, #128	; 0x80
 8004980:	f000 f890 	bl	8004aa4 <I2C_WaitOnFlagUntilTimeout>
 8004984:	1e03      	subs	r3, r0, #0
 8004986:	d001      	beq.n	800498c <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e000      	b.n	800498e <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 800498c:	2300      	movs	r3, #0
}
 800498e:	0018      	movs	r0, r3
 8004990:	46bd      	mov	sp, r7
 8004992:	b004      	add	sp, #16
 8004994:	bdb0      	pop	{r4, r5, r7, pc}
 8004996:	46c0      	nop			; (mov r8, r8)
 8004998:	80002000 	.word	0x80002000

0800499c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800499c:	b5b0      	push	{r4, r5, r7, lr}
 800499e:	b086      	sub	sp, #24
 80049a0:	af02      	add	r7, sp, #8
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	000c      	movs	r4, r1
 80049a6:	0010      	movs	r0, r2
 80049a8:	0019      	movs	r1, r3
 80049aa:	250a      	movs	r5, #10
 80049ac:	197b      	adds	r3, r7, r5
 80049ae:	1c22      	adds	r2, r4, #0
 80049b0:	801a      	strh	r2, [r3, #0]
 80049b2:	2308      	movs	r3, #8
 80049b4:	18fb      	adds	r3, r7, r3
 80049b6:	1c02      	adds	r2, r0, #0
 80049b8:	801a      	strh	r2, [r3, #0]
 80049ba:	1dbb      	adds	r3, r7, #6
 80049bc:	1c0a      	adds	r2, r1, #0
 80049be:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80049c0:	1dbb      	adds	r3, r7, #6
 80049c2:	881b      	ldrh	r3, [r3, #0]
 80049c4:	b2da      	uxtb	r2, r3
 80049c6:	197b      	adds	r3, r7, r5
 80049c8:	8819      	ldrh	r1, [r3, #0]
 80049ca:	68f8      	ldr	r0, [r7, #12]
 80049cc:	4b23      	ldr	r3, [pc, #140]	; (8004a5c <I2C_RequestMemoryRead+0xc0>)
 80049ce:	9300      	str	r3, [sp, #0]
 80049d0:	2300      	movs	r3, #0
 80049d2:	f000 f99b 	bl	8004d0c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049d8:	6a39      	ldr	r1, [r7, #32]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	0018      	movs	r0, r3
 80049de:	f000 f8a0 	bl	8004b22 <I2C_WaitOnTXISFlagUntilTimeout>
 80049e2:	1e03      	subs	r3, r0, #0
 80049e4:	d001      	beq.n	80049ea <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e033      	b.n	8004a52 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049ea:	1dbb      	adds	r3, r7, #6
 80049ec:	881b      	ldrh	r3, [r3, #0]
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d107      	bne.n	8004a02 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80049f2:	2308      	movs	r3, #8
 80049f4:	18fb      	adds	r3, r7, r3
 80049f6:	881b      	ldrh	r3, [r3, #0]
 80049f8:	b2da      	uxtb	r2, r3
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	629a      	str	r2, [r3, #40]	; 0x28
 8004a00:	e019      	b.n	8004a36 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004a02:	2308      	movs	r3, #8
 8004a04:	18fb      	adds	r3, r7, r3
 8004a06:	881b      	ldrh	r3, [r3, #0]
 8004a08:	0a1b      	lsrs	r3, r3, #8
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	b2da      	uxtb	r2, r3
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a16:	6a39      	ldr	r1, [r7, #32]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	0018      	movs	r0, r3
 8004a1c:	f000 f881 	bl	8004b22 <I2C_WaitOnTXISFlagUntilTimeout>
 8004a20:	1e03      	subs	r3, r0, #0
 8004a22:	d001      	beq.n	8004a28 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e014      	b.n	8004a52 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004a28:	2308      	movs	r3, #8
 8004a2a:	18fb      	adds	r3, r7, r3
 8004a2c:	881b      	ldrh	r3, [r3, #0]
 8004a2e:	b2da      	uxtb	r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004a36:	6a3a      	ldr	r2, [r7, #32]
 8004a38:	68f8      	ldr	r0, [r7, #12]
 8004a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a3c:	9300      	str	r3, [sp, #0]
 8004a3e:	0013      	movs	r3, r2
 8004a40:	2200      	movs	r2, #0
 8004a42:	2140      	movs	r1, #64	; 0x40
 8004a44:	f000 f82e 	bl	8004aa4 <I2C_WaitOnFlagUntilTimeout>
 8004a48:	1e03      	subs	r3, r0, #0
 8004a4a:	d001      	beq.n	8004a50 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	e000      	b.n	8004a52 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8004a50:	2300      	movs	r3, #0
}
 8004a52:	0018      	movs	r0, r3
 8004a54:	46bd      	mov	sp, r7
 8004a56:	b004      	add	sp, #16
 8004a58:	bdb0      	pop	{r4, r5, r7, pc}
 8004a5a:	46c0      	nop			; (mov r8, r8)
 8004a5c:	80002000 	.word	0x80002000

08004a60 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	699b      	ldr	r3, [r3, #24]
 8004a6e:	2202      	movs	r2, #2
 8004a70:	4013      	ands	r3, r2
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d103      	bne.n	8004a7e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	699b      	ldr	r3, [r3, #24]
 8004a84:	2201      	movs	r2, #1
 8004a86:	4013      	ands	r3, r2
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d007      	beq.n	8004a9c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	699a      	ldr	r2, [r3, #24]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2101      	movs	r1, #1
 8004a98:	430a      	orrs	r2, r1
 8004a9a:	619a      	str	r2, [r3, #24]
  }
}
 8004a9c:	46c0      	nop			; (mov r8, r8)
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	b002      	add	sp, #8
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	603b      	str	r3, [r7, #0]
 8004ab0:	1dfb      	adds	r3, r7, #7
 8004ab2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ab4:	e021      	b.n	8004afa <I2C_WaitOnFlagUntilTimeout+0x56>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	3301      	adds	r3, #1
 8004aba:	d01e      	beq.n	8004afa <I2C_WaitOnFlagUntilTimeout+0x56>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004abc:	f7ff f8d6 	bl	8003c6c <HAL_GetTick>
 8004ac0:	0002      	movs	r2, r0
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	1ad3      	subs	r3, r2, r3
 8004ac6:	683a      	ldr	r2, [r7, #0]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d302      	bcc.n	8004ad2 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d113      	bne.n	8004afa <I2C_WaitOnFlagUntilTimeout+0x56>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ad6:	2220      	movs	r2, #32
 8004ad8:	431a      	orrs	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2241      	movs	r2, #65	; 0x41
 8004ae2:	2120      	movs	r1, #32
 8004ae4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2242      	movs	r2, #66	; 0x42
 8004aea:	2100      	movs	r1, #0
 8004aec:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2240      	movs	r2, #64	; 0x40
 8004af2:	2100      	movs	r1, #0
 8004af4:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e00f      	b.n	8004b1a <I2C_WaitOnFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	699b      	ldr	r3, [r3, #24]
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	4013      	ands	r3, r2
 8004b04:	68ba      	ldr	r2, [r7, #8]
 8004b06:	1ad3      	subs	r3, r2, r3
 8004b08:	425a      	negs	r2, r3
 8004b0a:	4153      	adcs	r3, r2
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	001a      	movs	r2, r3
 8004b10:	1dfb      	adds	r3, r7, #7
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d0ce      	beq.n	8004ab6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	0018      	movs	r0, r3
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	b004      	add	sp, #16
 8004b20:	bd80      	pop	{r7, pc}

08004b22 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b084      	sub	sp, #16
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	60f8      	str	r0, [r7, #12]
 8004b2a:	60b9      	str	r1, [r7, #8]
 8004b2c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b2e:	e02b      	b.n	8004b88 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  {
    /* Check if a NACK is detected */

	  if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	68b9      	ldr	r1, [r7, #8]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	0018      	movs	r0, r3
 8004b38:	f000 f86e 	bl	8004c18 <I2C_IsAcknowledgeFailed>
 8004b3c:	1e03      	subs	r3, r0, #0
 8004b3e:	d001      	beq.n	8004b44 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e029      	b.n	8004b98 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	3301      	adds	r3, #1
 8004b48:	d01e      	beq.n	8004b88 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b4a:	f7ff f88f 	bl	8003c6c <HAL_GetTick>
 8004b4e:	0002      	movs	r2, r0
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	68ba      	ldr	r2, [r7, #8]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d302      	bcc.n	8004b60 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d113      	bne.n	8004b88 <I2C_WaitOnTXISFlagUntilTimeout+0x66>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b64:	2220      	movs	r2, #32
 8004b66:	431a      	orrs	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2241      	movs	r2, #65	; 0x41
 8004b70:	2120      	movs	r1, #32
 8004b72:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2242      	movs	r2, #66	; 0x42
 8004b78:	2100      	movs	r1, #0
 8004b7a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	2240      	movs	r2, #64	; 0x40
 8004b80:	2100      	movs	r1, #0
 8004b82:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e007      	b.n	8004b98 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	699b      	ldr	r3, [r3, #24]
 8004b8e:	2202      	movs	r2, #2
 8004b90:	4013      	ands	r3, r2
 8004b92:	2b02      	cmp	r3, #2
 8004b94:	d1cc      	bne.n	8004b30 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	0018      	movs	r0, r3
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	b004      	add	sp, #16
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b084      	sub	sp, #16
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004bac:	e028      	b.n	8004c00 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bae:	687a      	ldr	r2, [r7, #4]
 8004bb0:	68b9      	ldr	r1, [r7, #8]
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	0018      	movs	r0, r3
 8004bb6:	f000 f82f 	bl	8004c18 <I2C_IsAcknowledgeFailed>
 8004bba:	1e03      	subs	r3, r0, #0
 8004bbc:	d001      	beq.n	8004bc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e026      	b.n	8004c10 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bc2:	f7ff f853 	bl	8003c6c <HAL_GetTick>
 8004bc6:	0002      	movs	r2, r0
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	1ad3      	subs	r3, r2, r3
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d302      	bcc.n	8004bd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d113      	bne.n	8004c00 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bdc:	2220      	movs	r2, #32
 8004bde:	431a      	orrs	r2, r3
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2241      	movs	r2, #65	; 0x41
 8004be8:	2120      	movs	r1, #32
 8004bea:	5499      	strb	r1, [r3, r2]
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	2242      	movs	r2, #66	; 0x42
 8004bf0:	2100      	movs	r1, #0
 8004bf2:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2240      	movs	r2, #64	; 0x40
 8004bf8:	2100      	movs	r1, #0
 8004bfa:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e007      	b.n	8004c10 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	699b      	ldr	r3, [r3, #24]
 8004c06:	2220      	movs	r2, #32
 8004c08:	4013      	ands	r3, r2
 8004c0a:	2b20      	cmp	r3, #32
 8004c0c:	d1cf      	bne.n	8004bae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
}
 8004c10:	0018      	movs	r0, r3
 8004c12:	46bd      	mov	sp, r7
 8004c14:	b004      	add	sp, #16
 8004c16:	bd80      	pop	{r7, pc}

08004c18 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b084      	sub	sp, #16
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	699b      	ldr	r3, [r3, #24]
 8004c2a:	2210      	movs	r2, #16
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	2b10      	cmp	r3, #16
 8004c30:	d164      	bne.n	8004cfc <I2C_IsAcknowledgeFailed+0xe4>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	2380      	movs	r3, #128	; 0x80
 8004c3a:	049b      	lsls	r3, r3, #18
 8004c3c:	401a      	ands	r2, r3
 8004c3e:	2380      	movs	r3, #128	; 0x80
 8004c40:	049b      	lsls	r3, r3, #18
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d02b      	beq.n	8004c9e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	685a      	ldr	r2, [r3, #4]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2180      	movs	r1, #128	; 0x80
 8004c52:	01c9      	lsls	r1, r1, #7
 8004c54:	430a      	orrs	r2, r1
 8004c56:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c58:	e021      	b.n	8004c9e <I2C_IsAcknowledgeFailed+0x86>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	d01e      	beq.n	8004c9e <I2C_IsAcknowledgeFailed+0x86>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c60:	f7ff f804 	bl	8003c6c <HAL_GetTick>
 8004c64:	0002      	movs	r2, r0
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	68ba      	ldr	r2, [r7, #8]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d302      	bcc.n	8004c76 <I2C_IsAcknowledgeFailed+0x5e>
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d113      	bne.n	8004c9e <I2C_IsAcknowledgeFailed+0x86>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c7a:	2220      	movs	r2, #32
 8004c7c:	431a      	orrs	r2, r3
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2241      	movs	r2, #65	; 0x41
 8004c86:	2120      	movs	r1, #32
 8004c88:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	2242      	movs	r2, #66	; 0x42
 8004c8e:	2100      	movs	r1, #0
 8004c90:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2240      	movs	r2, #64	; 0x40
 8004c96:	2100      	movs	r1, #0
 8004c98:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e02f      	b.n	8004cfe <I2C_IsAcknowledgeFailed+0xe6>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	699b      	ldr	r3, [r3, #24]
 8004ca4:	2220      	movs	r2, #32
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	2b20      	cmp	r3, #32
 8004caa:	d1d6      	bne.n	8004c5a <I2C_IsAcknowledgeFailed+0x42>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2210      	movs	r2, #16
 8004cb2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	2220      	movs	r2, #32
 8004cba:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	0018      	movs	r0, r3
 8004cc0:	f7ff fece 	bl	8004a60 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	685a      	ldr	r2, [r3, #4]
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	490e      	ldr	r1, [pc, #56]	; (8004d08 <I2C_IsAcknowledgeFailed+0xf0>)
 8004cd0:	400a      	ands	r2, r1
 8004cd2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cd8:	2204      	movs	r2, #4
 8004cda:	431a      	orrs	r2, r3
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2241      	movs	r2, #65	; 0x41
 8004ce4:	2120      	movs	r1, #32
 8004ce6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2242      	movs	r2, #66	; 0x42
 8004cec:	2100      	movs	r1, #0
 8004cee:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2240      	movs	r2, #64	; 0x40
 8004cf4:	2100      	movs	r1, #0
 8004cf6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e000      	b.n	8004cfe <I2C_IsAcknowledgeFailed+0xe6>
  }
  return HAL_OK;
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	0018      	movs	r0, r3
 8004d00:	46bd      	mov	sp, r7
 8004d02:	b004      	add	sp, #16
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	46c0      	nop			; (mov r8, r8)
 8004d08:	fe00e800 	.word	0xfe00e800

08004d0c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004d0c:	b590      	push	{r4, r7, lr}
 8004d0e:	b085      	sub	sp, #20
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	0008      	movs	r0, r1
 8004d16:	0011      	movs	r1, r2
 8004d18:	607b      	str	r3, [r7, #4]
 8004d1a:	240a      	movs	r4, #10
 8004d1c:	193b      	adds	r3, r7, r4
 8004d1e:	1c02      	adds	r2, r0, #0
 8004d20:	801a      	strh	r2, [r3, #0]
 8004d22:	2009      	movs	r0, #9
 8004d24:	183b      	adds	r3, r7, r0
 8004d26:	1c0a      	adds	r2, r1, #0
 8004d28:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	6a3a      	ldr	r2, [r7, #32]
 8004d32:	0d51      	lsrs	r1, r2, #21
 8004d34:	2280      	movs	r2, #128	; 0x80
 8004d36:	00d2      	lsls	r2, r2, #3
 8004d38:	400a      	ands	r2, r1
 8004d3a:	490e      	ldr	r1, [pc, #56]	; (8004d74 <I2C_TransferConfig+0x68>)
 8004d3c:	430a      	orrs	r2, r1
 8004d3e:	43d2      	mvns	r2, r2
 8004d40:	401a      	ands	r2, r3
 8004d42:	0011      	movs	r1, r2
 8004d44:	193b      	adds	r3, r7, r4
 8004d46:	881b      	ldrh	r3, [r3, #0]
 8004d48:	059b      	lsls	r3, r3, #22
 8004d4a:	0d9a      	lsrs	r2, r3, #22
 8004d4c:	183b      	adds	r3, r7, r0
 8004d4e:	781b      	ldrb	r3, [r3, #0]
 8004d50:	0418      	lsls	r0, r3, #16
 8004d52:	23ff      	movs	r3, #255	; 0xff
 8004d54:	041b      	lsls	r3, r3, #16
 8004d56:	4003      	ands	r3, r0
 8004d58:	431a      	orrs	r2, r3
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	431a      	orrs	r2, r3
 8004d5e:	6a3b      	ldr	r3, [r7, #32]
 8004d60:	431a      	orrs	r2, r3
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	430a      	orrs	r2, r1
 8004d68:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8004d6a:	46c0      	nop			; (mov r8, r8)
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	b005      	add	sp, #20
 8004d70:	bd90      	pop	{r4, r7, pc}
 8004d72:	46c0      	nop			; (mov r8, r8)
 8004d74:	03ff63ff 	.word	0x03ff63ff

08004d78 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2241      	movs	r2, #65	; 0x41
 8004d86:	5c9b      	ldrb	r3, [r3, r2]
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	2b20      	cmp	r3, #32
 8004d8c:	d138      	bne.n	8004e00 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2240      	movs	r2, #64	; 0x40
 8004d92:	5c9b      	ldrb	r3, [r3, r2]
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d101      	bne.n	8004d9c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004d98:	2302      	movs	r3, #2
 8004d9a:	e032      	b.n	8004e02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2240      	movs	r2, #64	; 0x40
 8004da0:	2101      	movs	r1, #1
 8004da2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2241      	movs	r2, #65	; 0x41
 8004da8:	2124      	movs	r1, #36	; 0x24
 8004daa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2101      	movs	r1, #1
 8004db8:	438a      	bics	r2, r1
 8004dba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4911      	ldr	r1, [pc, #68]	; (8004e0c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8004dc8:	400a      	ands	r2, r1
 8004dca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	6819      	ldr	r1, [r3, #0]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	683a      	ldr	r2, [r7, #0]
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2101      	movs	r1, #1
 8004de8:	430a      	orrs	r2, r1
 8004dea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2241      	movs	r2, #65	; 0x41
 8004df0:	2120      	movs	r1, #32
 8004df2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2240      	movs	r2, #64	; 0x40
 8004df8:	2100      	movs	r1, #0
 8004dfa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	e000      	b.n	8004e02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004e00:	2302      	movs	r3, #2
  }
}
 8004e02:	0018      	movs	r0, r3
 8004e04:	46bd      	mov	sp, r7
 8004e06:	b002      	add	sp, #8
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	46c0      	nop			; (mov r8, r8)
 8004e0c:	ffffefff 	.word	0xffffefff

08004e10 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b084      	sub	sp, #16
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2241      	movs	r2, #65	; 0x41
 8004e1e:	5c9b      	ldrb	r3, [r3, r2]
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	2b20      	cmp	r3, #32
 8004e24:	d139      	bne.n	8004e9a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2240      	movs	r2, #64	; 0x40
 8004e2a:	5c9b      	ldrb	r3, [r3, r2]
 8004e2c:	2b01      	cmp	r3, #1
 8004e2e:	d101      	bne.n	8004e34 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004e30:	2302      	movs	r3, #2
 8004e32:	e033      	b.n	8004e9c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2240      	movs	r2, #64	; 0x40
 8004e38:	2101      	movs	r1, #1
 8004e3a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2241      	movs	r2, #65	; 0x41
 8004e40:	2124      	movs	r1, #36	; 0x24
 8004e42:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	2101      	movs	r1, #1
 8004e50:	438a      	bics	r2, r1
 8004e52:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	4a11      	ldr	r2, [pc, #68]	; (8004ea4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004e60:	4013      	ands	r3, r2
 8004e62:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	021b      	lsls	r3, r3, #8
 8004e68:	68fa      	ldr	r2, [r7, #12]
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	68fa      	ldr	r2, [r7, #12]
 8004e74:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2101      	movs	r1, #1
 8004e82:	430a      	orrs	r2, r1
 8004e84:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2241      	movs	r2, #65	; 0x41
 8004e8a:	2120      	movs	r1, #32
 8004e8c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2240      	movs	r2, #64	; 0x40
 8004e92:	2100      	movs	r1, #0
 8004e94:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004e96:	2300      	movs	r3, #0
 8004e98:	e000      	b.n	8004e9c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004e9a:	2302      	movs	r3, #2
  }
}
 8004e9c:	0018      	movs	r0, r3
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	b004      	add	sp, #16
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	fffff0ff 	.word	0xfffff0ff

08004ea8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b088      	sub	sp, #32
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d102      	bne.n	8004ebc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	f000 fb76 	bl	80055a8 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	d100      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x20>
 8004ec6:	e08e      	b.n	8004fe6 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004ec8:	4bc5      	ldr	r3, [pc, #788]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	220c      	movs	r2, #12
 8004ece:	4013      	ands	r3, r2
 8004ed0:	2b04      	cmp	r3, #4
 8004ed2:	d00e      	beq.n	8004ef2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004ed4:	4bc2      	ldr	r3, [pc, #776]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	220c      	movs	r2, #12
 8004eda:	4013      	ands	r3, r2
 8004edc:	2b08      	cmp	r3, #8
 8004ede:	d117      	bne.n	8004f10 <HAL_RCC_OscConfig+0x68>
 8004ee0:	4bbf      	ldr	r3, [pc, #764]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004ee2:	685a      	ldr	r2, [r3, #4]
 8004ee4:	23c0      	movs	r3, #192	; 0xc0
 8004ee6:	025b      	lsls	r3, r3, #9
 8004ee8:	401a      	ands	r2, r3
 8004eea:	2380      	movs	r3, #128	; 0x80
 8004eec:	025b      	lsls	r3, r3, #9
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d10e      	bne.n	8004f10 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ef2:	4bbb      	ldr	r3, [pc, #748]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	2380      	movs	r3, #128	; 0x80
 8004ef8:	029b      	lsls	r3, r3, #10
 8004efa:	4013      	ands	r3, r2
 8004efc:	d100      	bne.n	8004f00 <HAL_RCC_OscConfig+0x58>
 8004efe:	e071      	b.n	8004fe4 <HAL_RCC_OscConfig+0x13c>
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d000      	beq.n	8004f0a <HAL_RCC_OscConfig+0x62>
 8004f08:	e06c      	b.n	8004fe4 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	f000 fb4c 	bl	80055a8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	2b01      	cmp	r3, #1
 8004f16:	d107      	bne.n	8004f28 <HAL_RCC_OscConfig+0x80>
 8004f18:	4bb1      	ldr	r3, [pc, #708]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	4bb0      	ldr	r3, [pc, #704]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004f1e:	2180      	movs	r1, #128	; 0x80
 8004f20:	0249      	lsls	r1, r1, #9
 8004f22:	430a      	orrs	r2, r1
 8004f24:	601a      	str	r2, [r3, #0]
 8004f26:	e02f      	b.n	8004f88 <HAL_RCC_OscConfig+0xe0>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d10c      	bne.n	8004f4a <HAL_RCC_OscConfig+0xa2>
 8004f30:	4bab      	ldr	r3, [pc, #684]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	4baa      	ldr	r3, [pc, #680]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004f36:	49ab      	ldr	r1, [pc, #684]	; (80051e4 <HAL_RCC_OscConfig+0x33c>)
 8004f38:	400a      	ands	r2, r1
 8004f3a:	601a      	str	r2, [r3, #0]
 8004f3c:	4ba8      	ldr	r3, [pc, #672]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	4ba7      	ldr	r3, [pc, #668]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004f42:	49a9      	ldr	r1, [pc, #676]	; (80051e8 <HAL_RCC_OscConfig+0x340>)
 8004f44:	400a      	ands	r2, r1
 8004f46:	601a      	str	r2, [r3, #0]
 8004f48:	e01e      	b.n	8004f88 <HAL_RCC_OscConfig+0xe0>
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	2b05      	cmp	r3, #5
 8004f50:	d10e      	bne.n	8004f70 <HAL_RCC_OscConfig+0xc8>
 8004f52:	4ba3      	ldr	r3, [pc, #652]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	4ba2      	ldr	r3, [pc, #648]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004f58:	2180      	movs	r1, #128	; 0x80
 8004f5a:	02c9      	lsls	r1, r1, #11
 8004f5c:	430a      	orrs	r2, r1
 8004f5e:	601a      	str	r2, [r3, #0]
 8004f60:	4b9f      	ldr	r3, [pc, #636]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	4b9e      	ldr	r3, [pc, #632]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004f66:	2180      	movs	r1, #128	; 0x80
 8004f68:	0249      	lsls	r1, r1, #9
 8004f6a:	430a      	orrs	r2, r1
 8004f6c:	601a      	str	r2, [r3, #0]
 8004f6e:	e00b      	b.n	8004f88 <HAL_RCC_OscConfig+0xe0>
 8004f70:	4b9b      	ldr	r3, [pc, #620]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	4b9a      	ldr	r3, [pc, #616]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004f76:	499b      	ldr	r1, [pc, #620]	; (80051e4 <HAL_RCC_OscConfig+0x33c>)
 8004f78:	400a      	ands	r2, r1
 8004f7a:	601a      	str	r2, [r3, #0]
 8004f7c:	4b98      	ldr	r3, [pc, #608]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	4b97      	ldr	r3, [pc, #604]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004f82:	4999      	ldr	r1, [pc, #612]	; (80051e8 <HAL_RCC_OscConfig+0x340>)
 8004f84:	400a      	ands	r2, r1
 8004f86:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d014      	beq.n	8004fba <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f90:	f7fe fe6c 	bl	8003c6c <HAL_GetTick>
 8004f94:	0003      	movs	r3, r0
 8004f96:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f98:	e008      	b.n	8004fac <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f9a:	f7fe fe67 	bl	8003c6c <HAL_GetTick>
 8004f9e:	0002      	movs	r2, r0
 8004fa0:	69bb      	ldr	r3, [r7, #24]
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	2b64      	cmp	r3, #100	; 0x64
 8004fa6:	d901      	bls.n	8004fac <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8004fa8:	2303      	movs	r3, #3
 8004faa:	e2fd      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004fac:	4b8c      	ldr	r3, [pc, #560]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	2380      	movs	r3, #128	; 0x80
 8004fb2:	029b      	lsls	r3, r3, #10
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	d0f0      	beq.n	8004f9a <HAL_RCC_OscConfig+0xf2>
 8004fb8:	e015      	b.n	8004fe6 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fba:	f7fe fe57 	bl	8003c6c <HAL_GetTick>
 8004fbe:	0003      	movs	r3, r0
 8004fc0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fc2:	e008      	b.n	8004fd6 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004fc4:	f7fe fe52 	bl	8003c6c <HAL_GetTick>
 8004fc8:	0002      	movs	r2, r0
 8004fca:	69bb      	ldr	r3, [r7, #24]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	2b64      	cmp	r3, #100	; 0x64
 8004fd0:	d901      	bls.n	8004fd6 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	e2e8      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004fd6:	4b82      	ldr	r3, [pc, #520]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	2380      	movs	r3, #128	; 0x80
 8004fdc:	029b      	lsls	r3, r3, #10
 8004fde:	4013      	ands	r3, r2
 8004fe0:	d1f0      	bne.n	8004fc4 <HAL_RCC_OscConfig+0x11c>
 8004fe2:	e000      	b.n	8004fe6 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fe4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2202      	movs	r2, #2
 8004fec:	4013      	ands	r3, r2
 8004fee:	d100      	bne.n	8004ff2 <HAL_RCC_OscConfig+0x14a>
 8004ff0:	e06c      	b.n	80050cc <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004ff2:	4b7b      	ldr	r3, [pc, #492]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	220c      	movs	r2, #12
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	d00e      	beq.n	800501a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004ffc:	4b78      	ldr	r3, [pc, #480]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	220c      	movs	r2, #12
 8005002:	4013      	ands	r3, r2
 8005004:	2b08      	cmp	r3, #8
 8005006:	d11f      	bne.n	8005048 <HAL_RCC_OscConfig+0x1a0>
 8005008:	4b75      	ldr	r3, [pc, #468]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 800500a:	685a      	ldr	r2, [r3, #4]
 800500c:	23c0      	movs	r3, #192	; 0xc0
 800500e:	025b      	lsls	r3, r3, #9
 8005010:	401a      	ands	r2, r3
 8005012:	2380      	movs	r3, #128	; 0x80
 8005014:	021b      	lsls	r3, r3, #8
 8005016:	429a      	cmp	r2, r3
 8005018:	d116      	bne.n	8005048 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800501a:	4b71      	ldr	r3, [pc, #452]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	2202      	movs	r2, #2
 8005020:	4013      	ands	r3, r2
 8005022:	d005      	beq.n	8005030 <HAL_RCC_OscConfig+0x188>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	2b01      	cmp	r3, #1
 800502a:	d001      	beq.n	8005030 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800502c:	2301      	movs	r3, #1
 800502e:	e2bb      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005030:	4b6b      	ldr	r3, [pc, #428]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	22f8      	movs	r2, #248	; 0xf8
 8005036:	4393      	bics	r3, r2
 8005038:	0019      	movs	r1, r3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	00da      	lsls	r2, r3, #3
 8005040:	4b67      	ldr	r3, [pc, #412]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8005042:	430a      	orrs	r2, r1
 8005044:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005046:	e041      	b.n	80050cc <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d024      	beq.n	800509a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005050:	4b63      	ldr	r3, [pc, #396]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	4b62      	ldr	r3, [pc, #392]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8005056:	2101      	movs	r1, #1
 8005058:	430a      	orrs	r2, r1
 800505a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800505c:	f7fe fe06 	bl	8003c6c <HAL_GetTick>
 8005060:	0003      	movs	r3, r0
 8005062:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005064:	e008      	b.n	8005078 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005066:	f7fe fe01 	bl	8003c6c <HAL_GetTick>
 800506a:	0002      	movs	r2, r0
 800506c:	69bb      	ldr	r3, [r7, #24]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	2b02      	cmp	r3, #2
 8005072:	d901      	bls.n	8005078 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8005074:	2303      	movs	r3, #3
 8005076:	e297      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005078:	4b59      	ldr	r3, [pc, #356]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	2202      	movs	r2, #2
 800507e:	4013      	ands	r3, r2
 8005080:	d0f1      	beq.n	8005066 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005082:	4b57      	ldr	r3, [pc, #348]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	22f8      	movs	r2, #248	; 0xf8
 8005088:	4393      	bics	r3, r2
 800508a:	0019      	movs	r1, r3
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	691b      	ldr	r3, [r3, #16]
 8005090:	00da      	lsls	r2, r3, #3
 8005092:	4b53      	ldr	r3, [pc, #332]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8005094:	430a      	orrs	r2, r1
 8005096:	601a      	str	r2, [r3, #0]
 8005098:	e018      	b.n	80050cc <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800509a:	4b51      	ldr	r3, [pc, #324]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	4b50      	ldr	r3, [pc, #320]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 80050a0:	2101      	movs	r1, #1
 80050a2:	438a      	bics	r2, r1
 80050a4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050a6:	f7fe fde1 	bl	8003c6c <HAL_GetTick>
 80050aa:	0003      	movs	r3, r0
 80050ac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050ae:	e008      	b.n	80050c2 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80050b0:	f7fe fddc 	bl	8003c6c <HAL_GetTick>
 80050b4:	0002      	movs	r2, r0
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d901      	bls.n	80050c2 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80050be:	2303      	movs	r3, #3
 80050c0:	e272      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80050c2:	4b47      	ldr	r3, [pc, #284]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	2202      	movs	r2, #2
 80050c8:	4013      	ands	r3, r2
 80050ca:	d1f1      	bne.n	80050b0 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	2208      	movs	r2, #8
 80050d2:	4013      	ands	r3, r2
 80050d4:	d036      	beq.n	8005144 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	69db      	ldr	r3, [r3, #28]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d019      	beq.n	8005112 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80050de:	4b40      	ldr	r3, [pc, #256]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 80050e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80050e2:	4b3f      	ldr	r3, [pc, #252]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 80050e4:	2101      	movs	r1, #1
 80050e6:	430a      	orrs	r2, r1
 80050e8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80050ea:	f7fe fdbf 	bl	8003c6c <HAL_GetTick>
 80050ee:	0003      	movs	r3, r0
 80050f0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80050f2:	e008      	b.n	8005106 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80050f4:	f7fe fdba 	bl	8003c6c <HAL_GetTick>
 80050f8:	0002      	movs	r2, r0
 80050fa:	69bb      	ldr	r3, [r7, #24]
 80050fc:	1ad3      	subs	r3, r2, r3
 80050fe:	2b02      	cmp	r3, #2
 8005100:	d901      	bls.n	8005106 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8005102:	2303      	movs	r3, #3
 8005104:	e250      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005106:	4b36      	ldr	r3, [pc, #216]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8005108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510a:	2202      	movs	r2, #2
 800510c:	4013      	ands	r3, r2
 800510e:	d0f1      	beq.n	80050f4 <HAL_RCC_OscConfig+0x24c>
 8005110:	e018      	b.n	8005144 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005112:	4b33      	ldr	r3, [pc, #204]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8005114:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005116:	4b32      	ldr	r3, [pc, #200]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8005118:	2101      	movs	r1, #1
 800511a:	438a      	bics	r2, r1
 800511c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800511e:	f7fe fda5 	bl	8003c6c <HAL_GetTick>
 8005122:	0003      	movs	r3, r0
 8005124:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005126:	e008      	b.n	800513a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005128:	f7fe fda0 	bl	8003c6c <HAL_GetTick>
 800512c:	0002      	movs	r2, r0
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	2b02      	cmp	r3, #2
 8005134:	d901      	bls.n	800513a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e236      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800513a:	4b29      	ldr	r3, [pc, #164]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 800513c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800513e:	2202      	movs	r2, #2
 8005140:	4013      	ands	r3, r2
 8005142:	d1f1      	bne.n	8005128 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2204      	movs	r2, #4
 800514a:	4013      	ands	r3, r2
 800514c:	d100      	bne.n	8005150 <HAL_RCC_OscConfig+0x2a8>
 800514e:	e0b5      	b.n	80052bc <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005150:	201f      	movs	r0, #31
 8005152:	183b      	adds	r3, r7, r0
 8005154:	2200      	movs	r2, #0
 8005156:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005158:	4b21      	ldr	r3, [pc, #132]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 800515a:	69da      	ldr	r2, [r3, #28]
 800515c:	2380      	movs	r3, #128	; 0x80
 800515e:	055b      	lsls	r3, r3, #21
 8005160:	4013      	ands	r3, r2
 8005162:	d110      	bne.n	8005186 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005164:	4b1e      	ldr	r3, [pc, #120]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8005166:	69da      	ldr	r2, [r3, #28]
 8005168:	4b1d      	ldr	r3, [pc, #116]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 800516a:	2180      	movs	r1, #128	; 0x80
 800516c:	0549      	lsls	r1, r1, #21
 800516e:	430a      	orrs	r2, r1
 8005170:	61da      	str	r2, [r3, #28]
 8005172:	4b1b      	ldr	r3, [pc, #108]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 8005174:	69da      	ldr	r2, [r3, #28]
 8005176:	2380      	movs	r3, #128	; 0x80
 8005178:	055b      	lsls	r3, r3, #21
 800517a:	4013      	ands	r3, r2
 800517c:	60fb      	str	r3, [r7, #12]
 800517e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005180:	183b      	adds	r3, r7, r0
 8005182:	2201      	movs	r2, #1
 8005184:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005186:	4b19      	ldr	r3, [pc, #100]	; (80051ec <HAL_RCC_OscConfig+0x344>)
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	2380      	movs	r3, #128	; 0x80
 800518c:	005b      	lsls	r3, r3, #1
 800518e:	4013      	ands	r3, r2
 8005190:	d11a      	bne.n	80051c8 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005192:	4b16      	ldr	r3, [pc, #88]	; (80051ec <HAL_RCC_OscConfig+0x344>)
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	4b15      	ldr	r3, [pc, #84]	; (80051ec <HAL_RCC_OscConfig+0x344>)
 8005198:	2180      	movs	r1, #128	; 0x80
 800519a:	0049      	lsls	r1, r1, #1
 800519c:	430a      	orrs	r2, r1
 800519e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80051a0:	f7fe fd64 	bl	8003c6c <HAL_GetTick>
 80051a4:	0003      	movs	r3, r0
 80051a6:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051a8:	e008      	b.n	80051bc <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80051aa:	f7fe fd5f 	bl	8003c6c <HAL_GetTick>
 80051ae:	0002      	movs	r2, r0
 80051b0:	69bb      	ldr	r3, [r7, #24]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	2b64      	cmp	r3, #100	; 0x64
 80051b6:	d901      	bls.n	80051bc <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e1f5      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051bc:	4b0b      	ldr	r3, [pc, #44]	; (80051ec <HAL_RCC_OscConfig+0x344>)
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	2380      	movs	r3, #128	; 0x80
 80051c2:	005b      	lsls	r3, r3, #1
 80051c4:	4013      	ands	r3, r2
 80051c6:	d0f0      	beq.n	80051aa <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d10f      	bne.n	80051f0 <HAL_RCC_OscConfig+0x348>
 80051d0:	4b03      	ldr	r3, [pc, #12]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 80051d2:	6a1a      	ldr	r2, [r3, #32]
 80051d4:	4b02      	ldr	r3, [pc, #8]	; (80051e0 <HAL_RCC_OscConfig+0x338>)
 80051d6:	2101      	movs	r1, #1
 80051d8:	430a      	orrs	r2, r1
 80051da:	621a      	str	r2, [r3, #32]
 80051dc:	e036      	b.n	800524c <HAL_RCC_OscConfig+0x3a4>
 80051de:	46c0      	nop			; (mov r8, r8)
 80051e0:	40021000 	.word	0x40021000
 80051e4:	fffeffff 	.word	0xfffeffff
 80051e8:	fffbffff 	.word	0xfffbffff
 80051ec:	40007000 	.word	0x40007000
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d10c      	bne.n	8005212 <HAL_RCC_OscConfig+0x36a>
 80051f8:	4bca      	ldr	r3, [pc, #808]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80051fa:	6a1a      	ldr	r2, [r3, #32]
 80051fc:	4bc9      	ldr	r3, [pc, #804]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80051fe:	2101      	movs	r1, #1
 8005200:	438a      	bics	r2, r1
 8005202:	621a      	str	r2, [r3, #32]
 8005204:	4bc7      	ldr	r3, [pc, #796]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005206:	6a1a      	ldr	r2, [r3, #32]
 8005208:	4bc6      	ldr	r3, [pc, #792]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800520a:	2104      	movs	r1, #4
 800520c:	438a      	bics	r2, r1
 800520e:	621a      	str	r2, [r3, #32]
 8005210:	e01c      	b.n	800524c <HAL_RCC_OscConfig+0x3a4>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	2b05      	cmp	r3, #5
 8005218:	d10c      	bne.n	8005234 <HAL_RCC_OscConfig+0x38c>
 800521a:	4bc2      	ldr	r3, [pc, #776]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800521c:	6a1a      	ldr	r2, [r3, #32]
 800521e:	4bc1      	ldr	r3, [pc, #772]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005220:	2104      	movs	r1, #4
 8005222:	430a      	orrs	r2, r1
 8005224:	621a      	str	r2, [r3, #32]
 8005226:	4bbf      	ldr	r3, [pc, #764]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005228:	6a1a      	ldr	r2, [r3, #32]
 800522a:	4bbe      	ldr	r3, [pc, #760]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800522c:	2101      	movs	r1, #1
 800522e:	430a      	orrs	r2, r1
 8005230:	621a      	str	r2, [r3, #32]
 8005232:	e00b      	b.n	800524c <HAL_RCC_OscConfig+0x3a4>
 8005234:	4bbb      	ldr	r3, [pc, #748]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005236:	6a1a      	ldr	r2, [r3, #32]
 8005238:	4bba      	ldr	r3, [pc, #744]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800523a:	2101      	movs	r1, #1
 800523c:	438a      	bics	r2, r1
 800523e:	621a      	str	r2, [r3, #32]
 8005240:	4bb8      	ldr	r3, [pc, #736]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005242:	6a1a      	ldr	r2, [r3, #32]
 8005244:	4bb7      	ldr	r3, [pc, #732]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005246:	2104      	movs	r1, #4
 8005248:	438a      	bics	r2, r1
 800524a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d014      	beq.n	800527e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005254:	f7fe fd0a 	bl	8003c6c <HAL_GetTick>
 8005258:	0003      	movs	r3, r0
 800525a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800525c:	e009      	b.n	8005272 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800525e:	f7fe fd05 	bl	8003c6c <HAL_GetTick>
 8005262:	0002      	movs	r2, r0
 8005264:	69bb      	ldr	r3, [r7, #24]
 8005266:	1ad3      	subs	r3, r2, r3
 8005268:	4aaf      	ldr	r2, [pc, #700]	; (8005528 <HAL_RCC_OscConfig+0x680>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d901      	bls.n	8005272 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800526e:	2303      	movs	r3, #3
 8005270:	e19a      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005272:	4bac      	ldr	r3, [pc, #688]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005274:	6a1b      	ldr	r3, [r3, #32]
 8005276:	2202      	movs	r2, #2
 8005278:	4013      	ands	r3, r2
 800527a:	d0f0      	beq.n	800525e <HAL_RCC_OscConfig+0x3b6>
 800527c:	e013      	b.n	80052a6 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800527e:	f7fe fcf5 	bl	8003c6c <HAL_GetTick>
 8005282:	0003      	movs	r3, r0
 8005284:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005286:	e009      	b.n	800529c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005288:	f7fe fcf0 	bl	8003c6c <HAL_GetTick>
 800528c:	0002      	movs	r2, r0
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	1ad3      	subs	r3, r2, r3
 8005292:	4aa5      	ldr	r2, [pc, #660]	; (8005528 <HAL_RCC_OscConfig+0x680>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d901      	bls.n	800529c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8005298:	2303      	movs	r3, #3
 800529a:	e185      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800529c:	4ba1      	ldr	r3, [pc, #644]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800529e:	6a1b      	ldr	r3, [r3, #32]
 80052a0:	2202      	movs	r2, #2
 80052a2:	4013      	ands	r3, r2
 80052a4:	d1f0      	bne.n	8005288 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80052a6:	231f      	movs	r3, #31
 80052a8:	18fb      	adds	r3, r7, r3
 80052aa:	781b      	ldrb	r3, [r3, #0]
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d105      	bne.n	80052bc <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052b0:	4b9c      	ldr	r3, [pc, #624]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80052b2:	69da      	ldr	r2, [r3, #28]
 80052b4:	4b9b      	ldr	r3, [pc, #620]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80052b6:	499d      	ldr	r1, [pc, #628]	; (800552c <HAL_RCC_OscConfig+0x684>)
 80052b8:	400a      	ands	r2, r1
 80052ba:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	2210      	movs	r2, #16
 80052c2:	4013      	ands	r3, r2
 80052c4:	d063      	beq.n	800538e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	695b      	ldr	r3, [r3, #20]
 80052ca:	2b01      	cmp	r3, #1
 80052cc:	d12a      	bne.n	8005324 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80052ce:	4b95      	ldr	r3, [pc, #596]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80052d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052d2:	4b94      	ldr	r3, [pc, #592]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80052d4:	2104      	movs	r1, #4
 80052d6:	430a      	orrs	r2, r1
 80052d8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80052da:	4b92      	ldr	r3, [pc, #584]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80052dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80052de:	4b91      	ldr	r3, [pc, #580]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80052e0:	2101      	movs	r1, #1
 80052e2:	430a      	orrs	r2, r1
 80052e4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052e6:	f7fe fcc1 	bl	8003c6c <HAL_GetTick>
 80052ea:	0003      	movs	r3, r0
 80052ec:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80052ee:	e008      	b.n	8005302 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80052f0:	f7fe fcbc 	bl	8003c6c <HAL_GetTick>
 80052f4:	0002      	movs	r2, r0
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d901      	bls.n	8005302 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e152      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8005302:	4b88      	ldr	r3, [pc, #544]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005304:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005306:	2202      	movs	r2, #2
 8005308:	4013      	ands	r3, r2
 800530a:	d0f1      	beq.n	80052f0 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800530c:	4b85      	ldr	r3, [pc, #532]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800530e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005310:	22f8      	movs	r2, #248	; 0xf8
 8005312:	4393      	bics	r3, r2
 8005314:	0019      	movs	r1, r3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	699b      	ldr	r3, [r3, #24]
 800531a:	00da      	lsls	r2, r3, #3
 800531c:	4b81      	ldr	r3, [pc, #516]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800531e:	430a      	orrs	r2, r1
 8005320:	635a      	str	r2, [r3, #52]	; 0x34
 8005322:	e034      	b.n	800538e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	695b      	ldr	r3, [r3, #20]
 8005328:	3305      	adds	r3, #5
 800532a:	d111      	bne.n	8005350 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800532c:	4b7d      	ldr	r3, [pc, #500]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800532e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005330:	4b7c      	ldr	r3, [pc, #496]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005332:	2104      	movs	r1, #4
 8005334:	438a      	bics	r2, r1
 8005336:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005338:	4b7a      	ldr	r3, [pc, #488]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800533a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800533c:	22f8      	movs	r2, #248	; 0xf8
 800533e:	4393      	bics	r3, r2
 8005340:	0019      	movs	r1, r3
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	699b      	ldr	r3, [r3, #24]
 8005346:	00da      	lsls	r2, r3, #3
 8005348:	4b76      	ldr	r3, [pc, #472]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800534a:	430a      	orrs	r2, r1
 800534c:	635a      	str	r2, [r3, #52]	; 0x34
 800534e:	e01e      	b.n	800538e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005350:	4b74      	ldr	r3, [pc, #464]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005352:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005354:	4b73      	ldr	r3, [pc, #460]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005356:	2104      	movs	r1, #4
 8005358:	430a      	orrs	r2, r1
 800535a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800535c:	4b71      	ldr	r3, [pc, #452]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800535e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005360:	4b70      	ldr	r3, [pc, #448]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005362:	2101      	movs	r1, #1
 8005364:	438a      	bics	r2, r1
 8005366:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005368:	f7fe fc80 	bl	8003c6c <HAL_GetTick>
 800536c:	0003      	movs	r3, r0
 800536e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005370:	e008      	b.n	8005384 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8005372:	f7fe fc7b 	bl	8003c6c <HAL_GetTick>
 8005376:	0002      	movs	r2, r0
 8005378:	69bb      	ldr	r3, [r7, #24]
 800537a:	1ad3      	subs	r3, r2, r3
 800537c:	2b02      	cmp	r3, #2
 800537e:	d901      	bls.n	8005384 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e111      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005384:	4b67      	ldr	r3, [pc, #412]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005386:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005388:	2202      	movs	r2, #2
 800538a:	4013      	ands	r3, r2
 800538c:	d1f1      	bne.n	8005372 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	2220      	movs	r2, #32
 8005394:	4013      	ands	r3, r2
 8005396:	d05c      	beq.n	8005452 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8005398:	4b62      	ldr	r3, [pc, #392]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	220c      	movs	r2, #12
 800539e:	4013      	ands	r3, r2
 80053a0:	2b0c      	cmp	r3, #12
 80053a2:	d00e      	beq.n	80053c2 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80053a4:	4b5f      	ldr	r3, [pc, #380]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	220c      	movs	r2, #12
 80053aa:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80053ac:	2b08      	cmp	r3, #8
 80053ae:	d114      	bne.n	80053da <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80053b0:	4b5c      	ldr	r3, [pc, #368]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80053b2:	685a      	ldr	r2, [r3, #4]
 80053b4:	23c0      	movs	r3, #192	; 0xc0
 80053b6:	025b      	lsls	r3, r3, #9
 80053b8:	401a      	ands	r2, r3
 80053ba:	23c0      	movs	r3, #192	; 0xc0
 80053bc:	025b      	lsls	r3, r3, #9
 80053be:	429a      	cmp	r2, r3
 80053c0:	d10b      	bne.n	80053da <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80053c2:	4b58      	ldr	r3, [pc, #352]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80053c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053c6:	2380      	movs	r3, #128	; 0x80
 80053c8:	025b      	lsls	r3, r3, #9
 80053ca:	4013      	ands	r3, r2
 80053cc:	d040      	beq.n	8005450 <HAL_RCC_OscConfig+0x5a8>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6a1b      	ldr	r3, [r3, #32]
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d03c      	beq.n	8005450 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80053d6:	2301      	movs	r3, #1
 80053d8:	e0e6      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6a1b      	ldr	r3, [r3, #32]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d01b      	beq.n	800541a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80053e2:	4b50      	ldr	r3, [pc, #320]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80053e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053e6:	4b4f      	ldr	r3, [pc, #316]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80053e8:	2180      	movs	r1, #128	; 0x80
 80053ea:	0249      	lsls	r1, r1, #9
 80053ec:	430a      	orrs	r2, r1
 80053ee:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053f0:	f7fe fc3c 	bl	8003c6c <HAL_GetTick>
 80053f4:	0003      	movs	r3, r0
 80053f6:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80053f8:	e008      	b.n	800540c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80053fa:	f7fe fc37 	bl	8003c6c <HAL_GetTick>
 80053fe:	0002      	movs	r2, r0
 8005400:	69bb      	ldr	r3, [r7, #24]
 8005402:	1ad3      	subs	r3, r2, r3
 8005404:	2b02      	cmp	r3, #2
 8005406:	d901      	bls.n	800540c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	e0cd      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800540c:	4b45      	ldr	r3, [pc, #276]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800540e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005410:	2380      	movs	r3, #128	; 0x80
 8005412:	025b      	lsls	r3, r3, #9
 8005414:	4013      	ands	r3, r2
 8005416:	d0f0      	beq.n	80053fa <HAL_RCC_OscConfig+0x552>
 8005418:	e01b      	b.n	8005452 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800541a:	4b42      	ldr	r3, [pc, #264]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800541c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800541e:	4b41      	ldr	r3, [pc, #260]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005420:	4943      	ldr	r1, [pc, #268]	; (8005530 <HAL_RCC_OscConfig+0x688>)
 8005422:	400a      	ands	r2, r1
 8005424:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005426:	f7fe fc21 	bl	8003c6c <HAL_GetTick>
 800542a:	0003      	movs	r3, r0
 800542c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800542e:	e008      	b.n	8005442 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005430:	f7fe fc1c 	bl	8003c6c <HAL_GetTick>
 8005434:	0002      	movs	r2, r0
 8005436:	69bb      	ldr	r3, [r7, #24]
 8005438:	1ad3      	subs	r3, r2, r3
 800543a:	2b02      	cmp	r3, #2
 800543c:	d901      	bls.n	8005442 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800543e:	2303      	movs	r3, #3
 8005440:	e0b2      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8005442:	4b38      	ldr	r3, [pc, #224]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005444:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005446:	2380      	movs	r3, #128	; 0x80
 8005448:	025b      	lsls	r3, r3, #9
 800544a:	4013      	ands	r3, r2
 800544c:	d1f0      	bne.n	8005430 <HAL_RCC_OscConfig+0x588>
 800544e:	e000      	b.n	8005452 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8005450:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005456:	2b00      	cmp	r3, #0
 8005458:	d100      	bne.n	800545c <HAL_RCC_OscConfig+0x5b4>
 800545a:	e0a4      	b.n	80055a6 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800545c:	4b31      	ldr	r3, [pc, #196]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	220c      	movs	r2, #12
 8005462:	4013      	ands	r3, r2
 8005464:	2b08      	cmp	r3, #8
 8005466:	d100      	bne.n	800546a <HAL_RCC_OscConfig+0x5c2>
 8005468:	e078      	b.n	800555c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800546e:	2b02      	cmp	r3, #2
 8005470:	d14c      	bne.n	800550c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005472:	4b2c      	ldr	r3, [pc, #176]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	4b2b      	ldr	r3, [pc, #172]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005478:	492e      	ldr	r1, [pc, #184]	; (8005534 <HAL_RCC_OscConfig+0x68c>)
 800547a:	400a      	ands	r2, r1
 800547c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800547e:	f7fe fbf5 	bl	8003c6c <HAL_GetTick>
 8005482:	0003      	movs	r3, r0
 8005484:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005486:	e008      	b.n	800549a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005488:	f7fe fbf0 	bl	8003c6c <HAL_GetTick>
 800548c:	0002      	movs	r2, r0
 800548e:	69bb      	ldr	r3, [r7, #24]
 8005490:	1ad3      	subs	r3, r2, r3
 8005492:	2b02      	cmp	r3, #2
 8005494:	d901      	bls.n	800549a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8005496:	2303      	movs	r3, #3
 8005498:	e086      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800549a:	4b22      	ldr	r3, [pc, #136]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	2380      	movs	r3, #128	; 0x80
 80054a0:	049b      	lsls	r3, r3, #18
 80054a2:	4013      	ands	r3, r2
 80054a4:	d1f0      	bne.n	8005488 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054a6:	4b1f      	ldr	r3, [pc, #124]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80054a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054aa:	220f      	movs	r2, #15
 80054ac:	4393      	bics	r3, r2
 80054ae:	0019      	movs	r1, r3
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80054b4:	4b1b      	ldr	r3, [pc, #108]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80054b6:	430a      	orrs	r2, r1
 80054b8:	62da      	str	r2, [r3, #44]	; 0x2c
 80054ba:	4b1a      	ldr	r3, [pc, #104]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	4a1e      	ldr	r2, [pc, #120]	; (8005538 <HAL_RCC_OscConfig+0x690>)
 80054c0:	4013      	ands	r3, r2
 80054c2:	0019      	movs	r1, r3
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054cc:	431a      	orrs	r2, r3
 80054ce:	4b15      	ldr	r3, [pc, #84]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80054d0:	430a      	orrs	r2, r1
 80054d2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054d4:	4b13      	ldr	r3, [pc, #76]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	4b12      	ldr	r3, [pc, #72]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 80054da:	2180      	movs	r1, #128	; 0x80
 80054dc:	0449      	lsls	r1, r1, #17
 80054de:	430a      	orrs	r2, r1
 80054e0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054e2:	f7fe fbc3 	bl	8003c6c <HAL_GetTick>
 80054e6:	0003      	movs	r3, r0
 80054e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054ea:	e008      	b.n	80054fe <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054ec:	f7fe fbbe 	bl	8003c6c <HAL_GetTick>
 80054f0:	0002      	movs	r2, r0
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d901      	bls.n	80054fe <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	e054      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054fe:	4b09      	ldr	r3, [pc, #36]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005500:	681a      	ldr	r2, [r3, #0]
 8005502:	2380      	movs	r3, #128	; 0x80
 8005504:	049b      	lsls	r3, r3, #18
 8005506:	4013      	ands	r3, r2
 8005508:	d0f0      	beq.n	80054ec <HAL_RCC_OscConfig+0x644>
 800550a:	e04c      	b.n	80055a6 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800550c:	4b05      	ldr	r3, [pc, #20]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	4b04      	ldr	r3, [pc, #16]	; (8005524 <HAL_RCC_OscConfig+0x67c>)
 8005512:	4908      	ldr	r1, [pc, #32]	; (8005534 <HAL_RCC_OscConfig+0x68c>)
 8005514:	400a      	ands	r2, r1
 8005516:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005518:	f7fe fba8 	bl	8003c6c <HAL_GetTick>
 800551c:	0003      	movs	r3, r0
 800551e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005520:	e015      	b.n	800554e <HAL_RCC_OscConfig+0x6a6>
 8005522:	46c0      	nop			; (mov r8, r8)
 8005524:	40021000 	.word	0x40021000
 8005528:	00001388 	.word	0x00001388
 800552c:	efffffff 	.word	0xefffffff
 8005530:	fffeffff 	.word	0xfffeffff
 8005534:	feffffff 	.word	0xfeffffff
 8005538:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800553c:	f7fe fb96 	bl	8003c6c <HAL_GetTick>
 8005540:	0002      	movs	r2, r0
 8005542:	69bb      	ldr	r3, [r7, #24]
 8005544:	1ad3      	subs	r3, r2, r3
 8005546:	2b02      	cmp	r3, #2
 8005548:	d901      	bls.n	800554e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800554a:	2303      	movs	r3, #3
 800554c:	e02c      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800554e:	4b18      	ldr	r3, [pc, #96]	; (80055b0 <HAL_RCC_OscConfig+0x708>)
 8005550:	681a      	ldr	r2, [r3, #0]
 8005552:	2380      	movs	r3, #128	; 0x80
 8005554:	049b      	lsls	r3, r3, #18
 8005556:	4013      	ands	r3, r2
 8005558:	d1f0      	bne.n	800553c <HAL_RCC_OscConfig+0x694>
 800555a:	e024      	b.n	80055a6 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005560:	2b01      	cmp	r3, #1
 8005562:	d101      	bne.n	8005568 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e01f      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8005568:	4b11      	ldr	r3, [pc, #68]	; (80055b0 <HAL_RCC_OscConfig+0x708>)
 800556a:	685b      	ldr	r3, [r3, #4]
 800556c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800556e:	4b10      	ldr	r3, [pc, #64]	; (80055b0 <HAL_RCC_OscConfig+0x708>)
 8005570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005572:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005574:	697a      	ldr	r2, [r7, #20]
 8005576:	23c0      	movs	r3, #192	; 0xc0
 8005578:	025b      	lsls	r3, r3, #9
 800557a:	401a      	ands	r2, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005580:	429a      	cmp	r2, r3
 8005582:	d10e      	bne.n	80055a2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005584:	693b      	ldr	r3, [r7, #16]
 8005586:	220f      	movs	r2, #15
 8005588:	401a      	ands	r2, r3
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800558e:	429a      	cmp	r2, r3
 8005590:	d107      	bne.n	80055a2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8005592:	697a      	ldr	r2, [r7, #20]
 8005594:	23f0      	movs	r3, #240	; 0xf0
 8005596:	039b      	lsls	r3, r3, #14
 8005598:	401a      	ands	r2, r3
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800559e:	429a      	cmp	r2, r3
 80055a0:	d001      	beq.n	80055a6 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e000      	b.n	80055a8 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80055a6:	2300      	movs	r3, #0
}
 80055a8:	0018      	movs	r0, r3
 80055aa:	46bd      	mov	sp, r7
 80055ac:	b008      	add	sp, #32
 80055ae:	bd80      	pop	{r7, pc}
 80055b0:	40021000 	.word	0x40021000

080055b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055b4:	b580      	push	{r7, lr}
 80055b6:	b084      	sub	sp, #16
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d101      	bne.n	80055c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055c4:	2301      	movs	r3, #1
 80055c6:	e0bf      	b.n	8005748 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80055c8:	4b61      	ldr	r3, [pc, #388]	; (8005750 <HAL_RCC_ClockConfig+0x19c>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2201      	movs	r2, #1
 80055ce:	4013      	ands	r3, r2
 80055d0:	683a      	ldr	r2, [r7, #0]
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d911      	bls.n	80055fa <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055d6:	4b5e      	ldr	r3, [pc, #376]	; (8005750 <HAL_RCC_ClockConfig+0x19c>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	2201      	movs	r2, #1
 80055dc:	4393      	bics	r3, r2
 80055de:	0019      	movs	r1, r3
 80055e0:	4b5b      	ldr	r3, [pc, #364]	; (8005750 <HAL_RCC_ClockConfig+0x19c>)
 80055e2:	683a      	ldr	r2, [r7, #0]
 80055e4:	430a      	orrs	r2, r1
 80055e6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80055e8:	4b59      	ldr	r3, [pc, #356]	; (8005750 <HAL_RCC_ClockConfig+0x19c>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2201      	movs	r2, #1
 80055ee:	4013      	ands	r3, r2
 80055f0:	683a      	ldr	r2, [r7, #0]
 80055f2:	429a      	cmp	r2, r3
 80055f4:	d001      	beq.n	80055fa <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80055f6:	2301      	movs	r3, #1
 80055f8:	e0a6      	b.n	8005748 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	2202      	movs	r2, #2
 8005600:	4013      	ands	r3, r2
 8005602:	d015      	beq.n	8005630 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2204      	movs	r2, #4
 800560a:	4013      	ands	r3, r2
 800560c:	d006      	beq.n	800561c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800560e:	4b51      	ldr	r3, [pc, #324]	; (8005754 <HAL_RCC_ClockConfig+0x1a0>)
 8005610:	685a      	ldr	r2, [r3, #4]
 8005612:	4b50      	ldr	r3, [pc, #320]	; (8005754 <HAL_RCC_ClockConfig+0x1a0>)
 8005614:	21e0      	movs	r1, #224	; 0xe0
 8005616:	00c9      	lsls	r1, r1, #3
 8005618:	430a      	orrs	r2, r1
 800561a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800561c:	4b4d      	ldr	r3, [pc, #308]	; (8005754 <HAL_RCC_ClockConfig+0x1a0>)
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	22f0      	movs	r2, #240	; 0xf0
 8005622:	4393      	bics	r3, r2
 8005624:	0019      	movs	r1, r3
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	689a      	ldr	r2, [r3, #8]
 800562a:	4b4a      	ldr	r3, [pc, #296]	; (8005754 <HAL_RCC_ClockConfig+0x1a0>)
 800562c:	430a      	orrs	r2, r1
 800562e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	2201      	movs	r2, #1
 8005636:	4013      	ands	r3, r2
 8005638:	d04c      	beq.n	80056d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	2b01      	cmp	r3, #1
 8005640:	d107      	bne.n	8005652 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005642:	4b44      	ldr	r3, [pc, #272]	; (8005754 <HAL_RCC_ClockConfig+0x1a0>)
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	2380      	movs	r3, #128	; 0x80
 8005648:	029b      	lsls	r3, r3, #10
 800564a:	4013      	ands	r3, r2
 800564c:	d120      	bne.n	8005690 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800564e:	2301      	movs	r3, #1
 8005650:	e07a      	b.n	8005748 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	2b02      	cmp	r3, #2
 8005658:	d107      	bne.n	800566a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800565a:	4b3e      	ldr	r3, [pc, #248]	; (8005754 <HAL_RCC_ClockConfig+0x1a0>)
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	2380      	movs	r3, #128	; 0x80
 8005660:	049b      	lsls	r3, r3, #18
 8005662:	4013      	ands	r3, r2
 8005664:	d114      	bne.n	8005690 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005666:	2301      	movs	r3, #1
 8005668:	e06e      	b.n	8005748 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	2b03      	cmp	r3, #3
 8005670:	d107      	bne.n	8005682 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005672:	4b38      	ldr	r3, [pc, #224]	; (8005754 <HAL_RCC_ClockConfig+0x1a0>)
 8005674:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005676:	2380      	movs	r3, #128	; 0x80
 8005678:	025b      	lsls	r3, r3, #9
 800567a:	4013      	ands	r3, r2
 800567c:	d108      	bne.n	8005690 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e062      	b.n	8005748 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005682:	4b34      	ldr	r3, [pc, #208]	; (8005754 <HAL_RCC_ClockConfig+0x1a0>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	2202      	movs	r2, #2
 8005688:	4013      	ands	r3, r2
 800568a:	d101      	bne.n	8005690 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800568c:	2301      	movs	r3, #1
 800568e:	e05b      	b.n	8005748 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005690:	4b30      	ldr	r3, [pc, #192]	; (8005754 <HAL_RCC_ClockConfig+0x1a0>)
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	2203      	movs	r2, #3
 8005696:	4393      	bics	r3, r2
 8005698:	0019      	movs	r1, r3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	685a      	ldr	r2, [r3, #4]
 800569e:	4b2d      	ldr	r3, [pc, #180]	; (8005754 <HAL_RCC_ClockConfig+0x1a0>)
 80056a0:	430a      	orrs	r2, r1
 80056a2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056a4:	f7fe fae2 	bl	8003c6c <HAL_GetTick>
 80056a8:	0003      	movs	r3, r0
 80056aa:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056ac:	e009      	b.n	80056c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056ae:	f7fe fadd 	bl	8003c6c <HAL_GetTick>
 80056b2:	0002      	movs	r2, r0
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	1ad3      	subs	r3, r2, r3
 80056b8:	4a27      	ldr	r2, [pc, #156]	; (8005758 <HAL_RCC_ClockConfig+0x1a4>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d901      	bls.n	80056c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056be:	2303      	movs	r3, #3
 80056c0:	e042      	b.n	8005748 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056c2:	4b24      	ldr	r3, [pc, #144]	; (8005754 <HAL_RCC_ClockConfig+0x1a0>)
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	220c      	movs	r2, #12
 80056c8:	401a      	ands	r2, r3
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	009b      	lsls	r3, r3, #2
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d1ec      	bne.n	80056ae <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80056d4:	4b1e      	ldr	r3, [pc, #120]	; (8005750 <HAL_RCC_ClockConfig+0x19c>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	2201      	movs	r2, #1
 80056da:	4013      	ands	r3, r2
 80056dc:	683a      	ldr	r2, [r7, #0]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d211      	bcs.n	8005706 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056e2:	4b1b      	ldr	r3, [pc, #108]	; (8005750 <HAL_RCC_ClockConfig+0x19c>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2201      	movs	r2, #1
 80056e8:	4393      	bics	r3, r2
 80056ea:	0019      	movs	r1, r3
 80056ec:	4b18      	ldr	r3, [pc, #96]	; (8005750 <HAL_RCC_ClockConfig+0x19c>)
 80056ee:	683a      	ldr	r2, [r7, #0]
 80056f0:	430a      	orrs	r2, r1
 80056f2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056f4:	4b16      	ldr	r3, [pc, #88]	; (8005750 <HAL_RCC_ClockConfig+0x19c>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	2201      	movs	r2, #1
 80056fa:	4013      	ands	r3, r2
 80056fc:	683a      	ldr	r2, [r7, #0]
 80056fe:	429a      	cmp	r2, r3
 8005700:	d001      	beq.n	8005706 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	e020      	b.n	8005748 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	2204      	movs	r2, #4
 800570c:	4013      	ands	r3, r2
 800570e:	d009      	beq.n	8005724 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005710:	4b10      	ldr	r3, [pc, #64]	; (8005754 <HAL_RCC_ClockConfig+0x1a0>)
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	4a11      	ldr	r2, [pc, #68]	; (800575c <HAL_RCC_ClockConfig+0x1a8>)
 8005716:	4013      	ands	r3, r2
 8005718:	0019      	movs	r1, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	68da      	ldr	r2, [r3, #12]
 800571e:	4b0d      	ldr	r3, [pc, #52]	; (8005754 <HAL_RCC_ClockConfig+0x1a0>)
 8005720:	430a      	orrs	r2, r1
 8005722:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005724:	f000 f820 	bl	8005768 <HAL_RCC_GetSysClockFreq>
 8005728:	0001      	movs	r1, r0
 800572a:	4b0a      	ldr	r3, [pc, #40]	; (8005754 <HAL_RCC_ClockConfig+0x1a0>)
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	091b      	lsrs	r3, r3, #4
 8005730:	220f      	movs	r2, #15
 8005732:	4013      	ands	r3, r2
 8005734:	4a0a      	ldr	r2, [pc, #40]	; (8005760 <HAL_RCC_ClockConfig+0x1ac>)
 8005736:	5cd3      	ldrb	r3, [r2, r3]
 8005738:	000a      	movs	r2, r1
 800573a:	40da      	lsrs	r2, r3
 800573c:	4b09      	ldr	r3, [pc, #36]	; (8005764 <HAL_RCC_ClockConfig+0x1b0>)
 800573e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005740:	2000      	movs	r0, #0
 8005742:	f7fe fa4d 	bl	8003be0 <HAL_InitTick>
  
  return HAL_OK;
 8005746:	2300      	movs	r3, #0
}
 8005748:	0018      	movs	r0, r3
 800574a:	46bd      	mov	sp, r7
 800574c:	b004      	add	sp, #16
 800574e:	bd80      	pop	{r7, pc}
 8005750:	40022000 	.word	0x40022000
 8005754:	40021000 	.word	0x40021000
 8005758:	00001388 	.word	0x00001388
 800575c:	fffff8ff 	.word	0xfffff8ff
 8005760:	08007310 	.word	0x08007310
 8005764:	20000090 	.word	0x20000090

08005768 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005768:	b590      	push	{r4, r7, lr}
 800576a:	b08f      	sub	sp, #60	; 0x3c
 800576c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800576e:	2314      	movs	r3, #20
 8005770:	18fb      	adds	r3, r7, r3
 8005772:	4a38      	ldr	r2, [pc, #224]	; (8005854 <HAL_RCC_GetSysClockFreq+0xec>)
 8005774:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005776:	c313      	stmia	r3!, {r0, r1, r4}
 8005778:	6812      	ldr	r2, [r2, #0]
 800577a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800577c:	1d3b      	adds	r3, r7, #4
 800577e:	4a36      	ldr	r2, [pc, #216]	; (8005858 <HAL_RCC_GetSysClockFreq+0xf0>)
 8005780:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005782:	c313      	stmia	r3!, {r0, r1, r4}
 8005784:	6812      	ldr	r2, [r2, #0]
 8005786:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005788:	2300      	movs	r3, #0
 800578a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800578c:	2300      	movs	r3, #0
 800578e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005790:	2300      	movs	r3, #0
 8005792:	637b      	str	r3, [r7, #52]	; 0x34
 8005794:	2300      	movs	r3, #0
 8005796:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8005798:	2300      	movs	r3, #0
 800579a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800579c:	4b2f      	ldr	r3, [pc, #188]	; (800585c <HAL_RCC_GetSysClockFreq+0xf4>)
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80057a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057a4:	220c      	movs	r2, #12
 80057a6:	4013      	ands	r3, r2
 80057a8:	2b0c      	cmp	r3, #12
 80057aa:	d047      	beq.n	800583c <HAL_RCC_GetSysClockFreq+0xd4>
 80057ac:	d849      	bhi.n	8005842 <HAL_RCC_GetSysClockFreq+0xda>
 80057ae:	2b04      	cmp	r3, #4
 80057b0:	d002      	beq.n	80057b8 <HAL_RCC_GetSysClockFreq+0x50>
 80057b2:	2b08      	cmp	r3, #8
 80057b4:	d003      	beq.n	80057be <HAL_RCC_GetSysClockFreq+0x56>
 80057b6:	e044      	b.n	8005842 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80057b8:	4b29      	ldr	r3, [pc, #164]	; (8005860 <HAL_RCC_GetSysClockFreq+0xf8>)
 80057ba:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80057bc:	e044      	b.n	8005848 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80057be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057c0:	0c9b      	lsrs	r3, r3, #18
 80057c2:	220f      	movs	r2, #15
 80057c4:	4013      	ands	r3, r2
 80057c6:	2214      	movs	r2, #20
 80057c8:	18ba      	adds	r2, r7, r2
 80057ca:	5cd3      	ldrb	r3, [r2, r3]
 80057cc:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80057ce:	4b23      	ldr	r3, [pc, #140]	; (800585c <HAL_RCC_GetSysClockFreq+0xf4>)
 80057d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057d2:	220f      	movs	r2, #15
 80057d4:	4013      	ands	r3, r2
 80057d6:	1d3a      	adds	r2, r7, #4
 80057d8:	5cd3      	ldrb	r3, [r2, r3]
 80057da:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80057dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057de:	23c0      	movs	r3, #192	; 0xc0
 80057e0:	025b      	lsls	r3, r3, #9
 80057e2:	401a      	ands	r2, r3
 80057e4:	2380      	movs	r3, #128	; 0x80
 80057e6:	025b      	lsls	r3, r3, #9
 80057e8:	429a      	cmp	r2, r3
 80057ea:	d109      	bne.n	8005800 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80057ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80057ee:	481c      	ldr	r0, [pc, #112]	; (8005860 <HAL_RCC_GetSysClockFreq+0xf8>)
 80057f0:	f7fa fc88 	bl	8000104 <__udivsi3>
 80057f4:	0003      	movs	r3, r0
 80057f6:	001a      	movs	r2, r3
 80057f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057fa:	4353      	muls	r3, r2
 80057fc:	637b      	str	r3, [r7, #52]	; 0x34
 80057fe:	e01a      	b.n	8005836 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8005800:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005802:	23c0      	movs	r3, #192	; 0xc0
 8005804:	025b      	lsls	r3, r3, #9
 8005806:	401a      	ands	r2, r3
 8005808:	23c0      	movs	r3, #192	; 0xc0
 800580a:	025b      	lsls	r3, r3, #9
 800580c:	429a      	cmp	r2, r3
 800580e:	d109      	bne.n	8005824 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005810:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005812:	4814      	ldr	r0, [pc, #80]	; (8005864 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005814:	f7fa fc76 	bl	8000104 <__udivsi3>
 8005818:	0003      	movs	r3, r0
 800581a:	001a      	movs	r2, r3
 800581c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800581e:	4353      	muls	r3, r2
 8005820:	637b      	str	r3, [r7, #52]	; 0x34
 8005822:	e008      	b.n	8005836 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005824:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005826:	480e      	ldr	r0, [pc, #56]	; (8005860 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005828:	f7fa fc6c 	bl	8000104 <__udivsi3>
 800582c:	0003      	movs	r3, r0
 800582e:	001a      	movs	r2, r3
 8005830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005832:	4353      	muls	r3, r2
 8005834:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8005836:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005838:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800583a:	e005      	b.n	8005848 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 800583c:	4b09      	ldr	r3, [pc, #36]	; (8005864 <HAL_RCC_GetSysClockFreq+0xfc>)
 800583e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005840:	e002      	b.n	8005848 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005842:	4b07      	ldr	r3, [pc, #28]	; (8005860 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005844:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8005846:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005848:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800584a:	0018      	movs	r0, r3
 800584c:	46bd      	mov	sp, r7
 800584e:	b00f      	add	sp, #60	; 0x3c
 8005850:	bd90      	pop	{r4, r7, pc}
 8005852:	46c0      	nop			; (mov r8, r8)
 8005854:	080071d4 	.word	0x080071d4
 8005858:	080071e4 	.word	0x080071e4
 800585c:	40021000 	.word	0x40021000
 8005860:	007a1200 	.word	0x007a1200
 8005864:	02dc6c00 	.word	0x02dc6c00

08005868 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800586c:	4b02      	ldr	r3, [pc, #8]	; (8005878 <HAL_RCC_GetHCLKFreq+0x10>)
 800586e:	681b      	ldr	r3, [r3, #0]
}
 8005870:	0018      	movs	r0, r3
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
 8005876:	46c0      	nop			; (mov r8, r8)
 8005878:	20000090 	.word	0x20000090

0800587c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005880:	f7ff fff2 	bl	8005868 <HAL_RCC_GetHCLKFreq>
 8005884:	0001      	movs	r1, r0
 8005886:	4b06      	ldr	r3, [pc, #24]	; (80058a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	0a1b      	lsrs	r3, r3, #8
 800588c:	2207      	movs	r2, #7
 800588e:	4013      	ands	r3, r2
 8005890:	4a04      	ldr	r2, [pc, #16]	; (80058a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005892:	5cd3      	ldrb	r3, [r2, r3]
 8005894:	40d9      	lsrs	r1, r3
 8005896:	000b      	movs	r3, r1
}    
 8005898:	0018      	movs	r0, r3
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
 800589e:	46c0      	nop			; (mov r8, r8)
 80058a0:	40021000 	.word	0x40021000
 80058a4:	08007320 	.word	0x08007320

080058a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b086      	sub	sp, #24
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80058b0:	2300      	movs	r3, #0
 80058b2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80058b4:	2300      	movs	r3, #0
 80058b6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	2380      	movs	r3, #128	; 0x80
 80058be:	025b      	lsls	r3, r3, #9
 80058c0:	4013      	ands	r3, r2
 80058c2:	d100      	bne.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80058c4:	e08e      	b.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80058c6:	2017      	movs	r0, #23
 80058c8:	183b      	adds	r3, r7, r0
 80058ca:	2200      	movs	r2, #0
 80058cc:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058ce:	4b6e      	ldr	r3, [pc, #440]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80058d0:	69da      	ldr	r2, [r3, #28]
 80058d2:	2380      	movs	r3, #128	; 0x80
 80058d4:	055b      	lsls	r3, r3, #21
 80058d6:	4013      	ands	r3, r2
 80058d8:	d110      	bne.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80058da:	4b6b      	ldr	r3, [pc, #428]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80058dc:	69da      	ldr	r2, [r3, #28]
 80058de:	4b6a      	ldr	r3, [pc, #424]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80058e0:	2180      	movs	r1, #128	; 0x80
 80058e2:	0549      	lsls	r1, r1, #21
 80058e4:	430a      	orrs	r2, r1
 80058e6:	61da      	str	r2, [r3, #28]
 80058e8:	4b67      	ldr	r3, [pc, #412]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80058ea:	69da      	ldr	r2, [r3, #28]
 80058ec:	2380      	movs	r3, #128	; 0x80
 80058ee:	055b      	lsls	r3, r3, #21
 80058f0:	4013      	ands	r3, r2
 80058f2:	60bb      	str	r3, [r7, #8]
 80058f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058f6:	183b      	adds	r3, r7, r0
 80058f8:	2201      	movs	r2, #1
 80058fa:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058fc:	4b63      	ldr	r3, [pc, #396]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	2380      	movs	r3, #128	; 0x80
 8005902:	005b      	lsls	r3, r3, #1
 8005904:	4013      	ands	r3, r2
 8005906:	d11a      	bne.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005908:	4b60      	ldr	r3, [pc, #384]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800590a:	681a      	ldr	r2, [r3, #0]
 800590c:	4b5f      	ldr	r3, [pc, #380]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800590e:	2180      	movs	r1, #128	; 0x80
 8005910:	0049      	lsls	r1, r1, #1
 8005912:	430a      	orrs	r2, r1
 8005914:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005916:	f7fe f9a9 	bl	8003c6c <HAL_GetTick>
 800591a:	0003      	movs	r3, r0
 800591c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800591e:	e008      	b.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005920:	f7fe f9a4 	bl	8003c6c <HAL_GetTick>
 8005924:	0002      	movs	r2, r0
 8005926:	693b      	ldr	r3, [r7, #16]
 8005928:	1ad3      	subs	r3, r2, r3
 800592a:	2b64      	cmp	r3, #100	; 0x64
 800592c:	d901      	bls.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 800592e:	2303      	movs	r3, #3
 8005930:	e0a6      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005932:	4b56      	ldr	r3, [pc, #344]	; (8005a8c <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	2380      	movs	r3, #128	; 0x80
 8005938:	005b      	lsls	r3, r3, #1
 800593a:	4013      	ands	r3, r2
 800593c:	d0f0      	beq.n	8005920 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800593e:	4b52      	ldr	r3, [pc, #328]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005940:	6a1a      	ldr	r2, [r3, #32]
 8005942:	23c0      	movs	r3, #192	; 0xc0
 8005944:	009b      	lsls	r3, r3, #2
 8005946:	4013      	ands	r3, r2
 8005948:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d034      	beq.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x112>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685a      	ldr	r2, [r3, #4]
 8005954:	23c0      	movs	r3, #192	; 0xc0
 8005956:	009b      	lsls	r3, r3, #2
 8005958:	4013      	ands	r3, r2
 800595a:	68fa      	ldr	r2, [r7, #12]
 800595c:	429a      	cmp	r2, r3
 800595e:	d02c      	beq.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005960:	4b49      	ldr	r3, [pc, #292]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005962:	6a1b      	ldr	r3, [r3, #32]
 8005964:	4a4a      	ldr	r2, [pc, #296]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005966:	4013      	ands	r3, r2
 8005968:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800596a:	4b47      	ldr	r3, [pc, #284]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800596c:	6a1a      	ldr	r2, [r3, #32]
 800596e:	4b46      	ldr	r3, [pc, #280]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005970:	2180      	movs	r1, #128	; 0x80
 8005972:	0249      	lsls	r1, r1, #9
 8005974:	430a      	orrs	r2, r1
 8005976:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005978:	4b43      	ldr	r3, [pc, #268]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800597a:	6a1a      	ldr	r2, [r3, #32]
 800597c:	4b42      	ldr	r3, [pc, #264]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800597e:	4945      	ldr	r1, [pc, #276]	; (8005a94 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8005980:	400a      	ands	r2, r1
 8005982:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005984:	4b40      	ldr	r3, [pc, #256]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005986:	68fa      	ldr	r2, [r7, #12]
 8005988:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2201      	movs	r2, #1
 800598e:	4013      	ands	r3, r2
 8005990:	d013      	beq.n	80059ba <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005992:	f7fe f96b 	bl	8003c6c <HAL_GetTick>
 8005996:	0003      	movs	r3, r0
 8005998:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800599a:	e009      	b.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800599c:	f7fe f966 	bl	8003c6c <HAL_GetTick>
 80059a0:	0002      	movs	r2, r0
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	1ad3      	subs	r3, r2, r3
 80059a6:	4a3c      	ldr	r2, [pc, #240]	; (8005a98 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80059a8:	4293      	cmp	r3, r2
 80059aa:	d901      	bls.n	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 80059ac:	2303      	movs	r3, #3
 80059ae:	e067      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059b0:	4b35      	ldr	r3, [pc, #212]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80059b2:	6a1b      	ldr	r3, [r3, #32]
 80059b4:	2202      	movs	r2, #2
 80059b6:	4013      	ands	r3, r2
 80059b8:	d0f0      	beq.n	800599c <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80059ba:	4b33      	ldr	r3, [pc, #204]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80059bc:	6a1b      	ldr	r3, [r3, #32]
 80059be:	4a34      	ldr	r2, [pc, #208]	; (8005a90 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 80059c0:	4013      	ands	r3, r2
 80059c2:	0019      	movs	r1, r3
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	4b2f      	ldr	r3, [pc, #188]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80059ca:	430a      	orrs	r2, r1
 80059cc:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80059ce:	2317      	movs	r3, #23
 80059d0:	18fb      	adds	r3, r7, r3
 80059d2:	781b      	ldrb	r3, [r3, #0]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d105      	bne.n	80059e4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059d8:	4b2b      	ldr	r3, [pc, #172]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80059da:	69da      	ldr	r2, [r3, #28]
 80059dc:	4b2a      	ldr	r3, [pc, #168]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80059de:	492f      	ldr	r1, [pc, #188]	; (8005a9c <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80059e0:	400a      	ands	r2, r1
 80059e2:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	2201      	movs	r2, #1
 80059ea:	4013      	ands	r3, r2
 80059ec:	d009      	beq.n	8005a02 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80059ee:	4b26      	ldr	r3, [pc, #152]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80059f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059f2:	2203      	movs	r2, #3
 80059f4:	4393      	bics	r3, r2
 80059f6:	0019      	movs	r1, r3
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	689a      	ldr	r2, [r3, #8]
 80059fc:	4b22      	ldr	r3, [pc, #136]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80059fe:	430a      	orrs	r2, r1
 8005a00:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2202      	movs	r2, #2
 8005a08:	4013      	ands	r3, r2
 8005a0a:	d009      	beq.n	8005a20 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a0c:	4b1e      	ldr	r3, [pc, #120]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a10:	4a23      	ldr	r2, [pc, #140]	; (8005aa0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005a12:	4013      	ands	r3, r2
 8005a14:	0019      	movs	r1, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	68da      	ldr	r2, [r3, #12]
 8005a1a:	4b1b      	ldr	r3, [pc, #108]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005a1c:	430a      	orrs	r2, r1
 8005a1e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	2380      	movs	r3, #128	; 0x80
 8005a26:	02db      	lsls	r3, r3, #11
 8005a28:	4013      	ands	r3, r2
 8005a2a:	d009      	beq.n	8005a40 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005a2c:	4b16      	ldr	r3, [pc, #88]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a30:	4a1c      	ldr	r2, [pc, #112]	; (8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8005a32:	4013      	ands	r3, r2
 8005a34:	0019      	movs	r1, r3
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	691a      	ldr	r2, [r3, #16]
 8005a3a:	4b13      	ldr	r3, [pc, #76]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005a3c:	430a      	orrs	r2, r1
 8005a3e:	631a      	str	r2, [r3, #48]	; 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2220      	movs	r2, #32
 8005a46:	4013      	ands	r3, r2
 8005a48:	d009      	beq.n	8005a5e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005a4a:	4b0f      	ldr	r3, [pc, #60]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a4e:	2210      	movs	r2, #16
 8005a50:	4393      	bics	r3, r2
 8005a52:	0019      	movs	r1, r3
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	695a      	ldr	r2, [r3, #20]
 8005a58:	4b0b      	ldr	r3, [pc, #44]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005a5a:	430a      	orrs	r2, r1
 8005a5c:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	2380      	movs	r3, #128	; 0x80
 8005a64:	00db      	lsls	r3, r3, #3
 8005a66:	4013      	ands	r3, r2
 8005a68:	d009      	beq.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005a6a:	4b07      	ldr	r3, [pc, #28]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a6e:	2240      	movs	r2, #64	; 0x40
 8005a70:	4393      	bics	r3, r2
 8005a72:	0019      	movs	r1, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	699a      	ldr	r2, [r3, #24]
 8005a78:	4b03      	ldr	r3, [pc, #12]	; (8005a88 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005a7a:	430a      	orrs	r2, r1
 8005a7c:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8005a7e:	2300      	movs	r3, #0
}
 8005a80:	0018      	movs	r0, r3
 8005a82:	46bd      	mov	sp, r7
 8005a84:	b006      	add	sp, #24
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	40021000 	.word	0x40021000
 8005a8c:	40007000 	.word	0x40007000
 8005a90:	fffffcff 	.word	0xfffffcff
 8005a94:	fffeffff 	.word	0xfffeffff
 8005a98:	00001388 	.word	0x00001388
 8005a9c:	efffffff 	.word	0xefffffff
 8005aa0:	fffcffff 	.word	0xfffcffff
 8005aa4:	fff3ffff 	.word	0xfff3ffff

08005aa8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b082      	sub	sp, #8
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d101      	bne.n	8005aba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e044      	b.n	8005b44 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d107      	bne.n	8005ad2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2274      	movs	r2, #116	; 0x74
 8005ac6:	2100      	movs	r1, #0
 8005ac8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	0018      	movs	r0, r3
 8005ace:	f7fd ff71 	bl	80039b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2224      	movs	r2, #36	; 0x24
 8005ad6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	2101      	movs	r1, #1
 8005ae4:	438a      	bics	r2, r1
 8005ae6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	0018      	movs	r0, r3
 8005aec:	f000 fbce 	bl	800628c <UART_SetConfig>
 8005af0:	0003      	movs	r3, r0
 8005af2:	2b01      	cmp	r3, #1
 8005af4:	d101      	bne.n	8005afa <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e024      	b.n	8005b44 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d003      	beq.n	8005b0a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	0018      	movs	r0, r3
 8005b06:	f000 fda9 	bl	800665c <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	685a      	ldr	r2, [r3, #4]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	490d      	ldr	r1, [pc, #52]	; (8005b4c <HAL_UART_Init+0xa4>)
 8005b16:	400a      	ands	r2, r1
 8005b18:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	689a      	ldr	r2, [r3, #8]
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	212a      	movs	r1, #42	; 0x2a
 8005b26:	438a      	bics	r2, r1
 8005b28:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2101      	movs	r1, #1
 8005b36:	430a      	orrs	r2, r1
 8005b38:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	0018      	movs	r0, r3
 8005b3e:	f000 fe41 	bl	80067c4 <UART_CheckIdleState>
 8005b42:	0003      	movs	r3, r0
}
 8005b44:	0018      	movs	r0, r3
 8005b46:	46bd      	mov	sp, r7
 8005b48:	b002      	add	sp, #8
 8005b4a:	bd80      	pop	{r7, pc}
 8005b4c:	ffffb7ff 	.word	0xffffb7ff

08005b50 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b08a      	sub	sp, #40	; 0x28
 8005b54:	af02      	add	r7, sp, #8
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	603b      	str	r3, [r7, #0]
 8005b5c:	1dbb      	adds	r3, r7, #6
 8005b5e:	801a      	strh	r2, [r3, #0]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b64:	2b20      	cmp	r3, #32
 8005b66:	d000      	beq.n	8005b6a <HAL_UART_Transmit+0x1a>
 8005b68:	e096      	b.n	8005c98 <HAL_UART_Transmit+0x148>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d003      	beq.n	8005b78 <HAL_UART_Transmit+0x28>
 8005b70:	1dbb      	adds	r3, r7, #6
 8005b72:	881b      	ldrh	r3, [r3, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d101      	bne.n	8005b7c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e08e      	b.n	8005c9a <HAL_UART_Transmit+0x14a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	689a      	ldr	r2, [r3, #8]
 8005b80:	2380      	movs	r3, #128	; 0x80
 8005b82:	015b      	lsls	r3, r3, #5
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d109      	bne.n	8005b9c <HAL_UART_Transmit+0x4c>
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	691b      	ldr	r3, [r3, #16]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d105      	bne.n	8005b9c <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	2201      	movs	r2, #1
 8005b94:	4013      	ands	r3, r2
 8005b96:	d001      	beq.n	8005b9c <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e07e      	b.n	8005c9a <HAL_UART_Transmit+0x14a>
      }
    }

    __HAL_LOCK(huart);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2274      	movs	r2, #116	; 0x74
 8005ba0:	5c9b      	ldrb	r3, [r3, r2]
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d101      	bne.n	8005baa <HAL_UART_Transmit+0x5a>
 8005ba6:	2302      	movs	r3, #2
 8005ba8:	e077      	b.n	8005c9a <HAL_UART_Transmit+0x14a>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	2274      	movs	r2, #116	; 0x74
 8005bae:	2101      	movs	r1, #1
 8005bb0:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2280      	movs	r2, #128	; 0x80
 8005bb6:	2100      	movs	r1, #0
 8005bb8:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2221      	movs	r2, #33	; 0x21
 8005bbe:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005bc0:	f7fe f854 	bl	8003c6c <HAL_GetTick>
 8005bc4:	0003      	movs	r3, r0
 8005bc6:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	1dba      	adds	r2, r7, #6
 8005bcc:	2150      	movs	r1, #80	; 0x50
 8005bce:	8812      	ldrh	r2, [r2, #0]
 8005bd0:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	1dba      	adds	r2, r7, #6
 8005bd6:	2152      	movs	r1, #82	; 0x52
 8005bd8:	8812      	ldrh	r2, [r2, #0]
 8005bda:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	689a      	ldr	r2, [r3, #8]
 8005be0:	2380      	movs	r3, #128	; 0x80
 8005be2:	015b      	lsls	r3, r3, #5
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d108      	bne.n	8005bfa <HAL_UART_Transmit+0xaa>
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	691b      	ldr	r3, [r3, #16]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d104      	bne.n	8005bfa <HAL_UART_Transmit+0xaa>
    {
      pdata8bits  = NULL;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	61bb      	str	r3, [r7, #24]
 8005bf8:	e003      	b.n	8005c02 <HAL_UART_Transmit+0xb2>
    }
    else
    {
      pdata8bits  = pData;
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2274      	movs	r2, #116	; 0x74
 8005c06:	2100      	movs	r1, #0
 8005c08:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8005c0a:	e02d      	b.n	8005c68 <HAL_UART_Transmit+0x118>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005c0c:	697a      	ldr	r2, [r7, #20]
 8005c0e:	68f8      	ldr	r0, [r7, #12]
 8005c10:	683b      	ldr	r3, [r7, #0]
 8005c12:	9300      	str	r3, [sp, #0]
 8005c14:	0013      	movs	r3, r2
 8005c16:	2200      	movs	r2, #0
 8005c18:	2180      	movs	r1, #128	; 0x80
 8005c1a:	f000 fe1b 	bl	8006854 <UART_WaitOnFlagUntilTimeout>
 8005c1e:	1e03      	subs	r3, r0, #0
 8005c20:	d001      	beq.n	8005c26 <HAL_UART_Transmit+0xd6>
      {
        return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e039      	b.n	8005c9a <HAL_UART_Transmit+0x14a>
      }
      if (pdata8bits == NULL)
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d10b      	bne.n	8005c44 <HAL_UART_Transmit+0xf4>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	881a      	ldrh	r2, [r3, #0]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	05d2      	lsls	r2, r2, #23
 8005c36:	0dd2      	lsrs	r2, r2, #23
 8005c38:	b292      	uxth	r2, r2
 8005c3a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	3302      	adds	r3, #2
 8005c40:	61bb      	str	r3, [r7, #24]
 8005c42:	e008      	b.n	8005c56 <HAL_UART_Transmit+0x106>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005c44:	69fb      	ldr	r3, [r7, #28]
 8005c46:	781a      	ldrb	r2, [r3, #0]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	b292      	uxth	r2, r2
 8005c4e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	3301      	adds	r3, #1
 8005c54:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	2252      	movs	r2, #82	; 0x52
 8005c5a:	5a9b      	ldrh	r3, [r3, r2]
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	3b01      	subs	r3, #1
 8005c60:	b299      	uxth	r1, r3
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	2252      	movs	r2, #82	; 0x52
 8005c66:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	2252      	movs	r2, #82	; 0x52
 8005c6c:	5a9b      	ldrh	r3, [r3, r2]
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d1cb      	bne.n	8005c0c <HAL_UART_Transmit+0xbc>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005c74:	697a      	ldr	r2, [r7, #20]
 8005c76:	68f8      	ldr	r0, [r7, #12]
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	9300      	str	r3, [sp, #0]
 8005c7c:	0013      	movs	r3, r2
 8005c7e:	2200      	movs	r2, #0
 8005c80:	2140      	movs	r1, #64	; 0x40
 8005c82:	f000 fde7 	bl	8006854 <UART_WaitOnFlagUntilTimeout>
 8005c86:	1e03      	subs	r3, r0, #0
 8005c88:	d001      	beq.n	8005c8e <HAL_UART_Transmit+0x13e>
    {
      return HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	e005      	b.n	8005c9a <HAL_UART_Transmit+0x14a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	2220      	movs	r2, #32
 8005c92:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005c94:	2300      	movs	r3, #0
 8005c96:	e000      	b.n	8005c9a <HAL_UART_Transmit+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005c98:	2302      	movs	r3, #2
  }
}
 8005c9a:	0018      	movs	r0, r3
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	b008      	add	sp, #32
 8005ca0:	bd80      	pop	{r7, pc}
	...

08005ca4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005ca4:	b590      	push	{r4, r7, lr}
 8005ca6:	b0ab      	sub	sp, #172	; 0xac
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	69db      	ldr	r3, [r3, #28]
 8005cb2:	22a4      	movs	r2, #164	; 0xa4
 8005cb4:	18b9      	adds	r1, r7, r2
 8005cb6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	20a0      	movs	r0, #160	; 0xa0
 8005cc0:	1839      	adds	r1, r7, r0
 8005cc2:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	219c      	movs	r1, #156	; 0x9c
 8005ccc:	1879      	adds	r1, r7, r1
 8005cce:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005cd0:	0011      	movs	r1, r2
 8005cd2:	18bb      	adds	r3, r7, r2
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a99      	ldr	r2, [pc, #612]	; (8005f3c <HAL_UART_IRQHandler+0x298>)
 8005cd8:	4013      	ands	r3, r2
 8005cda:	2298      	movs	r2, #152	; 0x98
 8005cdc:	18bc      	adds	r4, r7, r2
 8005cde:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8005ce0:	18bb      	adds	r3, r7, r2
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d114      	bne.n	8005d12 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005ce8:	187b      	adds	r3, r7, r1
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	2220      	movs	r2, #32
 8005cee:	4013      	ands	r3, r2
 8005cf0:	d00f      	beq.n	8005d12 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005cf2:	183b      	adds	r3, r7, r0
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	2220      	movs	r2, #32
 8005cf8:	4013      	ands	r3, r2
 8005cfa:	d00a      	beq.n	8005d12 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d100      	bne.n	8005d06 <HAL_UART_IRQHandler+0x62>
 8005d04:	e296      	b.n	8006234 <HAL_UART_IRQHandler+0x590>
      {
        huart->RxISR(huart);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005d0a:	687a      	ldr	r2, [r7, #4]
 8005d0c:	0010      	movs	r0, r2
 8005d0e:	4798      	blx	r3
      }
      return;
 8005d10:	e290      	b.n	8006234 <HAL_UART_IRQHandler+0x590>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005d12:	2398      	movs	r3, #152	; 0x98
 8005d14:	18fb      	adds	r3, r7, r3
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d100      	bne.n	8005d1e <HAL_UART_IRQHandler+0x7a>
 8005d1c:	e114      	b.n	8005f48 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005d1e:	239c      	movs	r3, #156	; 0x9c
 8005d20:	18fb      	adds	r3, r7, r3
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2201      	movs	r2, #1
 8005d26:	4013      	ands	r3, r2
 8005d28:	d106      	bne.n	8005d38 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005d2a:	23a0      	movs	r3, #160	; 0xa0
 8005d2c:	18fb      	adds	r3, r7, r3
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a83      	ldr	r2, [pc, #524]	; (8005f40 <HAL_UART_IRQHandler+0x29c>)
 8005d32:	4013      	ands	r3, r2
 8005d34:	d100      	bne.n	8005d38 <HAL_UART_IRQHandler+0x94>
 8005d36:	e107      	b.n	8005f48 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005d38:	23a4      	movs	r3, #164	; 0xa4
 8005d3a:	18fb      	adds	r3, r7, r3
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	4013      	ands	r3, r2
 8005d42:	d012      	beq.n	8005d6a <HAL_UART_IRQHandler+0xc6>
 8005d44:	23a0      	movs	r3, #160	; 0xa0
 8005d46:	18fb      	adds	r3, r7, r3
 8005d48:	681a      	ldr	r2, [r3, #0]
 8005d4a:	2380      	movs	r3, #128	; 0x80
 8005d4c:	005b      	lsls	r3, r3, #1
 8005d4e:	4013      	ands	r3, r2
 8005d50:	d00b      	beq.n	8005d6a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	2201      	movs	r2, #1
 8005d58:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2280      	movs	r2, #128	; 0x80
 8005d5e:	589b      	ldr	r3, [r3, r2]
 8005d60:	2201      	movs	r2, #1
 8005d62:	431a      	orrs	r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2180      	movs	r1, #128	; 0x80
 8005d68:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d6a:	23a4      	movs	r3, #164	; 0xa4
 8005d6c:	18fb      	adds	r3, r7, r3
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	2202      	movs	r2, #2
 8005d72:	4013      	ands	r3, r2
 8005d74:	d011      	beq.n	8005d9a <HAL_UART_IRQHandler+0xf6>
 8005d76:	239c      	movs	r3, #156	; 0x9c
 8005d78:	18fb      	adds	r3, r7, r3
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	4013      	ands	r3, r2
 8005d80:	d00b      	beq.n	8005d9a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	2202      	movs	r2, #2
 8005d88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2280      	movs	r2, #128	; 0x80
 8005d8e:	589b      	ldr	r3, [r3, r2]
 8005d90:	2204      	movs	r2, #4
 8005d92:	431a      	orrs	r2, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2180      	movs	r1, #128	; 0x80
 8005d98:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d9a:	23a4      	movs	r3, #164	; 0xa4
 8005d9c:	18fb      	adds	r3, r7, r3
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2204      	movs	r2, #4
 8005da2:	4013      	ands	r3, r2
 8005da4:	d011      	beq.n	8005dca <HAL_UART_IRQHandler+0x126>
 8005da6:	239c      	movs	r3, #156	; 0x9c
 8005da8:	18fb      	adds	r3, r7, r3
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2201      	movs	r2, #1
 8005dae:	4013      	ands	r3, r2
 8005db0:	d00b      	beq.n	8005dca <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	2204      	movs	r2, #4
 8005db8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2280      	movs	r2, #128	; 0x80
 8005dbe:	589b      	ldr	r3, [r3, r2]
 8005dc0:	2202      	movs	r2, #2
 8005dc2:	431a      	orrs	r2, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2180      	movs	r1, #128	; 0x80
 8005dc8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005dca:	23a4      	movs	r3, #164	; 0xa4
 8005dcc:	18fb      	adds	r3, r7, r3
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2208      	movs	r2, #8
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	d017      	beq.n	8005e06 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005dd6:	23a0      	movs	r3, #160	; 0xa0
 8005dd8:	18fb      	adds	r3, r7, r3
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	2220      	movs	r2, #32
 8005dde:	4013      	ands	r3, r2
 8005de0:	d105      	bne.n	8005dee <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005de2:	239c      	movs	r3, #156	; 0x9c
 8005de4:	18fb      	adds	r3, r7, r3
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2201      	movs	r2, #1
 8005dea:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005dec:	d00b      	beq.n	8005e06 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	2208      	movs	r2, #8
 8005df4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2280      	movs	r2, #128	; 0x80
 8005dfa:	589b      	ldr	r3, [r3, r2]
 8005dfc:	2208      	movs	r2, #8
 8005dfe:	431a      	orrs	r2, r3
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2180      	movs	r1, #128	; 0x80
 8005e04:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005e06:	23a4      	movs	r3, #164	; 0xa4
 8005e08:	18fb      	adds	r3, r7, r3
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	2380      	movs	r3, #128	; 0x80
 8005e0e:	011b      	lsls	r3, r3, #4
 8005e10:	4013      	ands	r3, r2
 8005e12:	d013      	beq.n	8005e3c <HAL_UART_IRQHandler+0x198>
 8005e14:	23a0      	movs	r3, #160	; 0xa0
 8005e16:	18fb      	adds	r3, r7, r3
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	2380      	movs	r3, #128	; 0x80
 8005e1c:	04db      	lsls	r3, r3, #19
 8005e1e:	4013      	ands	r3, r2
 8005e20:	d00c      	beq.n	8005e3c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2280      	movs	r2, #128	; 0x80
 8005e28:	0112      	lsls	r2, r2, #4
 8005e2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2280      	movs	r2, #128	; 0x80
 8005e30:	589b      	ldr	r3, [r3, r2]
 8005e32:	2220      	movs	r2, #32
 8005e34:	431a      	orrs	r2, r3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2180      	movs	r1, #128	; 0x80
 8005e3a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2280      	movs	r2, #128	; 0x80
 8005e40:	589b      	ldr	r3, [r3, r2]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d100      	bne.n	8005e48 <HAL_UART_IRQHandler+0x1a4>
 8005e46:	e1f7      	b.n	8006238 <HAL_UART_IRQHandler+0x594>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005e48:	23a4      	movs	r3, #164	; 0xa4
 8005e4a:	18fb      	adds	r3, r7, r3
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	2220      	movs	r2, #32
 8005e50:	4013      	ands	r3, r2
 8005e52:	d00e      	beq.n	8005e72 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005e54:	23a0      	movs	r3, #160	; 0xa0
 8005e56:	18fb      	adds	r3, r7, r3
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	2220      	movs	r2, #32
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	d008      	beq.n	8005e72 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d004      	beq.n	8005e72 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e6c:	687a      	ldr	r2, [r7, #4]
 8005e6e:	0010      	movs	r0, r2
 8005e70:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2280      	movs	r2, #128	; 0x80
 8005e76:	589b      	ldr	r3, [r3, r2]
 8005e78:	2194      	movs	r1, #148	; 0x94
 8005e7a:	187a      	adds	r2, r7, r1
 8005e7c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	2240      	movs	r2, #64	; 0x40
 8005e86:	4013      	ands	r3, r2
 8005e88:	2b40      	cmp	r3, #64	; 0x40
 8005e8a:	d004      	beq.n	8005e96 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005e8c:	187b      	adds	r3, r7, r1
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2228      	movs	r2, #40	; 0x28
 8005e92:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005e94:	d047      	beq.n	8005f26 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	0018      	movs	r0, r3
 8005e9a:	f000 fd9f 	bl	80069dc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	2240      	movs	r2, #64	; 0x40
 8005ea6:	4013      	ands	r3, r2
 8005ea8:	2b40      	cmp	r3, #64	; 0x40
 8005eaa:	d137      	bne.n	8005f1c <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005eac:	f3ef 8310 	mrs	r3, PRIMASK
 8005eb0:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8005eb2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005eb4:	2090      	movs	r0, #144	; 0x90
 8005eb6:	183a      	adds	r2, r7, r0
 8005eb8:	6013      	str	r3, [r2, #0]
 8005eba:	2301      	movs	r3, #1
 8005ebc:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ebe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005ec0:	f383 8810 	msr	PRIMASK, r3
}
 8005ec4:	46c0      	nop			; (mov r8, r8)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	689a      	ldr	r2, [r3, #8]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2140      	movs	r1, #64	; 0x40
 8005ed2:	438a      	bics	r2, r1
 8005ed4:	609a      	str	r2, [r3, #8]
 8005ed6:	183b      	adds	r3, r7, r0
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005edc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005ede:	f383 8810 	msr	PRIMASK, r3
}
 8005ee2:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d012      	beq.n	8005f12 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ef0:	4a14      	ldr	r2, [pc, #80]	; (8005f44 <HAL_UART_IRQHandler+0x2a0>)
 8005ef2:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ef8:	0018      	movs	r0, r3
 8005efa:	f7fd fffb 	bl	8003ef4 <HAL_DMA_Abort_IT>
 8005efe:	1e03      	subs	r3, r0, #0
 8005f00:	d01a      	beq.n	8005f38 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f0c:	0018      	movs	r0, r3
 8005f0e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f10:	e012      	b.n	8005f38 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	0018      	movs	r0, r3
 8005f16:	f000 f9a5 	bl	8006264 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f1a:	e00d      	b.n	8005f38 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	0018      	movs	r0, r3
 8005f20:	f000 f9a0 	bl	8006264 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f24:	e008      	b.n	8005f38 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	0018      	movs	r0, r3
 8005f2a:	f000 f99b 	bl	8006264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2280      	movs	r2, #128	; 0x80
 8005f32:	2100      	movs	r1, #0
 8005f34:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8005f36:	e17f      	b.n	8006238 <HAL_UART_IRQHandler+0x594>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f38:	46c0      	nop			; (mov r8, r8)
    return;
 8005f3a:	e17d      	b.n	8006238 <HAL_UART_IRQHandler+0x594>
 8005f3c:	0000080f 	.word	0x0000080f
 8005f40:	04000120 	.word	0x04000120
 8005f44:	08006aa1 	.word	0x08006aa1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d000      	beq.n	8005f52 <HAL_UART_IRQHandler+0x2ae>
 8005f50:	e131      	b.n	80061b6 <HAL_UART_IRQHandler+0x512>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005f52:	23a4      	movs	r3, #164	; 0xa4
 8005f54:	18fb      	adds	r3, r7, r3
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	2210      	movs	r2, #16
 8005f5a:	4013      	ands	r3, r2
 8005f5c:	d100      	bne.n	8005f60 <HAL_UART_IRQHandler+0x2bc>
 8005f5e:	e12a      	b.n	80061b6 <HAL_UART_IRQHandler+0x512>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005f60:	23a0      	movs	r3, #160	; 0xa0
 8005f62:	18fb      	adds	r3, r7, r3
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2210      	movs	r2, #16
 8005f68:	4013      	ands	r3, r2
 8005f6a:	d100      	bne.n	8005f6e <HAL_UART_IRQHandler+0x2ca>
 8005f6c:	e123      	b.n	80061b6 <HAL_UART_IRQHandler+0x512>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	2210      	movs	r2, #16
 8005f74:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	2240      	movs	r2, #64	; 0x40
 8005f7e:	4013      	ands	r3, r2
 8005f80:	2b40      	cmp	r3, #64	; 0x40
 8005f82:	d000      	beq.n	8005f86 <HAL_UART_IRQHandler+0x2e2>
 8005f84:	e09b      	b.n	80060be <HAL_UART_IRQHandler+0x41a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	685a      	ldr	r2, [r3, #4]
 8005f8e:	217e      	movs	r1, #126	; 0x7e
 8005f90:	187b      	adds	r3, r7, r1
 8005f92:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005f94:	187b      	adds	r3, r7, r1
 8005f96:	881b      	ldrh	r3, [r3, #0]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d100      	bne.n	8005f9e <HAL_UART_IRQHandler+0x2fa>
 8005f9c:	e14e      	b.n	800623c <HAL_UART_IRQHandler+0x598>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2258      	movs	r2, #88	; 0x58
 8005fa2:	5a9b      	ldrh	r3, [r3, r2]
 8005fa4:	187a      	adds	r2, r7, r1
 8005fa6:	8812      	ldrh	r2, [r2, #0]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d300      	bcc.n	8005fae <HAL_UART_IRQHandler+0x30a>
 8005fac:	e146      	b.n	800623c <HAL_UART_IRQHandler+0x598>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	187a      	adds	r2, r7, r1
 8005fb2:	215a      	movs	r1, #90	; 0x5a
 8005fb4:	8812      	ldrh	r2, [r2, #0]
 8005fb6:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fbc:	699b      	ldr	r3, [r3, #24]
 8005fbe:	2b20      	cmp	r3, #32
 8005fc0:	d06e      	beq.n	80060a0 <HAL_UART_IRQHandler+0x3fc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fc2:	f3ef 8310 	mrs	r3, PRIMASK
 8005fc6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8005fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fca:	67bb      	str	r3, [r7, #120]	; 0x78
 8005fcc:	2301      	movs	r3, #1
 8005fce:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fd2:	f383 8810 	msr	PRIMASK, r3
}
 8005fd6:	46c0      	nop			; (mov r8, r8)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	499a      	ldr	r1, [pc, #616]	; (800624c <HAL_UART_IRQHandler+0x5a8>)
 8005fe4:	400a      	ands	r2, r1
 8005fe6:	601a      	str	r2, [r3, #0]
 8005fe8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005fea:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fee:	f383 8810 	msr	PRIMASK, r3
}
 8005ff2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ff4:	f3ef 8310 	mrs	r3, PRIMASK
 8005ff8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8005ffa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ffc:	677b      	str	r3, [r7, #116]	; 0x74
 8005ffe:	2301      	movs	r3, #1
 8006000:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006002:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006004:	f383 8810 	msr	PRIMASK, r3
}
 8006008:	46c0      	nop			; (mov r8, r8)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	689a      	ldr	r2, [r3, #8]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	2101      	movs	r1, #1
 8006016:	438a      	bics	r2, r1
 8006018:	609a      	str	r2, [r3, #8]
 800601a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800601c:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800601e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006020:	f383 8810 	msr	PRIMASK, r3
}
 8006024:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006026:	f3ef 8310 	mrs	r3, PRIMASK
 800602a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800602c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800602e:	673b      	str	r3, [r7, #112]	; 0x70
 8006030:	2301      	movs	r3, #1
 8006032:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006034:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006036:	f383 8810 	msr	PRIMASK, r3
}
 800603a:	46c0      	nop			; (mov r8, r8)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	689a      	ldr	r2, [r3, #8]
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2140      	movs	r1, #64	; 0x40
 8006048:	438a      	bics	r2, r1
 800604a:	609a      	str	r2, [r3, #8]
 800604c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800604e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006050:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006052:	f383 8810 	msr	PRIMASK, r3
}
 8006056:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2220      	movs	r2, #32
 800605c:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006064:	f3ef 8310 	mrs	r3, PRIMASK
 8006068:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800606a:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800606c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800606e:	2301      	movs	r3, #1
 8006070:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006072:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006074:	f383 8810 	msr	PRIMASK, r3
}
 8006078:	46c0      	nop			; (mov r8, r8)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	2110      	movs	r1, #16
 8006086:	438a      	bics	r2, r1
 8006088:	601a      	str	r2, [r3, #0]
 800608a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800608c:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800608e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006090:	f383 8810 	msr	PRIMASK, r3
}
 8006094:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800609a:	0018      	movs	r0, r3
 800609c:	f7fd fef2 	bl	8003e84 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2258      	movs	r2, #88	; 0x58
 80060a4:	5a9a      	ldrh	r2, [r3, r2]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	215a      	movs	r1, #90	; 0x5a
 80060aa:	5a5b      	ldrh	r3, [r3, r1]
 80060ac:	b29b      	uxth	r3, r3
 80060ae:	1ad3      	subs	r3, r2, r3
 80060b0:	b29a      	uxth	r2, r3
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	0011      	movs	r1, r2
 80060b6:	0018      	movs	r0, r3
 80060b8:	f000 f8dc 	bl	8006274 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80060bc:	e0be      	b.n	800623c <HAL_UART_IRQHandler+0x598>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2258      	movs	r2, #88	; 0x58
 80060c2:	5a99      	ldrh	r1, [r3, r2]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	225a      	movs	r2, #90	; 0x5a
 80060c8:	5a9b      	ldrh	r3, [r3, r2]
 80060ca:	b29a      	uxth	r2, r3
 80060cc:	208e      	movs	r0, #142	; 0x8e
 80060ce:	183b      	adds	r3, r7, r0
 80060d0:	1a8a      	subs	r2, r1, r2
 80060d2:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	225a      	movs	r2, #90	; 0x5a
 80060d8:	5a9b      	ldrh	r3, [r3, r2]
 80060da:	b29b      	uxth	r3, r3
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d100      	bne.n	80060e2 <HAL_UART_IRQHandler+0x43e>
 80060e0:	e0ae      	b.n	8006240 <HAL_UART_IRQHandler+0x59c>
          && (nb_rx_data > 0U))
 80060e2:	183b      	adds	r3, r7, r0
 80060e4:	881b      	ldrh	r3, [r3, #0]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d100      	bne.n	80060ec <HAL_UART_IRQHandler+0x448>
 80060ea:	e0a9      	b.n	8006240 <HAL_UART_IRQHandler+0x59c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80060ec:	f3ef 8310 	mrs	r3, PRIMASK
 80060f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80060f2:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060f4:	2488      	movs	r4, #136	; 0x88
 80060f6:	193a      	adds	r2, r7, r4
 80060f8:	6013      	str	r3, [r2, #0]
 80060fa:	2301      	movs	r3, #1
 80060fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	f383 8810 	msr	PRIMASK, r3
}
 8006104:	46c0      	nop			; (mov r8, r8)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	681a      	ldr	r2, [r3, #0]
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	494f      	ldr	r1, [pc, #316]	; (8006250 <HAL_UART_IRQHandler+0x5ac>)
 8006112:	400a      	ands	r2, r1
 8006114:	601a      	str	r2, [r3, #0]
 8006116:	193b      	adds	r3, r7, r4
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	f383 8810 	msr	PRIMASK, r3
}
 8006122:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006124:	f3ef 8310 	mrs	r3, PRIMASK
 8006128:	61bb      	str	r3, [r7, #24]
  return(result);
 800612a:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800612c:	2484      	movs	r4, #132	; 0x84
 800612e:	193a      	adds	r2, r7, r4
 8006130:	6013      	str	r3, [r2, #0]
 8006132:	2301      	movs	r3, #1
 8006134:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006136:	69fb      	ldr	r3, [r7, #28]
 8006138:	f383 8810 	msr	PRIMASK, r3
}
 800613c:	46c0      	nop			; (mov r8, r8)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	689a      	ldr	r2, [r3, #8]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2101      	movs	r1, #1
 800614a:	438a      	bics	r2, r1
 800614c:	609a      	str	r2, [r3, #8]
 800614e:	193b      	adds	r3, r7, r4
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006154:	6a3b      	ldr	r3, [r7, #32]
 8006156:	f383 8810 	msr	PRIMASK, r3
}
 800615a:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2220      	movs	r2, #32
 8006160:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	665a      	str	r2, [r3, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800616e:	f3ef 8310 	mrs	r3, PRIMASK
 8006172:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006174:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006176:	2480      	movs	r4, #128	; 0x80
 8006178:	193a      	adds	r2, r7, r4
 800617a:	6013      	str	r3, [r2, #0]
 800617c:	2301      	movs	r3, #1
 800617e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006182:	f383 8810 	msr	PRIMASK, r3
}
 8006186:	46c0      	nop			; (mov r8, r8)
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	2110      	movs	r1, #16
 8006194:	438a      	bics	r2, r1
 8006196:	601a      	str	r2, [r3, #0]
 8006198:	193b      	adds	r3, r7, r4
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800619e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061a0:	f383 8810 	msr	PRIMASK, r3
}
 80061a4:	46c0      	nop			; (mov r8, r8)
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061a6:	183b      	adds	r3, r7, r0
 80061a8:	881a      	ldrh	r2, [r3, #0]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	0011      	movs	r1, r2
 80061ae:	0018      	movs	r0, r3
 80061b0:	f000 f860 	bl	8006274 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80061b4:	e044      	b.n	8006240 <HAL_UART_IRQHandler+0x59c>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80061b6:	23a4      	movs	r3, #164	; 0xa4
 80061b8:	18fb      	adds	r3, r7, r3
 80061ba:	681a      	ldr	r2, [r3, #0]
 80061bc:	2380      	movs	r3, #128	; 0x80
 80061be:	035b      	lsls	r3, r3, #13
 80061c0:	4013      	ands	r3, r2
 80061c2:	d010      	beq.n	80061e6 <HAL_UART_IRQHandler+0x542>
 80061c4:	239c      	movs	r3, #156	; 0x9c
 80061c6:	18fb      	adds	r3, r7, r3
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	2380      	movs	r3, #128	; 0x80
 80061cc:	03db      	lsls	r3, r3, #15
 80061ce:	4013      	ands	r3, r2
 80061d0:	d009      	beq.n	80061e6 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	2280      	movs	r2, #128	; 0x80
 80061d8:	0352      	lsls	r2, r2, #13
 80061da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	0018      	movs	r0, r3
 80061e0:	f000 fca0 	bl	8006b24 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80061e4:	e02f      	b.n	8006246 <HAL_UART_IRQHandler+0x5a2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80061e6:	23a4      	movs	r3, #164	; 0xa4
 80061e8:	18fb      	adds	r3, r7, r3
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	2280      	movs	r2, #128	; 0x80
 80061ee:	4013      	ands	r3, r2
 80061f0:	d00f      	beq.n	8006212 <HAL_UART_IRQHandler+0x56e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80061f2:	23a0      	movs	r3, #160	; 0xa0
 80061f4:	18fb      	adds	r3, r7, r3
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	2280      	movs	r2, #128	; 0x80
 80061fa:	4013      	ands	r3, r2
 80061fc:	d009      	beq.n	8006212 <HAL_UART_IRQHandler+0x56e>
  {
    if (huart->TxISR != NULL)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006202:	2b00      	cmp	r3, #0
 8006204:	d01e      	beq.n	8006244 <HAL_UART_IRQHandler+0x5a0>
    {
      huart->TxISR(huart);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800620a:	687a      	ldr	r2, [r7, #4]
 800620c:	0010      	movs	r0, r2
 800620e:	4798      	blx	r3
    }
    return;
 8006210:	e018      	b.n	8006244 <HAL_UART_IRQHandler+0x5a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006212:	23a4      	movs	r3, #164	; 0xa4
 8006214:	18fb      	adds	r3, r7, r3
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	2240      	movs	r2, #64	; 0x40
 800621a:	4013      	ands	r3, r2
 800621c:	d013      	beq.n	8006246 <HAL_UART_IRQHandler+0x5a2>
 800621e:	23a0      	movs	r3, #160	; 0xa0
 8006220:	18fb      	adds	r3, r7, r3
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	2240      	movs	r2, #64	; 0x40
 8006226:	4013      	ands	r3, r2
 8006228:	d00d      	beq.n	8006246 <HAL_UART_IRQHandler+0x5a2>
  {
    UART_EndTransmit_IT(huart);
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	0018      	movs	r0, r3
 800622e:	f000 fc4e 	bl	8006ace <UART_EndTransmit_IT>
    return;
 8006232:	e008      	b.n	8006246 <HAL_UART_IRQHandler+0x5a2>
      return;
 8006234:	46c0      	nop			; (mov r8, r8)
 8006236:	e006      	b.n	8006246 <HAL_UART_IRQHandler+0x5a2>
    return;
 8006238:	46c0      	nop			; (mov r8, r8)
 800623a:	e004      	b.n	8006246 <HAL_UART_IRQHandler+0x5a2>
      return;
 800623c:	46c0      	nop			; (mov r8, r8)
 800623e:	e002      	b.n	8006246 <HAL_UART_IRQHandler+0x5a2>
      return;
 8006240:	46c0      	nop			; (mov r8, r8)
 8006242:	e000      	b.n	8006246 <HAL_UART_IRQHandler+0x5a2>
    return;
 8006244:	46c0      	nop			; (mov r8, r8)
  }

}
 8006246:	46bd      	mov	sp, r7
 8006248:	b02b      	add	sp, #172	; 0xac
 800624a:	bd90      	pop	{r4, r7, pc}
 800624c:	fffffeff 	.word	0xfffffeff
 8006250:	fffffedf 	.word	0xfffffedf

08006254 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b082      	sub	sp, #8
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800625c:	46c0      	nop			; (mov r8, r8)
 800625e:	46bd      	mov	sp, r7
 8006260:	b002      	add	sp, #8
 8006262:	bd80      	pop	{r7, pc}

08006264 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006264:	b580      	push	{r7, lr}
 8006266:	b082      	sub	sp, #8
 8006268:	af00      	add	r7, sp, #0
 800626a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800626c:	46c0      	nop			; (mov r8, r8)
 800626e:	46bd      	mov	sp, r7
 8006270:	b002      	add	sp, #8
 8006272:	bd80      	pop	{r7, pc}

08006274 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b082      	sub	sp, #8
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	000a      	movs	r2, r1
 800627e:	1cbb      	adds	r3, r7, #2
 8006280:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006282:	46c0      	nop			; (mov r8, r8)
 8006284:	46bd      	mov	sp, r7
 8006286:	b002      	add	sp, #8
 8006288:	bd80      	pop	{r7, pc}
	...

0800628c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b088      	sub	sp, #32
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006294:	231e      	movs	r3, #30
 8006296:	18fb      	adds	r3, r7, r3
 8006298:	2200      	movs	r2, #0
 800629a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	689a      	ldr	r2, [r3, #8]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	691b      	ldr	r3, [r3, #16]
 80062a4:	431a      	orrs	r2, r3
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	695b      	ldr	r3, [r3, #20]
 80062aa:	431a      	orrs	r2, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	69db      	ldr	r3, [r3, #28]
 80062b0:	4313      	orrs	r3, r2
 80062b2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4abe      	ldr	r2, [pc, #760]	; (80065b4 <UART_SetConfig+0x328>)
 80062bc:	4013      	ands	r3, r2
 80062be:	0019      	movs	r1, r3
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	697a      	ldr	r2, [r7, #20]
 80062c6:	430a      	orrs	r2, r1
 80062c8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	4ab9      	ldr	r2, [pc, #740]	; (80065b8 <UART_SetConfig+0x32c>)
 80062d2:	4013      	ands	r3, r2
 80062d4:	0019      	movs	r1, r3
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	68da      	ldr	r2, [r3, #12]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	430a      	orrs	r2, r1
 80062e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	699b      	ldr	r3, [r3, #24]
 80062e6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	6a1b      	ldr	r3, [r3, #32]
 80062ec:	697a      	ldr	r2, [r7, #20]
 80062ee:	4313      	orrs	r3, r2
 80062f0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	689b      	ldr	r3, [r3, #8]
 80062f8:	4ab0      	ldr	r2, [pc, #704]	; (80065bc <UART_SetConfig+0x330>)
 80062fa:	4013      	ands	r3, r2
 80062fc:	0019      	movs	r1, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	697a      	ldr	r2, [r7, #20]
 8006304:	430a      	orrs	r2, r1
 8006306:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4aac      	ldr	r2, [pc, #688]	; (80065c0 <UART_SetConfig+0x334>)
 800630e:	4293      	cmp	r3, r2
 8006310:	d127      	bne.n	8006362 <UART_SetConfig+0xd6>
 8006312:	4bac      	ldr	r3, [pc, #688]	; (80065c4 <UART_SetConfig+0x338>)
 8006314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006316:	2203      	movs	r2, #3
 8006318:	4013      	ands	r3, r2
 800631a:	2b03      	cmp	r3, #3
 800631c:	d00d      	beq.n	800633a <UART_SetConfig+0xae>
 800631e:	d81b      	bhi.n	8006358 <UART_SetConfig+0xcc>
 8006320:	2b02      	cmp	r3, #2
 8006322:	d014      	beq.n	800634e <UART_SetConfig+0xc2>
 8006324:	d818      	bhi.n	8006358 <UART_SetConfig+0xcc>
 8006326:	2b00      	cmp	r3, #0
 8006328:	d002      	beq.n	8006330 <UART_SetConfig+0xa4>
 800632a:	2b01      	cmp	r3, #1
 800632c:	d00a      	beq.n	8006344 <UART_SetConfig+0xb8>
 800632e:	e013      	b.n	8006358 <UART_SetConfig+0xcc>
 8006330:	231f      	movs	r3, #31
 8006332:	18fb      	adds	r3, r7, r3
 8006334:	2200      	movs	r2, #0
 8006336:	701a      	strb	r2, [r3, #0]
 8006338:	e0bd      	b.n	80064b6 <UART_SetConfig+0x22a>
 800633a:	231f      	movs	r3, #31
 800633c:	18fb      	adds	r3, r7, r3
 800633e:	2202      	movs	r2, #2
 8006340:	701a      	strb	r2, [r3, #0]
 8006342:	e0b8      	b.n	80064b6 <UART_SetConfig+0x22a>
 8006344:	231f      	movs	r3, #31
 8006346:	18fb      	adds	r3, r7, r3
 8006348:	2204      	movs	r2, #4
 800634a:	701a      	strb	r2, [r3, #0]
 800634c:	e0b3      	b.n	80064b6 <UART_SetConfig+0x22a>
 800634e:	231f      	movs	r3, #31
 8006350:	18fb      	adds	r3, r7, r3
 8006352:	2208      	movs	r2, #8
 8006354:	701a      	strb	r2, [r3, #0]
 8006356:	e0ae      	b.n	80064b6 <UART_SetConfig+0x22a>
 8006358:	231f      	movs	r3, #31
 800635a:	18fb      	adds	r3, r7, r3
 800635c:	2210      	movs	r2, #16
 800635e:	701a      	strb	r2, [r3, #0]
 8006360:	e0a9      	b.n	80064b6 <UART_SetConfig+0x22a>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a98      	ldr	r2, [pc, #608]	; (80065c8 <UART_SetConfig+0x33c>)
 8006368:	4293      	cmp	r3, r2
 800636a:	d134      	bne.n	80063d6 <UART_SetConfig+0x14a>
 800636c:	4b95      	ldr	r3, [pc, #596]	; (80065c4 <UART_SetConfig+0x338>)
 800636e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006370:	23c0      	movs	r3, #192	; 0xc0
 8006372:	029b      	lsls	r3, r3, #10
 8006374:	4013      	ands	r3, r2
 8006376:	22c0      	movs	r2, #192	; 0xc0
 8006378:	0292      	lsls	r2, r2, #10
 800637a:	4293      	cmp	r3, r2
 800637c:	d017      	beq.n	80063ae <UART_SetConfig+0x122>
 800637e:	22c0      	movs	r2, #192	; 0xc0
 8006380:	0292      	lsls	r2, r2, #10
 8006382:	4293      	cmp	r3, r2
 8006384:	d822      	bhi.n	80063cc <UART_SetConfig+0x140>
 8006386:	2280      	movs	r2, #128	; 0x80
 8006388:	0292      	lsls	r2, r2, #10
 800638a:	4293      	cmp	r3, r2
 800638c:	d019      	beq.n	80063c2 <UART_SetConfig+0x136>
 800638e:	2280      	movs	r2, #128	; 0x80
 8006390:	0292      	lsls	r2, r2, #10
 8006392:	4293      	cmp	r3, r2
 8006394:	d81a      	bhi.n	80063cc <UART_SetConfig+0x140>
 8006396:	2b00      	cmp	r3, #0
 8006398:	d004      	beq.n	80063a4 <UART_SetConfig+0x118>
 800639a:	2280      	movs	r2, #128	; 0x80
 800639c:	0252      	lsls	r2, r2, #9
 800639e:	4293      	cmp	r3, r2
 80063a0:	d00a      	beq.n	80063b8 <UART_SetConfig+0x12c>
 80063a2:	e013      	b.n	80063cc <UART_SetConfig+0x140>
 80063a4:	231f      	movs	r3, #31
 80063a6:	18fb      	adds	r3, r7, r3
 80063a8:	2200      	movs	r2, #0
 80063aa:	701a      	strb	r2, [r3, #0]
 80063ac:	e083      	b.n	80064b6 <UART_SetConfig+0x22a>
 80063ae:	231f      	movs	r3, #31
 80063b0:	18fb      	adds	r3, r7, r3
 80063b2:	2202      	movs	r2, #2
 80063b4:	701a      	strb	r2, [r3, #0]
 80063b6:	e07e      	b.n	80064b6 <UART_SetConfig+0x22a>
 80063b8:	231f      	movs	r3, #31
 80063ba:	18fb      	adds	r3, r7, r3
 80063bc:	2204      	movs	r2, #4
 80063be:	701a      	strb	r2, [r3, #0]
 80063c0:	e079      	b.n	80064b6 <UART_SetConfig+0x22a>
 80063c2:	231f      	movs	r3, #31
 80063c4:	18fb      	adds	r3, r7, r3
 80063c6:	2208      	movs	r2, #8
 80063c8:	701a      	strb	r2, [r3, #0]
 80063ca:	e074      	b.n	80064b6 <UART_SetConfig+0x22a>
 80063cc:	231f      	movs	r3, #31
 80063ce:	18fb      	adds	r3, r7, r3
 80063d0:	2210      	movs	r2, #16
 80063d2:	701a      	strb	r2, [r3, #0]
 80063d4:	e06f      	b.n	80064b6 <UART_SetConfig+0x22a>
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	4a7c      	ldr	r2, [pc, #496]	; (80065cc <UART_SetConfig+0x340>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d134      	bne.n	800644a <UART_SetConfig+0x1be>
 80063e0:	4b78      	ldr	r3, [pc, #480]	; (80065c4 <UART_SetConfig+0x338>)
 80063e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063e4:	23c0      	movs	r3, #192	; 0xc0
 80063e6:	031b      	lsls	r3, r3, #12
 80063e8:	4013      	ands	r3, r2
 80063ea:	22c0      	movs	r2, #192	; 0xc0
 80063ec:	0312      	lsls	r2, r2, #12
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d017      	beq.n	8006422 <UART_SetConfig+0x196>
 80063f2:	22c0      	movs	r2, #192	; 0xc0
 80063f4:	0312      	lsls	r2, r2, #12
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d822      	bhi.n	8006440 <UART_SetConfig+0x1b4>
 80063fa:	2280      	movs	r2, #128	; 0x80
 80063fc:	0312      	lsls	r2, r2, #12
 80063fe:	4293      	cmp	r3, r2
 8006400:	d019      	beq.n	8006436 <UART_SetConfig+0x1aa>
 8006402:	2280      	movs	r2, #128	; 0x80
 8006404:	0312      	lsls	r2, r2, #12
 8006406:	4293      	cmp	r3, r2
 8006408:	d81a      	bhi.n	8006440 <UART_SetConfig+0x1b4>
 800640a:	2b00      	cmp	r3, #0
 800640c:	d004      	beq.n	8006418 <UART_SetConfig+0x18c>
 800640e:	2280      	movs	r2, #128	; 0x80
 8006410:	02d2      	lsls	r2, r2, #11
 8006412:	4293      	cmp	r3, r2
 8006414:	d00a      	beq.n	800642c <UART_SetConfig+0x1a0>
 8006416:	e013      	b.n	8006440 <UART_SetConfig+0x1b4>
 8006418:	231f      	movs	r3, #31
 800641a:	18fb      	adds	r3, r7, r3
 800641c:	2200      	movs	r2, #0
 800641e:	701a      	strb	r2, [r3, #0]
 8006420:	e049      	b.n	80064b6 <UART_SetConfig+0x22a>
 8006422:	231f      	movs	r3, #31
 8006424:	18fb      	adds	r3, r7, r3
 8006426:	2202      	movs	r2, #2
 8006428:	701a      	strb	r2, [r3, #0]
 800642a:	e044      	b.n	80064b6 <UART_SetConfig+0x22a>
 800642c:	231f      	movs	r3, #31
 800642e:	18fb      	adds	r3, r7, r3
 8006430:	2204      	movs	r2, #4
 8006432:	701a      	strb	r2, [r3, #0]
 8006434:	e03f      	b.n	80064b6 <UART_SetConfig+0x22a>
 8006436:	231f      	movs	r3, #31
 8006438:	18fb      	adds	r3, r7, r3
 800643a:	2208      	movs	r2, #8
 800643c:	701a      	strb	r2, [r3, #0]
 800643e:	e03a      	b.n	80064b6 <UART_SetConfig+0x22a>
 8006440:	231f      	movs	r3, #31
 8006442:	18fb      	adds	r3, r7, r3
 8006444:	2210      	movs	r2, #16
 8006446:	701a      	strb	r2, [r3, #0]
 8006448:	e035      	b.n	80064b6 <UART_SetConfig+0x22a>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a60      	ldr	r2, [pc, #384]	; (80065d0 <UART_SetConfig+0x344>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d104      	bne.n	800645e <UART_SetConfig+0x1d2>
 8006454:	231f      	movs	r3, #31
 8006456:	18fb      	adds	r3, r7, r3
 8006458:	2200      	movs	r2, #0
 800645a:	701a      	strb	r2, [r3, #0]
 800645c:	e02b      	b.n	80064b6 <UART_SetConfig+0x22a>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a5c      	ldr	r2, [pc, #368]	; (80065d4 <UART_SetConfig+0x348>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d104      	bne.n	8006472 <UART_SetConfig+0x1e6>
 8006468:	231f      	movs	r3, #31
 800646a:	18fb      	adds	r3, r7, r3
 800646c:	2200      	movs	r2, #0
 800646e:	701a      	strb	r2, [r3, #0]
 8006470:	e021      	b.n	80064b6 <UART_SetConfig+0x22a>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a58      	ldr	r2, [pc, #352]	; (80065d8 <UART_SetConfig+0x34c>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d104      	bne.n	8006486 <UART_SetConfig+0x1fa>
 800647c:	231f      	movs	r3, #31
 800647e:	18fb      	adds	r3, r7, r3
 8006480:	2200      	movs	r2, #0
 8006482:	701a      	strb	r2, [r3, #0]
 8006484:	e017      	b.n	80064b6 <UART_SetConfig+0x22a>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a54      	ldr	r2, [pc, #336]	; (80065dc <UART_SetConfig+0x350>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d104      	bne.n	800649a <UART_SetConfig+0x20e>
 8006490:	231f      	movs	r3, #31
 8006492:	18fb      	adds	r3, r7, r3
 8006494:	2200      	movs	r2, #0
 8006496:	701a      	strb	r2, [r3, #0]
 8006498:	e00d      	b.n	80064b6 <UART_SetConfig+0x22a>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a50      	ldr	r2, [pc, #320]	; (80065e0 <UART_SetConfig+0x354>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d104      	bne.n	80064ae <UART_SetConfig+0x222>
 80064a4:	231f      	movs	r3, #31
 80064a6:	18fb      	adds	r3, r7, r3
 80064a8:	2200      	movs	r2, #0
 80064aa:	701a      	strb	r2, [r3, #0]
 80064ac:	e003      	b.n	80064b6 <UART_SetConfig+0x22a>
 80064ae:	231f      	movs	r3, #31
 80064b0:	18fb      	adds	r3, r7, r3
 80064b2:	2210      	movs	r2, #16
 80064b4:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	69da      	ldr	r2, [r3, #28]
 80064ba:	2380      	movs	r3, #128	; 0x80
 80064bc:	021b      	lsls	r3, r3, #8
 80064be:	429a      	cmp	r2, r3
 80064c0:	d15d      	bne.n	800657e <UART_SetConfig+0x2f2>
  {
    switch (clocksource)
 80064c2:	231f      	movs	r3, #31
 80064c4:	18fb      	adds	r3, r7, r3
 80064c6:	781b      	ldrb	r3, [r3, #0]
 80064c8:	2b08      	cmp	r3, #8
 80064ca:	d015      	beq.n	80064f8 <UART_SetConfig+0x26c>
 80064cc:	dc18      	bgt.n	8006500 <UART_SetConfig+0x274>
 80064ce:	2b04      	cmp	r3, #4
 80064d0:	d00d      	beq.n	80064ee <UART_SetConfig+0x262>
 80064d2:	dc15      	bgt.n	8006500 <UART_SetConfig+0x274>
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d002      	beq.n	80064de <UART_SetConfig+0x252>
 80064d8:	2b02      	cmp	r3, #2
 80064da:	d005      	beq.n	80064e8 <UART_SetConfig+0x25c>
 80064dc:	e010      	b.n	8006500 <UART_SetConfig+0x274>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064de:	f7ff f9cd 	bl	800587c <HAL_RCC_GetPCLK1Freq>
 80064e2:	0003      	movs	r3, r0
 80064e4:	61bb      	str	r3, [r7, #24]
        break;
 80064e6:	e012      	b.n	800650e <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064e8:	4b3e      	ldr	r3, [pc, #248]	; (80065e4 <UART_SetConfig+0x358>)
 80064ea:	61bb      	str	r3, [r7, #24]
        break;
 80064ec:	e00f      	b.n	800650e <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064ee:	f7ff f93b 	bl	8005768 <HAL_RCC_GetSysClockFreq>
 80064f2:	0003      	movs	r3, r0
 80064f4:	61bb      	str	r3, [r7, #24]
        break;
 80064f6:	e00a      	b.n	800650e <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064f8:	2380      	movs	r3, #128	; 0x80
 80064fa:	021b      	lsls	r3, r3, #8
 80064fc:	61bb      	str	r3, [r7, #24]
        break;
 80064fe:	e006      	b.n	800650e <UART_SetConfig+0x282>
      default:
        pclk = 0U;
 8006500:	2300      	movs	r3, #0
 8006502:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006504:	231e      	movs	r3, #30
 8006506:	18fb      	adds	r3, r7, r3
 8006508:	2201      	movs	r2, #1
 800650a:	701a      	strb	r2, [r3, #0]
        break;
 800650c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800650e:	69bb      	ldr	r3, [r7, #24]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d100      	bne.n	8006516 <UART_SetConfig+0x28a>
 8006514:	e095      	b.n	8006642 <UART_SetConfig+0x3b6>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006516:	69bb      	ldr	r3, [r7, #24]
 8006518:	005a      	lsls	r2, r3, #1
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	085b      	lsrs	r3, r3, #1
 8006520:	18d2      	adds	r2, r2, r3
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	0019      	movs	r1, r3
 8006528:	0010      	movs	r0, r2
 800652a:	f7f9 fdeb 	bl	8000104 <__udivsi3>
 800652e:	0003      	movs	r3, r0
 8006530:	b29b      	uxth	r3, r3
 8006532:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	2b0f      	cmp	r3, #15
 8006538:	d91c      	bls.n	8006574 <UART_SetConfig+0x2e8>
 800653a:	693a      	ldr	r2, [r7, #16]
 800653c:	2380      	movs	r3, #128	; 0x80
 800653e:	025b      	lsls	r3, r3, #9
 8006540:	429a      	cmp	r2, r3
 8006542:	d217      	bcs.n	8006574 <UART_SetConfig+0x2e8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	b29a      	uxth	r2, r3
 8006548:	200e      	movs	r0, #14
 800654a:	183b      	adds	r3, r7, r0
 800654c:	210f      	movs	r1, #15
 800654e:	438a      	bics	r2, r1
 8006550:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	085b      	lsrs	r3, r3, #1
 8006556:	b29b      	uxth	r3, r3
 8006558:	2207      	movs	r2, #7
 800655a:	4013      	ands	r3, r2
 800655c:	b299      	uxth	r1, r3
 800655e:	183b      	adds	r3, r7, r0
 8006560:	183a      	adds	r2, r7, r0
 8006562:	8812      	ldrh	r2, [r2, #0]
 8006564:	430a      	orrs	r2, r1
 8006566:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	183a      	adds	r2, r7, r0
 800656e:	8812      	ldrh	r2, [r2, #0]
 8006570:	60da      	str	r2, [r3, #12]
 8006572:	e066      	b.n	8006642 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 8006574:	231e      	movs	r3, #30
 8006576:	18fb      	adds	r3, r7, r3
 8006578:	2201      	movs	r2, #1
 800657a:	701a      	strb	r2, [r3, #0]
 800657c:	e061      	b.n	8006642 <UART_SetConfig+0x3b6>
      }
    }
  }
  else
  {
    switch (clocksource)
 800657e:	231f      	movs	r3, #31
 8006580:	18fb      	adds	r3, r7, r3
 8006582:	781b      	ldrb	r3, [r3, #0]
 8006584:	2b08      	cmp	r3, #8
 8006586:	d02f      	beq.n	80065e8 <UART_SetConfig+0x35c>
 8006588:	dc32      	bgt.n	80065f0 <UART_SetConfig+0x364>
 800658a:	2b04      	cmp	r3, #4
 800658c:	d00d      	beq.n	80065aa <UART_SetConfig+0x31e>
 800658e:	dc2f      	bgt.n	80065f0 <UART_SetConfig+0x364>
 8006590:	2b00      	cmp	r3, #0
 8006592:	d002      	beq.n	800659a <UART_SetConfig+0x30e>
 8006594:	2b02      	cmp	r3, #2
 8006596:	d005      	beq.n	80065a4 <UART_SetConfig+0x318>
 8006598:	e02a      	b.n	80065f0 <UART_SetConfig+0x364>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800659a:	f7ff f96f 	bl	800587c <HAL_RCC_GetPCLK1Freq>
 800659e:	0003      	movs	r3, r0
 80065a0:	61bb      	str	r3, [r7, #24]
        break;
 80065a2:	e02c      	b.n	80065fe <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065a4:	4b0f      	ldr	r3, [pc, #60]	; (80065e4 <UART_SetConfig+0x358>)
 80065a6:	61bb      	str	r3, [r7, #24]
        break;
 80065a8:	e029      	b.n	80065fe <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065aa:	f7ff f8dd 	bl	8005768 <HAL_RCC_GetSysClockFreq>
 80065ae:	0003      	movs	r3, r0
 80065b0:	61bb      	str	r3, [r7, #24]
        break;
 80065b2:	e024      	b.n	80065fe <UART_SetConfig+0x372>
 80065b4:	efff69f3 	.word	0xefff69f3
 80065b8:	ffffcfff 	.word	0xffffcfff
 80065bc:	fffff4ff 	.word	0xfffff4ff
 80065c0:	40013800 	.word	0x40013800
 80065c4:	40021000 	.word	0x40021000
 80065c8:	40004400 	.word	0x40004400
 80065cc:	40004800 	.word	0x40004800
 80065d0:	40004c00 	.word	0x40004c00
 80065d4:	40005000 	.word	0x40005000
 80065d8:	40011400 	.word	0x40011400
 80065dc:	40011800 	.word	0x40011800
 80065e0:	40011c00 	.word	0x40011c00
 80065e4:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065e8:	2380      	movs	r3, #128	; 0x80
 80065ea:	021b      	lsls	r3, r3, #8
 80065ec:	61bb      	str	r3, [r7, #24]
        break;
 80065ee:	e006      	b.n	80065fe <UART_SetConfig+0x372>
      default:
        pclk = 0U;
 80065f0:	2300      	movs	r3, #0
 80065f2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80065f4:	231e      	movs	r3, #30
 80065f6:	18fb      	adds	r3, r7, r3
 80065f8:	2201      	movs	r2, #1
 80065fa:	701a      	strb	r2, [r3, #0]
        break;
 80065fc:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80065fe:	69bb      	ldr	r3, [r7, #24]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d01e      	beq.n	8006642 <UART_SetConfig+0x3b6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	085a      	lsrs	r2, r3, #1
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	18d2      	adds	r2, r2, r3
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	0019      	movs	r1, r3
 8006614:	0010      	movs	r0, r2
 8006616:	f7f9 fd75 	bl	8000104 <__udivsi3>
 800661a:	0003      	movs	r3, r0
 800661c:	b29b      	uxth	r3, r3
 800661e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006620:	693b      	ldr	r3, [r7, #16]
 8006622:	2b0f      	cmp	r3, #15
 8006624:	d909      	bls.n	800663a <UART_SetConfig+0x3ae>
 8006626:	693a      	ldr	r2, [r7, #16]
 8006628:	2380      	movs	r3, #128	; 0x80
 800662a:	025b      	lsls	r3, r3, #9
 800662c:	429a      	cmp	r2, r3
 800662e:	d204      	bcs.n	800663a <UART_SetConfig+0x3ae>
      {
        huart->Instance->BRR = usartdiv;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	693a      	ldr	r2, [r7, #16]
 8006636:	60da      	str	r2, [r3, #12]
 8006638:	e003      	b.n	8006642 <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 800663a:	231e      	movs	r3, #30
 800663c:	18fb      	adds	r3, r7, r3
 800663e:	2201      	movs	r2, #1
 8006640:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800664e:	231e      	movs	r3, #30
 8006650:	18fb      	adds	r3, r7, r3
 8006652:	781b      	ldrb	r3, [r3, #0]
}
 8006654:	0018      	movs	r0, r3
 8006656:	46bd      	mov	sp, r7
 8006658:	b008      	add	sp, #32
 800665a:	bd80      	pop	{r7, pc}

0800665c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b082      	sub	sp, #8
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006668:	2201      	movs	r2, #1
 800666a:	4013      	ands	r3, r2
 800666c:	d00b      	beq.n	8006686 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	4a4a      	ldr	r2, [pc, #296]	; (80067a0 <UART_AdvFeatureConfig+0x144>)
 8006676:	4013      	ands	r3, r2
 8006678:	0019      	movs	r1, r3
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	430a      	orrs	r2, r1
 8006684:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800668a:	2202      	movs	r2, #2
 800668c:	4013      	ands	r3, r2
 800668e:	d00b      	beq.n	80066a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	4a43      	ldr	r2, [pc, #268]	; (80067a4 <UART_AdvFeatureConfig+0x148>)
 8006698:	4013      	ands	r3, r2
 800669a:	0019      	movs	r1, r3
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	430a      	orrs	r2, r1
 80066a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ac:	2204      	movs	r2, #4
 80066ae:	4013      	ands	r3, r2
 80066b0:	d00b      	beq.n	80066ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	4a3b      	ldr	r2, [pc, #236]	; (80067a8 <UART_AdvFeatureConfig+0x14c>)
 80066ba:	4013      	ands	r3, r2
 80066bc:	0019      	movs	r1, r3
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	430a      	orrs	r2, r1
 80066c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ce:	2208      	movs	r2, #8
 80066d0:	4013      	ands	r3, r2
 80066d2:	d00b      	beq.n	80066ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	4a34      	ldr	r2, [pc, #208]	; (80067ac <UART_AdvFeatureConfig+0x150>)
 80066dc:	4013      	ands	r3, r2
 80066de:	0019      	movs	r1, r3
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	430a      	orrs	r2, r1
 80066ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066f0:	2210      	movs	r2, #16
 80066f2:	4013      	ands	r3, r2
 80066f4:	d00b      	beq.n	800670e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	4a2c      	ldr	r2, [pc, #176]	; (80067b0 <UART_AdvFeatureConfig+0x154>)
 80066fe:	4013      	ands	r3, r2
 8006700:	0019      	movs	r1, r3
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	430a      	orrs	r2, r1
 800670c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006712:	2220      	movs	r2, #32
 8006714:	4013      	ands	r3, r2
 8006716:	d00b      	beq.n	8006730 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	4a25      	ldr	r2, [pc, #148]	; (80067b4 <UART_AdvFeatureConfig+0x158>)
 8006720:	4013      	ands	r3, r2
 8006722:	0019      	movs	r1, r3
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	430a      	orrs	r2, r1
 800672e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006734:	2240      	movs	r2, #64	; 0x40
 8006736:	4013      	ands	r3, r2
 8006738:	d01d      	beq.n	8006776 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	4a1d      	ldr	r2, [pc, #116]	; (80067b8 <UART_AdvFeatureConfig+0x15c>)
 8006742:	4013      	ands	r3, r2
 8006744:	0019      	movs	r1, r3
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	430a      	orrs	r2, r1
 8006750:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006756:	2380      	movs	r3, #128	; 0x80
 8006758:	035b      	lsls	r3, r3, #13
 800675a:	429a      	cmp	r2, r3
 800675c:	d10b      	bne.n	8006776 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	4a15      	ldr	r2, [pc, #84]	; (80067bc <UART_AdvFeatureConfig+0x160>)
 8006766:	4013      	ands	r3, r2
 8006768:	0019      	movs	r1, r3
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	430a      	orrs	r2, r1
 8006774:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800677a:	2280      	movs	r2, #128	; 0x80
 800677c:	4013      	ands	r3, r2
 800677e:	d00b      	beq.n	8006798 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	4a0e      	ldr	r2, [pc, #56]	; (80067c0 <UART_AdvFeatureConfig+0x164>)
 8006788:	4013      	ands	r3, r2
 800678a:	0019      	movs	r1, r3
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	430a      	orrs	r2, r1
 8006796:	605a      	str	r2, [r3, #4]
  }
}
 8006798:	46c0      	nop			; (mov r8, r8)
 800679a:	46bd      	mov	sp, r7
 800679c:	b002      	add	sp, #8
 800679e:	bd80      	pop	{r7, pc}
 80067a0:	fffdffff 	.word	0xfffdffff
 80067a4:	fffeffff 	.word	0xfffeffff
 80067a8:	fffbffff 	.word	0xfffbffff
 80067ac:	ffff7fff 	.word	0xffff7fff
 80067b0:	ffffefff 	.word	0xffffefff
 80067b4:	ffffdfff 	.word	0xffffdfff
 80067b8:	ffefffff 	.word	0xffefffff
 80067bc:	ff9fffff 	.word	0xff9fffff
 80067c0:	fff7ffff 	.word	0xfff7ffff

080067c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b086      	sub	sp, #24
 80067c8:	af02      	add	r7, sp, #8
 80067ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2280      	movs	r2, #128	; 0x80
 80067d0:	2100      	movs	r1, #0
 80067d2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067d4:	f7fd fa4a 	bl	8003c6c <HAL_GetTick>
 80067d8:	0003      	movs	r3, r0
 80067da:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	2208      	movs	r2, #8
 80067e4:	4013      	ands	r3, r2
 80067e6:	2b08      	cmp	r3, #8
 80067e8:	d10c      	bne.n	8006804 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	2280      	movs	r2, #128	; 0x80
 80067ee:	0391      	lsls	r1, r2, #14
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	4a17      	ldr	r2, [pc, #92]	; (8006850 <UART_CheckIdleState+0x8c>)
 80067f4:	9200      	str	r2, [sp, #0]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f000 f82c 	bl	8006854 <UART_WaitOnFlagUntilTimeout>
 80067fc:	1e03      	subs	r3, r0, #0
 80067fe:	d001      	beq.n	8006804 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006800:	2303      	movs	r3, #3
 8006802:	e021      	b.n	8006848 <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	2204      	movs	r2, #4
 800680c:	4013      	ands	r3, r2
 800680e:	2b04      	cmp	r3, #4
 8006810:	d10c      	bne.n	800682c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	2280      	movs	r2, #128	; 0x80
 8006816:	03d1      	lsls	r1, r2, #15
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	4a0d      	ldr	r2, [pc, #52]	; (8006850 <UART_CheckIdleState+0x8c>)
 800681c:	9200      	str	r2, [sp, #0]
 800681e:	2200      	movs	r2, #0
 8006820:	f000 f818 	bl	8006854 <UART_WaitOnFlagUntilTimeout>
 8006824:	1e03      	subs	r3, r0, #0
 8006826:	d001      	beq.n	800682c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006828:	2303      	movs	r3, #3
 800682a:	e00d      	b.n	8006848 <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2220      	movs	r2, #32
 8006830:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2220      	movs	r2, #32
 8006836:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2200      	movs	r2, #0
 800683c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2274      	movs	r2, #116	; 0x74
 8006842:	2100      	movs	r1, #0
 8006844:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006846:	2300      	movs	r3, #0
}
 8006848:	0018      	movs	r0, r3
 800684a:	46bd      	mov	sp, r7
 800684c:	b004      	add	sp, #16
 800684e:	bd80      	pop	{r7, pc}
 8006850:	01ffffff 	.word	0x01ffffff

08006854 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b094      	sub	sp, #80	; 0x50
 8006858:	af00      	add	r7, sp, #0
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	603b      	str	r3, [r7, #0]
 8006860:	1dfb      	adds	r3, r7, #7
 8006862:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006864:	e0a3      	b.n	80069ae <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006866:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006868:	3301      	adds	r3, #1
 800686a:	d100      	bne.n	800686e <UART_WaitOnFlagUntilTimeout+0x1a>
 800686c:	e09f      	b.n	80069ae <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800686e:	f7fd f9fd 	bl	8003c6c <HAL_GetTick>
 8006872:	0002      	movs	r2, r0
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	1ad3      	subs	r3, r2, r3
 8006878:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800687a:	429a      	cmp	r2, r3
 800687c:	d302      	bcc.n	8006884 <UART_WaitOnFlagUntilTimeout+0x30>
 800687e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006880:	2b00      	cmp	r3, #0
 8006882:	d13d      	bne.n	8006900 <UART_WaitOnFlagUntilTimeout+0xac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006884:	f3ef 8310 	mrs	r3, PRIMASK
 8006888:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800688a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800688c:	647b      	str	r3, [r7, #68]	; 0x44
 800688e:	2301      	movs	r3, #1
 8006890:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006894:	f383 8810 	msr	PRIMASK, r3
}
 8006898:	46c0      	nop			; (mov r8, r8)
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	494c      	ldr	r1, [pc, #304]	; (80069d8 <UART_WaitOnFlagUntilTimeout+0x184>)
 80068a6:	400a      	ands	r2, r1
 80068a8:	601a      	str	r2, [r3, #0]
 80068aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068ac:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80068b0:	f383 8810 	msr	PRIMASK, r3
}
 80068b4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80068b6:	f3ef 8310 	mrs	r3, PRIMASK
 80068ba:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80068bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068be:	643b      	str	r3, [r7, #64]	; 0x40
 80068c0:	2301      	movs	r3, #1
 80068c2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068c6:	f383 8810 	msr	PRIMASK, r3
}
 80068ca:	46c0      	nop			; (mov r8, r8)
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	689a      	ldr	r2, [r3, #8]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	2101      	movs	r1, #1
 80068d8:	438a      	bics	r2, r1
 80068da:	609a      	str	r2, [r3, #8]
 80068dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068de:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068e2:	f383 8810 	msr	PRIMASK, r3
}
 80068e6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2220      	movs	r2, #32
 80068ec:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2220      	movs	r2, #32
 80068f2:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2274      	movs	r2, #116	; 0x74
 80068f8:	2100      	movs	r1, #0
 80068fa:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80068fc:	2303      	movs	r3, #3
 80068fe:	e067      	b.n	80069d0 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	2204      	movs	r2, #4
 8006908:	4013      	ands	r3, r2
 800690a:	d050      	beq.n	80069ae <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	69da      	ldr	r2, [r3, #28]
 8006912:	2380      	movs	r3, #128	; 0x80
 8006914:	011b      	lsls	r3, r3, #4
 8006916:	401a      	ands	r2, r3
 8006918:	2380      	movs	r3, #128	; 0x80
 800691a:	011b      	lsls	r3, r3, #4
 800691c:	429a      	cmp	r2, r3
 800691e:	d146      	bne.n	80069ae <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2280      	movs	r2, #128	; 0x80
 8006926:	0112      	lsls	r2, r2, #4
 8006928:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800692a:	f3ef 8310 	mrs	r3, PRIMASK
 800692e:	613b      	str	r3, [r7, #16]
  return(result);
 8006930:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006932:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006934:	2301      	movs	r3, #1
 8006936:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	f383 8810 	msr	PRIMASK, r3
}
 800693e:	46c0      	nop			; (mov r8, r8)
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	4923      	ldr	r1, [pc, #140]	; (80069d8 <UART_WaitOnFlagUntilTimeout+0x184>)
 800694c:	400a      	ands	r2, r1
 800694e:	601a      	str	r2, [r3, #0]
 8006950:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006952:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006954:	69bb      	ldr	r3, [r7, #24]
 8006956:	f383 8810 	msr	PRIMASK, r3
}
 800695a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800695c:	f3ef 8310 	mrs	r3, PRIMASK
 8006960:	61fb      	str	r3, [r7, #28]
  return(result);
 8006962:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006964:	64bb      	str	r3, [r7, #72]	; 0x48
 8006966:	2301      	movs	r3, #1
 8006968:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800696a:	6a3b      	ldr	r3, [r7, #32]
 800696c:	f383 8810 	msr	PRIMASK, r3
}
 8006970:	46c0      	nop			; (mov r8, r8)
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	689a      	ldr	r2, [r3, #8]
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	2101      	movs	r1, #1
 800697e:	438a      	bics	r2, r1
 8006980:	609a      	str	r2, [r3, #8]
 8006982:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006984:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006988:	f383 8810 	msr	PRIMASK, r3
}
 800698c:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	2220      	movs	r2, #32
 8006992:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2220      	movs	r2, #32
 8006998:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2280      	movs	r2, #128	; 0x80
 800699e:	2120      	movs	r1, #32
 80069a0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2274      	movs	r2, #116	; 0x74
 80069a6:	2100      	movs	r1, #0
 80069a8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80069aa:	2303      	movs	r3, #3
 80069ac:	e010      	b.n	80069d0 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	69db      	ldr	r3, [r3, #28]
 80069b4:	68ba      	ldr	r2, [r7, #8]
 80069b6:	4013      	ands	r3, r2
 80069b8:	68ba      	ldr	r2, [r7, #8]
 80069ba:	1ad3      	subs	r3, r2, r3
 80069bc:	425a      	negs	r2, r3
 80069be:	4153      	adcs	r3, r2
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	001a      	movs	r2, r3
 80069c4:	1dfb      	adds	r3, r7, #7
 80069c6:	781b      	ldrb	r3, [r3, #0]
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d100      	bne.n	80069ce <UART_WaitOnFlagUntilTimeout+0x17a>
 80069cc:	e74b      	b.n	8006866 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80069ce:	2300      	movs	r3, #0
}
 80069d0:	0018      	movs	r0, r3
 80069d2:	46bd      	mov	sp, r7
 80069d4:	b014      	add	sp, #80	; 0x50
 80069d6:	bd80      	pop	{r7, pc}
 80069d8:	fffffe5f 	.word	0xfffffe5f

080069dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b08e      	sub	sp, #56	; 0x38
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80069e4:	f3ef 8310 	mrs	r3, PRIMASK
 80069e8:	617b      	str	r3, [r7, #20]
  return(result);
 80069ea:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80069ec:	637b      	str	r3, [r7, #52]	; 0x34
 80069ee:	2301      	movs	r3, #1
 80069f0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80069f2:	69bb      	ldr	r3, [r7, #24]
 80069f4:	f383 8810 	msr	PRIMASK, r3
}
 80069f8:	46c0      	nop			; (mov r8, r8)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	681a      	ldr	r2, [r3, #0]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4925      	ldr	r1, [pc, #148]	; (8006a9c <UART_EndRxTransfer+0xc0>)
 8006a06:	400a      	ands	r2, r1
 8006a08:	601a      	str	r2, [r3, #0]
 8006a0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a0c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a0e:	69fb      	ldr	r3, [r7, #28]
 8006a10:	f383 8810 	msr	PRIMASK, r3
}
 8006a14:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a16:	f3ef 8310 	mrs	r3, PRIMASK
 8006a1a:	623b      	str	r3, [r7, #32]
  return(result);
 8006a1c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a1e:	633b      	str	r3, [r7, #48]	; 0x30
 8006a20:	2301      	movs	r3, #1
 8006a22:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a26:	f383 8810 	msr	PRIMASK, r3
}
 8006a2a:	46c0      	nop			; (mov r8, r8)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	689a      	ldr	r2, [r3, #8]
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	2101      	movs	r1, #1
 8006a38:	438a      	bics	r2, r1
 8006a3a:	609a      	str	r2, [r3, #8]
 8006a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a3e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a42:	f383 8810 	msr	PRIMASK, r3
}
 8006a46:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d118      	bne.n	8006a82 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006a50:	f3ef 8310 	mrs	r3, PRIMASK
 8006a54:	60bb      	str	r3, [r7, #8]
  return(result);
 8006a56:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a58:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f383 8810 	msr	PRIMASK, r3
}
 8006a64:	46c0      	nop			; (mov r8, r8)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2110      	movs	r1, #16
 8006a72:	438a      	bics	r2, r1
 8006a74:	601a      	str	r2, [r3, #0]
 8006a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a78:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	f383 8810 	msr	PRIMASK, r3
}
 8006a80:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2220      	movs	r2, #32
 8006a86:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006a94:	46c0      	nop			; (mov r8, r8)
 8006a96:	46bd      	mov	sp, r7
 8006a98:	b00e      	add	sp, #56	; 0x38
 8006a9a:	bd80      	pop	{r7, pc}
 8006a9c:	fffffedf 	.word	0xfffffedf

08006aa0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006aac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	225a      	movs	r2, #90	; 0x5a
 8006ab2:	2100      	movs	r1, #0
 8006ab4:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	2252      	movs	r2, #82	; 0x52
 8006aba:	2100      	movs	r1, #0
 8006abc:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	0018      	movs	r0, r3
 8006ac2:	f7ff fbcf 	bl	8006264 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ac6:	46c0      	nop			; (mov r8, r8)
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	b004      	add	sp, #16
 8006acc:	bd80      	pop	{r7, pc}

08006ace <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006ace:	b580      	push	{r7, lr}
 8006ad0:	b086      	sub	sp, #24
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ad6:	f3ef 8310 	mrs	r3, PRIMASK
 8006ada:	60bb      	str	r3, [r7, #8]
  return(result);
 8006adc:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006ade:	617b      	str	r3, [r7, #20]
 8006ae0:	2301      	movs	r3, #1
 8006ae2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f383 8810 	msr	PRIMASK, r3
}
 8006aea:	46c0      	nop			; (mov r8, r8)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	681a      	ldr	r2, [r3, #0]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	2140      	movs	r1, #64	; 0x40
 8006af8:	438a      	bics	r2, r1
 8006afa:	601a      	str	r2, [r3, #0]
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	f383 8810 	msr	PRIMASK, r3
}
 8006b06:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2220      	movs	r2, #32
 8006b0c:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	0018      	movs	r0, r3
 8006b18:	f7ff fb9c 	bl	8006254 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b1c:	46c0      	nop			; (mov r8, r8)
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	b006      	add	sp, #24
 8006b22:	bd80      	pop	{r7, pc}

08006b24 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b082      	sub	sp, #8
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006b2c:	46c0      	nop			; (mov r8, r8)
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	b002      	add	sp, #8
 8006b32:	bd80      	pop	{r7, pc}

08006b34 <__errno>:
 8006b34:	4b01      	ldr	r3, [pc, #4]	; (8006b3c <__errno+0x8>)
 8006b36:	6818      	ldr	r0, [r3, #0]
 8006b38:	4770      	bx	lr
 8006b3a:	46c0      	nop			; (mov r8, r8)
 8006b3c:	2000009c 	.word	0x2000009c

08006b40 <__libc_init_array>:
 8006b40:	b570      	push	{r4, r5, r6, lr}
 8006b42:	2600      	movs	r6, #0
 8006b44:	4d0c      	ldr	r5, [pc, #48]	; (8006b78 <__libc_init_array+0x38>)
 8006b46:	4c0d      	ldr	r4, [pc, #52]	; (8006b7c <__libc_init_array+0x3c>)
 8006b48:	1b64      	subs	r4, r4, r5
 8006b4a:	10a4      	asrs	r4, r4, #2
 8006b4c:	42a6      	cmp	r6, r4
 8006b4e:	d109      	bne.n	8006b64 <__libc_init_array+0x24>
 8006b50:	2600      	movs	r6, #0
 8006b52:	f000 fb31 	bl	80071b8 <_init>
 8006b56:	4d0a      	ldr	r5, [pc, #40]	; (8006b80 <__libc_init_array+0x40>)
 8006b58:	4c0a      	ldr	r4, [pc, #40]	; (8006b84 <__libc_init_array+0x44>)
 8006b5a:	1b64      	subs	r4, r4, r5
 8006b5c:	10a4      	asrs	r4, r4, #2
 8006b5e:	42a6      	cmp	r6, r4
 8006b60:	d105      	bne.n	8006b6e <__libc_init_array+0x2e>
 8006b62:	bd70      	pop	{r4, r5, r6, pc}
 8006b64:	00b3      	lsls	r3, r6, #2
 8006b66:	58eb      	ldr	r3, [r5, r3]
 8006b68:	4798      	blx	r3
 8006b6a:	3601      	adds	r6, #1
 8006b6c:	e7ee      	b.n	8006b4c <__libc_init_array+0xc>
 8006b6e:	00b3      	lsls	r3, r6, #2
 8006b70:	58eb      	ldr	r3, [r5, r3]
 8006b72:	4798      	blx	r3
 8006b74:	3601      	adds	r6, #1
 8006b76:	e7f2      	b.n	8006b5e <__libc_init_array+0x1e>
 8006b78:	08007398 	.word	0x08007398
 8006b7c:	08007398 	.word	0x08007398
 8006b80:	08007398 	.word	0x08007398
 8006b84:	0800739c 	.word	0x0800739c

08006b88 <memset>:
 8006b88:	0003      	movs	r3, r0
 8006b8a:	1882      	adds	r2, r0, r2
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	d100      	bne.n	8006b92 <memset+0xa>
 8006b90:	4770      	bx	lr
 8006b92:	7019      	strb	r1, [r3, #0]
 8006b94:	3301      	adds	r3, #1
 8006b96:	e7f9      	b.n	8006b8c <memset+0x4>

08006b98 <atan>:
 8006b98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b9a:	4b98      	ldr	r3, [pc, #608]	; (8006dfc <atan+0x264>)
 8006b9c:	b085      	sub	sp, #20
 8006b9e:	004e      	lsls	r6, r1, #1
 8006ba0:	0004      	movs	r4, r0
 8006ba2:	000d      	movs	r5, r1
 8006ba4:	9103      	str	r1, [sp, #12]
 8006ba6:	0876      	lsrs	r6, r6, #1
 8006ba8:	429e      	cmp	r6, r3
 8006baa:	dd18      	ble.n	8006bde <atan+0x46>
 8006bac:	4b94      	ldr	r3, [pc, #592]	; (8006e00 <atan+0x268>)
 8006bae:	429e      	cmp	r6, r3
 8006bb0:	dc02      	bgt.n	8006bb8 <atan+0x20>
 8006bb2:	d10a      	bne.n	8006bca <atan+0x32>
 8006bb4:	2800      	cmp	r0, #0
 8006bb6:	d008      	beq.n	8006bca <atan+0x32>
 8006bb8:	0022      	movs	r2, r4
 8006bba:	002b      	movs	r3, r5
 8006bbc:	0020      	movs	r0, r4
 8006bbe:	0029      	movs	r1, r5
 8006bc0:	f7f9 fe8c 	bl	80008dc <__aeabi_dadd>
 8006bc4:	0004      	movs	r4, r0
 8006bc6:	000d      	movs	r5, r1
 8006bc8:	e005      	b.n	8006bd6 <atan+0x3e>
 8006bca:	9b03      	ldr	r3, [sp, #12]
 8006bcc:	4c8d      	ldr	r4, [pc, #564]	; (8006e04 <atan+0x26c>)
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	dd00      	ble.n	8006bd4 <atan+0x3c>
 8006bd2:	e110      	b.n	8006df6 <atan+0x25e>
 8006bd4:	4d8c      	ldr	r5, [pc, #560]	; (8006e08 <atan+0x270>)
 8006bd6:	0020      	movs	r0, r4
 8006bd8:	0029      	movs	r1, r5
 8006bda:	b005      	add	sp, #20
 8006bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bde:	4b8b      	ldr	r3, [pc, #556]	; (8006e0c <atan+0x274>)
 8006be0:	429e      	cmp	r6, r3
 8006be2:	dc0f      	bgt.n	8006c04 <atan+0x6c>
 8006be4:	4b8a      	ldr	r3, [pc, #552]	; (8006e10 <atan+0x278>)
 8006be6:	429e      	cmp	r6, r3
 8006be8:	dc09      	bgt.n	8006bfe <atan+0x66>
 8006bea:	4a8a      	ldr	r2, [pc, #552]	; (8006e14 <atan+0x27c>)
 8006bec:	4b8a      	ldr	r3, [pc, #552]	; (8006e18 <atan+0x280>)
 8006bee:	f7f9 fe75 	bl	80008dc <__aeabi_dadd>
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	4b89      	ldr	r3, [pc, #548]	; (8006e1c <atan+0x284>)
 8006bf6:	f7f9 fb3b 	bl	8000270 <__aeabi_dcmpgt>
 8006bfa:	2800      	cmp	r0, #0
 8006bfc:	d1eb      	bne.n	8006bd6 <atan+0x3e>
 8006bfe:	2301      	movs	r3, #1
 8006c00:	425b      	negs	r3, r3
 8006c02:	e025      	b.n	8006c50 <atan+0xb8>
 8006c04:	f000 f948 	bl	8006e98 <fabs>
 8006c08:	4b85      	ldr	r3, [pc, #532]	; (8006e20 <atan+0x288>)
 8006c0a:	0004      	movs	r4, r0
 8006c0c:	000d      	movs	r5, r1
 8006c0e:	429e      	cmp	r6, r3
 8006c10:	dd00      	ble.n	8006c14 <atan+0x7c>
 8006c12:	e0aa      	b.n	8006d6a <atan+0x1d2>
 8006c14:	4b83      	ldr	r3, [pc, #524]	; (8006e24 <atan+0x28c>)
 8006c16:	429e      	cmp	r6, r3
 8006c18:	dd00      	ble.n	8006c1c <atan+0x84>
 8006c1a:	e090      	b.n	8006d3e <atan+0x1a6>
 8006c1c:	0002      	movs	r2, r0
 8006c1e:	000b      	movs	r3, r1
 8006c20:	f7f9 fe5c 	bl	80008dc <__aeabi_dadd>
 8006c24:	2200      	movs	r2, #0
 8006c26:	4b7d      	ldr	r3, [pc, #500]	; (8006e1c <atan+0x284>)
 8006c28:	f7fb f802 	bl	8001c30 <__aeabi_dsub>
 8006c2c:	2380      	movs	r3, #128	; 0x80
 8006c2e:	0006      	movs	r6, r0
 8006c30:	000f      	movs	r7, r1
 8006c32:	2200      	movs	r2, #0
 8006c34:	0020      	movs	r0, r4
 8006c36:	0029      	movs	r1, r5
 8006c38:	05db      	lsls	r3, r3, #23
 8006c3a:	f7f9 fe4f 	bl	80008dc <__aeabi_dadd>
 8006c3e:	000b      	movs	r3, r1
 8006c40:	0002      	movs	r2, r0
 8006c42:	0039      	movs	r1, r7
 8006c44:	0030      	movs	r0, r6
 8006c46:	f7fa f985 	bl	8000f54 <__aeabi_ddiv>
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	0004      	movs	r4, r0
 8006c4e:	000d      	movs	r5, r1
 8006c50:	0022      	movs	r2, r4
 8006c52:	9302      	str	r3, [sp, #8]
 8006c54:	0020      	movs	r0, r4
 8006c56:	002b      	movs	r3, r5
 8006c58:	0029      	movs	r1, r5
 8006c5a:	f7fa fd7d 	bl	8001758 <__aeabi_dmul>
 8006c5e:	0002      	movs	r2, r0
 8006c60:	000b      	movs	r3, r1
 8006c62:	9000      	str	r0, [sp, #0]
 8006c64:	9101      	str	r1, [sp, #4]
 8006c66:	f7fa fd77 	bl	8001758 <__aeabi_dmul>
 8006c6a:	0006      	movs	r6, r0
 8006c6c:	000f      	movs	r7, r1
 8006c6e:	4a6e      	ldr	r2, [pc, #440]	; (8006e28 <atan+0x290>)
 8006c70:	4b6e      	ldr	r3, [pc, #440]	; (8006e2c <atan+0x294>)
 8006c72:	f7fa fd71 	bl	8001758 <__aeabi_dmul>
 8006c76:	4a6e      	ldr	r2, [pc, #440]	; (8006e30 <atan+0x298>)
 8006c78:	4b6e      	ldr	r3, [pc, #440]	; (8006e34 <atan+0x29c>)
 8006c7a:	f7f9 fe2f 	bl	80008dc <__aeabi_dadd>
 8006c7e:	0032      	movs	r2, r6
 8006c80:	003b      	movs	r3, r7
 8006c82:	f7fa fd69 	bl	8001758 <__aeabi_dmul>
 8006c86:	4a6c      	ldr	r2, [pc, #432]	; (8006e38 <atan+0x2a0>)
 8006c88:	4b6c      	ldr	r3, [pc, #432]	; (8006e3c <atan+0x2a4>)
 8006c8a:	f7f9 fe27 	bl	80008dc <__aeabi_dadd>
 8006c8e:	0032      	movs	r2, r6
 8006c90:	003b      	movs	r3, r7
 8006c92:	f7fa fd61 	bl	8001758 <__aeabi_dmul>
 8006c96:	4a6a      	ldr	r2, [pc, #424]	; (8006e40 <atan+0x2a8>)
 8006c98:	4b6a      	ldr	r3, [pc, #424]	; (8006e44 <atan+0x2ac>)
 8006c9a:	f7f9 fe1f 	bl	80008dc <__aeabi_dadd>
 8006c9e:	0032      	movs	r2, r6
 8006ca0:	003b      	movs	r3, r7
 8006ca2:	f7fa fd59 	bl	8001758 <__aeabi_dmul>
 8006ca6:	4a68      	ldr	r2, [pc, #416]	; (8006e48 <atan+0x2b0>)
 8006ca8:	4b68      	ldr	r3, [pc, #416]	; (8006e4c <atan+0x2b4>)
 8006caa:	f7f9 fe17 	bl	80008dc <__aeabi_dadd>
 8006cae:	0032      	movs	r2, r6
 8006cb0:	003b      	movs	r3, r7
 8006cb2:	f7fa fd51 	bl	8001758 <__aeabi_dmul>
 8006cb6:	4a66      	ldr	r2, [pc, #408]	; (8006e50 <atan+0x2b8>)
 8006cb8:	4b66      	ldr	r3, [pc, #408]	; (8006e54 <atan+0x2bc>)
 8006cba:	f7f9 fe0f 	bl	80008dc <__aeabi_dadd>
 8006cbe:	9a00      	ldr	r2, [sp, #0]
 8006cc0:	9b01      	ldr	r3, [sp, #4]
 8006cc2:	f7fa fd49 	bl	8001758 <__aeabi_dmul>
 8006cc6:	4a64      	ldr	r2, [pc, #400]	; (8006e58 <atan+0x2c0>)
 8006cc8:	9000      	str	r0, [sp, #0]
 8006cca:	9101      	str	r1, [sp, #4]
 8006ccc:	4b63      	ldr	r3, [pc, #396]	; (8006e5c <atan+0x2c4>)
 8006cce:	0030      	movs	r0, r6
 8006cd0:	0039      	movs	r1, r7
 8006cd2:	f7fa fd41 	bl	8001758 <__aeabi_dmul>
 8006cd6:	4a62      	ldr	r2, [pc, #392]	; (8006e60 <atan+0x2c8>)
 8006cd8:	4b62      	ldr	r3, [pc, #392]	; (8006e64 <atan+0x2cc>)
 8006cda:	f7fa ffa9 	bl	8001c30 <__aeabi_dsub>
 8006cde:	0032      	movs	r2, r6
 8006ce0:	003b      	movs	r3, r7
 8006ce2:	f7fa fd39 	bl	8001758 <__aeabi_dmul>
 8006ce6:	4a60      	ldr	r2, [pc, #384]	; (8006e68 <atan+0x2d0>)
 8006ce8:	4b60      	ldr	r3, [pc, #384]	; (8006e6c <atan+0x2d4>)
 8006cea:	f7fa ffa1 	bl	8001c30 <__aeabi_dsub>
 8006cee:	0032      	movs	r2, r6
 8006cf0:	003b      	movs	r3, r7
 8006cf2:	f7fa fd31 	bl	8001758 <__aeabi_dmul>
 8006cf6:	4a5e      	ldr	r2, [pc, #376]	; (8006e70 <atan+0x2d8>)
 8006cf8:	4b5e      	ldr	r3, [pc, #376]	; (8006e74 <atan+0x2dc>)
 8006cfa:	f7fa ff99 	bl	8001c30 <__aeabi_dsub>
 8006cfe:	0032      	movs	r2, r6
 8006d00:	003b      	movs	r3, r7
 8006d02:	f7fa fd29 	bl	8001758 <__aeabi_dmul>
 8006d06:	4a5c      	ldr	r2, [pc, #368]	; (8006e78 <atan+0x2e0>)
 8006d08:	4b5c      	ldr	r3, [pc, #368]	; (8006e7c <atan+0x2e4>)
 8006d0a:	f7fa ff91 	bl	8001c30 <__aeabi_dsub>
 8006d0e:	0032      	movs	r2, r6
 8006d10:	003b      	movs	r3, r7
 8006d12:	f7fa fd21 	bl	8001758 <__aeabi_dmul>
 8006d16:	0002      	movs	r2, r0
 8006d18:	000b      	movs	r3, r1
 8006d1a:	9800      	ldr	r0, [sp, #0]
 8006d1c:	9901      	ldr	r1, [sp, #4]
 8006d1e:	f7f9 fddd 	bl	80008dc <__aeabi_dadd>
 8006d22:	002b      	movs	r3, r5
 8006d24:	0022      	movs	r2, r4
 8006d26:	f7fa fd17 	bl	8001758 <__aeabi_dmul>
 8006d2a:	9b02      	ldr	r3, [sp, #8]
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	d143      	bne.n	8006db8 <atan+0x220>
 8006d30:	0002      	movs	r2, r0
 8006d32:	000b      	movs	r3, r1
 8006d34:	0020      	movs	r0, r4
 8006d36:	0029      	movs	r1, r5
 8006d38:	f7fa ff7a 	bl	8001c30 <__aeabi_dsub>
 8006d3c:	e742      	b.n	8006bc4 <atan+0x2c>
 8006d3e:	2200      	movs	r2, #0
 8006d40:	4b36      	ldr	r3, [pc, #216]	; (8006e1c <atan+0x284>)
 8006d42:	f7fa ff75 	bl	8001c30 <__aeabi_dsub>
 8006d46:	2200      	movs	r2, #0
 8006d48:	0006      	movs	r6, r0
 8006d4a:	000f      	movs	r7, r1
 8006d4c:	0020      	movs	r0, r4
 8006d4e:	0029      	movs	r1, r5
 8006d50:	4b32      	ldr	r3, [pc, #200]	; (8006e1c <atan+0x284>)
 8006d52:	f7f9 fdc3 	bl	80008dc <__aeabi_dadd>
 8006d56:	000b      	movs	r3, r1
 8006d58:	0002      	movs	r2, r0
 8006d5a:	0039      	movs	r1, r7
 8006d5c:	0030      	movs	r0, r6
 8006d5e:	f7fa f8f9 	bl	8000f54 <__aeabi_ddiv>
 8006d62:	2301      	movs	r3, #1
 8006d64:	0004      	movs	r4, r0
 8006d66:	000d      	movs	r5, r1
 8006d68:	e772      	b.n	8006c50 <atan+0xb8>
 8006d6a:	4b45      	ldr	r3, [pc, #276]	; (8006e80 <atan+0x2e8>)
 8006d6c:	429e      	cmp	r6, r3
 8006d6e:	dc19      	bgt.n	8006da4 <atan+0x20c>
 8006d70:	2200      	movs	r2, #0
 8006d72:	4b44      	ldr	r3, [pc, #272]	; (8006e84 <atan+0x2ec>)
 8006d74:	f7fa ff5c 	bl	8001c30 <__aeabi_dsub>
 8006d78:	2200      	movs	r2, #0
 8006d7a:	0006      	movs	r6, r0
 8006d7c:	000f      	movs	r7, r1
 8006d7e:	0020      	movs	r0, r4
 8006d80:	0029      	movs	r1, r5
 8006d82:	4b40      	ldr	r3, [pc, #256]	; (8006e84 <atan+0x2ec>)
 8006d84:	f7fa fce8 	bl	8001758 <__aeabi_dmul>
 8006d88:	2200      	movs	r2, #0
 8006d8a:	4b24      	ldr	r3, [pc, #144]	; (8006e1c <atan+0x284>)
 8006d8c:	f7f9 fda6 	bl	80008dc <__aeabi_dadd>
 8006d90:	000b      	movs	r3, r1
 8006d92:	0002      	movs	r2, r0
 8006d94:	0039      	movs	r1, r7
 8006d96:	0030      	movs	r0, r6
 8006d98:	f7fa f8dc 	bl	8000f54 <__aeabi_ddiv>
 8006d9c:	2302      	movs	r3, #2
 8006d9e:	0004      	movs	r4, r0
 8006da0:	000d      	movs	r5, r1
 8006da2:	e755      	b.n	8006c50 <atan+0xb8>
 8006da4:	000b      	movs	r3, r1
 8006da6:	0002      	movs	r2, r0
 8006da8:	4937      	ldr	r1, [pc, #220]	; (8006e88 <atan+0x2f0>)
 8006daa:	2000      	movs	r0, #0
 8006dac:	f7fa f8d2 	bl	8000f54 <__aeabi_ddiv>
 8006db0:	2303      	movs	r3, #3
 8006db2:	0004      	movs	r4, r0
 8006db4:	000d      	movs	r5, r1
 8006db6:	e74b      	b.n	8006c50 <atan+0xb8>
 8006db8:	9b02      	ldr	r3, [sp, #8]
 8006dba:	4f34      	ldr	r7, [pc, #208]	; (8006e8c <atan+0x2f4>)
 8006dbc:	00de      	lsls	r6, r3, #3
 8006dbe:	4b34      	ldr	r3, [pc, #208]	; (8006e90 <atan+0x2f8>)
 8006dc0:	19bf      	adds	r7, r7, r6
 8006dc2:	199e      	adds	r6, r3, r6
 8006dc4:	6832      	ldr	r2, [r6, #0]
 8006dc6:	6873      	ldr	r3, [r6, #4]
 8006dc8:	f7fa ff32 	bl	8001c30 <__aeabi_dsub>
 8006dcc:	0022      	movs	r2, r4
 8006dce:	002b      	movs	r3, r5
 8006dd0:	f7fa ff2e 	bl	8001c30 <__aeabi_dsub>
 8006dd4:	000b      	movs	r3, r1
 8006dd6:	0002      	movs	r2, r0
 8006dd8:	6838      	ldr	r0, [r7, #0]
 8006dda:	6879      	ldr	r1, [r7, #4]
 8006ddc:	f7fa ff28 	bl	8001c30 <__aeabi_dsub>
 8006de0:	9b03      	ldr	r3, [sp, #12]
 8006de2:	0004      	movs	r4, r0
 8006de4:	000d      	movs	r5, r1
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	db00      	blt.n	8006dec <atan+0x254>
 8006dea:	e6f4      	b.n	8006bd6 <atan+0x3e>
 8006dec:	2180      	movs	r1, #128	; 0x80
 8006dee:	0609      	lsls	r1, r1, #24
 8006df0:	186b      	adds	r3, r5, r1
 8006df2:	001d      	movs	r5, r3
 8006df4:	e6ef      	b.n	8006bd6 <atan+0x3e>
 8006df6:	4d27      	ldr	r5, [pc, #156]	; (8006e94 <atan+0x2fc>)
 8006df8:	e6ed      	b.n	8006bd6 <atan+0x3e>
 8006dfa:	46c0      	nop			; (mov r8, r8)
 8006dfc:	440fffff 	.word	0x440fffff
 8006e00:	7ff00000 	.word	0x7ff00000
 8006e04:	54442d18 	.word	0x54442d18
 8006e08:	bff921fb 	.word	0xbff921fb
 8006e0c:	3fdbffff 	.word	0x3fdbffff
 8006e10:	3e1fffff 	.word	0x3e1fffff
 8006e14:	8800759c 	.word	0x8800759c
 8006e18:	7e37e43c 	.word	0x7e37e43c
 8006e1c:	3ff00000 	.word	0x3ff00000
 8006e20:	3ff2ffff 	.word	0x3ff2ffff
 8006e24:	3fe5ffff 	.word	0x3fe5ffff
 8006e28:	e322da11 	.word	0xe322da11
 8006e2c:	3f90ad3a 	.word	0x3f90ad3a
 8006e30:	24760deb 	.word	0x24760deb
 8006e34:	3fa97b4b 	.word	0x3fa97b4b
 8006e38:	a0d03d51 	.word	0xa0d03d51
 8006e3c:	3fb10d66 	.word	0x3fb10d66
 8006e40:	c54c206e 	.word	0xc54c206e
 8006e44:	3fb745cd 	.word	0x3fb745cd
 8006e48:	920083ff 	.word	0x920083ff
 8006e4c:	3fc24924 	.word	0x3fc24924
 8006e50:	5555550d 	.word	0x5555550d
 8006e54:	3fd55555 	.word	0x3fd55555
 8006e58:	2c6a6c2f 	.word	0x2c6a6c2f
 8006e5c:	bfa2b444 	.word	0xbfa2b444
 8006e60:	52defd9a 	.word	0x52defd9a
 8006e64:	3fadde2d 	.word	0x3fadde2d
 8006e68:	af749a6d 	.word	0xaf749a6d
 8006e6c:	3fb3b0f2 	.word	0x3fb3b0f2
 8006e70:	fe231671 	.word	0xfe231671
 8006e74:	3fbc71c6 	.word	0x3fbc71c6
 8006e78:	9998ebc4 	.word	0x9998ebc4
 8006e7c:	3fc99999 	.word	0x3fc99999
 8006e80:	40037fff 	.word	0x40037fff
 8006e84:	3ff80000 	.word	0x3ff80000
 8006e88:	bff00000 	.word	0xbff00000
 8006e8c:	08007328 	.word	0x08007328
 8006e90:	08007348 	.word	0x08007348
 8006e94:	3ff921fb 	.word	0x3ff921fb

08006e98 <fabs>:
 8006e98:	004b      	lsls	r3, r1, #1
 8006e9a:	0859      	lsrs	r1, r3, #1
 8006e9c:	4770      	bx	lr

08006e9e <atan2>:
 8006e9e:	b510      	push	{r4, lr}
 8006ea0:	f000 f828 	bl	8006ef4 <__ieee754_atan2>
 8006ea4:	bd10      	pop	{r4, pc}

08006ea6 <sqrt>:
 8006ea6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ea8:	0004      	movs	r4, r0
 8006eaa:	000d      	movs	r5, r1
 8006eac:	f000 f8ce 	bl	800704c <__ieee754_sqrt>
 8006eb0:	0022      	movs	r2, r4
 8006eb2:	0006      	movs	r6, r0
 8006eb4:	000f      	movs	r7, r1
 8006eb6:	002b      	movs	r3, r5
 8006eb8:	0020      	movs	r0, r4
 8006eba:	0029      	movs	r1, r5
 8006ebc:	f7fb fa4a 	bl	8002354 <__aeabi_dcmpun>
 8006ec0:	2800      	cmp	r0, #0
 8006ec2:	d113      	bne.n	8006eec <sqrt+0x46>
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	0020      	movs	r0, r4
 8006eca:	0029      	movs	r1, r5
 8006ecc:	f7f9 f9bc 	bl	8000248 <__aeabi_dcmplt>
 8006ed0:	2800      	cmp	r0, #0
 8006ed2:	d00b      	beq.n	8006eec <sqrt+0x46>
 8006ed4:	f7ff fe2e 	bl	8006b34 <__errno>
 8006ed8:	2321      	movs	r3, #33	; 0x21
 8006eda:	2200      	movs	r2, #0
 8006edc:	6003      	str	r3, [r0, #0]
 8006ede:	2300      	movs	r3, #0
 8006ee0:	0010      	movs	r0, r2
 8006ee2:	0019      	movs	r1, r3
 8006ee4:	f7fa f836 	bl	8000f54 <__aeabi_ddiv>
 8006ee8:	0006      	movs	r6, r0
 8006eea:	000f      	movs	r7, r1
 8006eec:	0030      	movs	r0, r6
 8006eee:	0039      	movs	r1, r7
 8006ef0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006ef4 <__ieee754_atan2>:
 8006ef4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ef6:	0016      	movs	r6, r2
 8006ef8:	001d      	movs	r5, r3
 8006efa:	005a      	lsls	r2, r3, #1
 8006efc:	9300      	str	r3, [sp, #0]
 8006efe:	4273      	negs	r3, r6
 8006f00:	4333      	orrs	r3, r6
 8006f02:	4f46      	ldr	r7, [pc, #280]	; (800701c <__ieee754_atan2+0x128>)
 8006f04:	0852      	lsrs	r2, r2, #1
 8006f06:	0fdb      	lsrs	r3, r3, #31
 8006f08:	4313      	orrs	r3, r2
 8006f0a:	42bb      	cmp	r3, r7
 8006f0c:	d809      	bhi.n	8006f22 <__ieee754_atan2+0x2e>
 8006f0e:	4244      	negs	r4, r0
 8006f10:	004b      	lsls	r3, r1, #1
 8006f12:	4304      	orrs	r4, r0
 8006f14:	085b      	lsrs	r3, r3, #1
 8006f16:	0fe4      	lsrs	r4, r4, #31
 8006f18:	9100      	str	r1, [sp, #0]
 8006f1a:	9001      	str	r0, [sp, #4]
 8006f1c:	431c      	orrs	r4, r3
 8006f1e:	42bc      	cmp	r4, r7
 8006f20:	d905      	bls.n	8006f2e <__ieee754_atan2+0x3a>
 8006f22:	0032      	movs	r2, r6
 8006f24:	002b      	movs	r3, r5
 8006f26:	f7f9 fcd9 	bl	80008dc <__aeabi_dadd>
 8006f2a:	b003      	add	sp, #12
 8006f2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006f2e:	4c3c      	ldr	r4, [pc, #240]	; (8007020 <__ieee754_atan2+0x12c>)
 8006f30:	192c      	adds	r4, r5, r4
 8006f32:	4334      	orrs	r4, r6
 8006f34:	d102      	bne.n	8006f3c <__ieee754_atan2+0x48>
 8006f36:	f7ff fe2f 	bl	8006b98 <atan>
 8006f3a:	e7f6      	b.n	8006f2a <__ieee754_atan2+0x36>
 8006f3c:	17ac      	asrs	r4, r5, #30
 8006f3e:	46a4      	mov	ip, r4
 8006f40:	2402      	movs	r4, #2
 8006f42:	4667      	mov	r7, ip
 8006f44:	403c      	ands	r4, r7
 8006f46:	9f00      	ldr	r7, [sp, #0]
 8006f48:	0fff      	lsrs	r7, r7, #31
 8006f4a:	433c      	orrs	r4, r7
 8006f4c:	9f01      	ldr	r7, [sp, #4]
 8006f4e:	431f      	orrs	r7, r3
 8006f50:	d106      	bne.n	8006f60 <__ieee754_atan2+0x6c>
 8006f52:	2c02      	cmp	r4, #2
 8006f54:	d056      	beq.n	8007004 <__ieee754_atan2+0x110>
 8006f56:	2c03      	cmp	r4, #3
 8006f58:	d1e7      	bne.n	8006f2a <__ieee754_atan2+0x36>
 8006f5a:	4832      	ldr	r0, [pc, #200]	; (8007024 <__ieee754_atan2+0x130>)
 8006f5c:	4932      	ldr	r1, [pc, #200]	; (8007028 <__ieee754_atan2+0x134>)
 8006f5e:	e7e4      	b.n	8006f2a <__ieee754_atan2+0x36>
 8006f60:	0017      	movs	r7, r2
 8006f62:	4337      	orrs	r7, r6
 8006f64:	d105      	bne.n	8006f72 <__ieee754_atan2+0x7e>
 8006f66:	9b00      	ldr	r3, [sp, #0]
 8006f68:	482e      	ldr	r0, [pc, #184]	; (8007024 <__ieee754_atan2+0x130>)
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	da53      	bge.n	8007016 <__ieee754_atan2+0x122>
 8006f6e:	492f      	ldr	r1, [pc, #188]	; (800702c <__ieee754_atan2+0x138>)
 8006f70:	e7db      	b.n	8006f2a <__ieee754_atan2+0x36>
 8006f72:	4f2a      	ldr	r7, [pc, #168]	; (800701c <__ieee754_atan2+0x128>)
 8006f74:	42ba      	cmp	r2, r7
 8006f76:	d10f      	bne.n	8006f98 <__ieee754_atan2+0xa4>
 8006f78:	3c01      	subs	r4, #1
 8006f7a:	4293      	cmp	r3, r2
 8006f7c:	d107      	bne.n	8006f8e <__ieee754_atan2+0x9a>
 8006f7e:	2c02      	cmp	r4, #2
 8006f80:	d843      	bhi.n	800700a <__ieee754_atan2+0x116>
 8006f82:	4b2b      	ldr	r3, [pc, #172]	; (8007030 <__ieee754_atan2+0x13c>)
 8006f84:	00e4      	lsls	r4, r4, #3
 8006f86:	191c      	adds	r4, r3, r4
 8006f88:	6820      	ldr	r0, [r4, #0]
 8006f8a:	6861      	ldr	r1, [r4, #4]
 8006f8c:	e7cd      	b.n	8006f2a <__ieee754_atan2+0x36>
 8006f8e:	2c02      	cmp	r4, #2
 8006f90:	d83e      	bhi.n	8007010 <__ieee754_atan2+0x11c>
 8006f92:	4b28      	ldr	r3, [pc, #160]	; (8007034 <__ieee754_atan2+0x140>)
 8006f94:	00e4      	lsls	r4, r4, #3
 8006f96:	e7f6      	b.n	8006f86 <__ieee754_atan2+0x92>
 8006f98:	4f20      	ldr	r7, [pc, #128]	; (800701c <__ieee754_atan2+0x128>)
 8006f9a:	42bb      	cmp	r3, r7
 8006f9c:	d0e3      	beq.n	8006f66 <__ieee754_atan2+0x72>
 8006f9e:	1a9b      	subs	r3, r3, r2
 8006fa0:	151b      	asrs	r3, r3, #20
 8006fa2:	2b3c      	cmp	r3, #60	; 0x3c
 8006fa4:	dc18      	bgt.n	8006fd8 <__ieee754_atan2+0xe4>
 8006fa6:	2d00      	cmp	r5, #0
 8006fa8:	da01      	bge.n	8006fae <__ieee754_atan2+0xba>
 8006faa:	333c      	adds	r3, #60	; 0x3c
 8006fac:	db17      	blt.n	8006fde <__ieee754_atan2+0xea>
 8006fae:	0032      	movs	r2, r6
 8006fb0:	002b      	movs	r3, r5
 8006fb2:	f7f9 ffcf 	bl	8000f54 <__aeabi_ddiv>
 8006fb6:	f7ff ff6f 	bl	8006e98 <fabs>
 8006fba:	f7ff fded 	bl	8006b98 <atan>
 8006fbe:	2c01      	cmp	r4, #1
 8006fc0:	d010      	beq.n	8006fe4 <__ieee754_atan2+0xf0>
 8006fc2:	2c02      	cmp	r4, #2
 8006fc4:	d013      	beq.n	8006fee <__ieee754_atan2+0xfa>
 8006fc6:	2c00      	cmp	r4, #0
 8006fc8:	d0af      	beq.n	8006f2a <__ieee754_atan2+0x36>
 8006fca:	4a1b      	ldr	r2, [pc, #108]	; (8007038 <__ieee754_atan2+0x144>)
 8006fcc:	4b1b      	ldr	r3, [pc, #108]	; (800703c <__ieee754_atan2+0x148>)
 8006fce:	f7fa fe2f 	bl	8001c30 <__aeabi_dsub>
 8006fd2:	4a14      	ldr	r2, [pc, #80]	; (8007024 <__ieee754_atan2+0x130>)
 8006fd4:	4b1a      	ldr	r3, [pc, #104]	; (8007040 <__ieee754_atan2+0x14c>)
 8006fd6:	e012      	b.n	8006ffe <__ieee754_atan2+0x10a>
 8006fd8:	4812      	ldr	r0, [pc, #72]	; (8007024 <__ieee754_atan2+0x130>)
 8006fda:	491a      	ldr	r1, [pc, #104]	; (8007044 <__ieee754_atan2+0x150>)
 8006fdc:	e7ef      	b.n	8006fbe <__ieee754_atan2+0xca>
 8006fde:	2000      	movs	r0, #0
 8006fe0:	2100      	movs	r1, #0
 8006fe2:	e7ec      	b.n	8006fbe <__ieee754_atan2+0xca>
 8006fe4:	2480      	movs	r4, #128	; 0x80
 8006fe6:	0624      	lsls	r4, r4, #24
 8006fe8:	190b      	adds	r3, r1, r4
 8006fea:	0019      	movs	r1, r3
 8006fec:	e79d      	b.n	8006f2a <__ieee754_atan2+0x36>
 8006fee:	4a12      	ldr	r2, [pc, #72]	; (8007038 <__ieee754_atan2+0x144>)
 8006ff0:	4b12      	ldr	r3, [pc, #72]	; (800703c <__ieee754_atan2+0x148>)
 8006ff2:	f7fa fe1d 	bl	8001c30 <__aeabi_dsub>
 8006ff6:	0002      	movs	r2, r0
 8006ff8:	000b      	movs	r3, r1
 8006ffa:	480a      	ldr	r0, [pc, #40]	; (8007024 <__ieee754_atan2+0x130>)
 8006ffc:	4910      	ldr	r1, [pc, #64]	; (8007040 <__ieee754_atan2+0x14c>)
 8006ffe:	f7fa fe17 	bl	8001c30 <__aeabi_dsub>
 8007002:	e792      	b.n	8006f2a <__ieee754_atan2+0x36>
 8007004:	4807      	ldr	r0, [pc, #28]	; (8007024 <__ieee754_atan2+0x130>)
 8007006:	490e      	ldr	r1, [pc, #56]	; (8007040 <__ieee754_atan2+0x14c>)
 8007008:	e78f      	b.n	8006f2a <__ieee754_atan2+0x36>
 800700a:	4806      	ldr	r0, [pc, #24]	; (8007024 <__ieee754_atan2+0x130>)
 800700c:	490e      	ldr	r1, [pc, #56]	; (8007048 <__ieee754_atan2+0x154>)
 800700e:	e78c      	b.n	8006f2a <__ieee754_atan2+0x36>
 8007010:	2000      	movs	r0, #0
 8007012:	2100      	movs	r1, #0
 8007014:	e789      	b.n	8006f2a <__ieee754_atan2+0x36>
 8007016:	490b      	ldr	r1, [pc, #44]	; (8007044 <__ieee754_atan2+0x150>)
 8007018:	e787      	b.n	8006f2a <__ieee754_atan2+0x36>
 800701a:	46c0      	nop			; (mov r8, r8)
 800701c:	7ff00000 	.word	0x7ff00000
 8007020:	c0100000 	.word	0xc0100000
 8007024:	54442d18 	.word	0x54442d18
 8007028:	c00921fb 	.word	0xc00921fb
 800702c:	bff921fb 	.word	0xbff921fb
 8007030:	08007368 	.word	0x08007368
 8007034:	08007380 	.word	0x08007380
 8007038:	33145c07 	.word	0x33145c07
 800703c:	3ca1a626 	.word	0x3ca1a626
 8007040:	400921fb 	.word	0x400921fb
 8007044:	3ff921fb 	.word	0x3ff921fb
 8007048:	3fe921fb 	.word	0x3fe921fb

0800704c <__ieee754_sqrt>:
 800704c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800704e:	000b      	movs	r3, r1
 8007050:	000c      	movs	r4, r1
 8007052:	4956      	ldr	r1, [pc, #344]	; (80071ac <__ieee754_sqrt+0x160>)
 8007054:	0005      	movs	r5, r0
 8007056:	0002      	movs	r2, r0
 8007058:	0008      	movs	r0, r1
 800705a:	b085      	sub	sp, #20
 800705c:	4020      	ands	r0, r4
 800705e:	4288      	cmp	r0, r1
 8007060:	d10f      	bne.n	8007082 <__ieee754_sqrt+0x36>
 8007062:	0028      	movs	r0, r5
 8007064:	0021      	movs	r1, r4
 8007066:	f7fa fb77 	bl	8001758 <__aeabi_dmul>
 800706a:	0002      	movs	r2, r0
 800706c:	000b      	movs	r3, r1
 800706e:	0028      	movs	r0, r5
 8007070:	0021      	movs	r1, r4
 8007072:	f7f9 fc33 	bl	80008dc <__aeabi_dadd>
 8007076:	0005      	movs	r5, r0
 8007078:	000c      	movs	r4, r1
 800707a:	0028      	movs	r0, r5
 800707c:	0021      	movs	r1, r4
 800707e:	b005      	add	sp, #20
 8007080:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007082:	2c00      	cmp	r4, #0
 8007084:	dc10      	bgt.n	80070a8 <__ieee754_sqrt+0x5c>
 8007086:	0061      	lsls	r1, r4, #1
 8007088:	0849      	lsrs	r1, r1, #1
 800708a:	4329      	orrs	r1, r5
 800708c:	d0f5      	beq.n	800707a <__ieee754_sqrt+0x2e>
 800708e:	2100      	movs	r1, #0
 8007090:	428c      	cmp	r4, r1
 8007092:	d100      	bne.n	8007096 <__ieee754_sqrt+0x4a>
 8007094:	e080      	b.n	8007198 <__ieee754_sqrt+0x14c>
 8007096:	0028      	movs	r0, r5
 8007098:	0021      	movs	r1, r4
 800709a:	f7fa fdc9 	bl	8001c30 <__aeabi_dsub>
 800709e:	0002      	movs	r2, r0
 80070a0:	000b      	movs	r3, r1
 80070a2:	f7f9 ff57 	bl	8000f54 <__aeabi_ddiv>
 80070a6:	e7e6      	b.n	8007076 <__ieee754_sqrt+0x2a>
 80070a8:	1521      	asrs	r1, r4, #20
 80070aa:	d075      	beq.n	8007198 <__ieee754_sqrt+0x14c>
 80070ac:	4840      	ldr	r0, [pc, #256]	; (80071b0 <__ieee754_sqrt+0x164>)
 80070ae:	031b      	lsls	r3, r3, #12
 80070b0:	180c      	adds	r4, r1, r0
 80070b2:	2080      	movs	r0, #128	; 0x80
 80070b4:	0b1b      	lsrs	r3, r3, #12
 80070b6:	0340      	lsls	r0, r0, #13
 80070b8:	4303      	orrs	r3, r0
 80070ba:	07c9      	lsls	r1, r1, #31
 80070bc:	d403      	bmi.n	80070c6 <__ieee754_sqrt+0x7a>
 80070be:	0fd1      	lsrs	r1, r2, #31
 80070c0:	005b      	lsls	r3, r3, #1
 80070c2:	185b      	adds	r3, r3, r1
 80070c4:	0052      	lsls	r2, r2, #1
 80070c6:	1061      	asrs	r1, r4, #1
 80070c8:	2400      	movs	r4, #0
 80070ca:	9103      	str	r1, [sp, #12]
 80070cc:	005b      	lsls	r3, r3, #1
 80070ce:	0fd1      	lsrs	r1, r2, #31
 80070d0:	185b      	adds	r3, r3, r1
 80070d2:	2180      	movs	r1, #128	; 0x80
 80070d4:	2516      	movs	r5, #22
 80070d6:	0020      	movs	r0, r4
 80070d8:	0052      	lsls	r2, r2, #1
 80070da:	0389      	lsls	r1, r1, #14
 80070dc:	1846      	adds	r6, r0, r1
 80070de:	429e      	cmp	r6, r3
 80070e0:	dc02      	bgt.n	80070e8 <__ieee754_sqrt+0x9c>
 80070e2:	1870      	adds	r0, r6, r1
 80070e4:	1b9b      	subs	r3, r3, r6
 80070e6:	1864      	adds	r4, r4, r1
 80070e8:	0fd6      	lsrs	r6, r2, #31
 80070ea:	005b      	lsls	r3, r3, #1
 80070ec:	3d01      	subs	r5, #1
 80070ee:	18f3      	adds	r3, r6, r3
 80070f0:	0052      	lsls	r2, r2, #1
 80070f2:	0849      	lsrs	r1, r1, #1
 80070f4:	2d00      	cmp	r5, #0
 80070f6:	d1f1      	bne.n	80070dc <__ieee754_sqrt+0x90>
 80070f8:	2620      	movs	r6, #32
 80070fa:	2780      	movs	r7, #128	; 0x80
 80070fc:	0029      	movs	r1, r5
 80070fe:	9601      	str	r6, [sp, #4]
 8007100:	063f      	lsls	r7, r7, #24
 8007102:	197e      	adds	r6, r7, r5
 8007104:	46b4      	mov	ip, r6
 8007106:	4283      	cmp	r3, r0
 8007108:	dc02      	bgt.n	8007110 <__ieee754_sqrt+0xc4>
 800710a:	d114      	bne.n	8007136 <__ieee754_sqrt+0xea>
 800710c:	4296      	cmp	r6, r2
 800710e:	d812      	bhi.n	8007136 <__ieee754_sqrt+0xea>
 8007110:	4665      	mov	r5, ip
 8007112:	4666      	mov	r6, ip
 8007114:	19ed      	adds	r5, r5, r7
 8007116:	9002      	str	r0, [sp, #8]
 8007118:	2e00      	cmp	r6, #0
 800711a:	da03      	bge.n	8007124 <__ieee754_sqrt+0xd8>
 800711c:	43ee      	mvns	r6, r5
 800711e:	0ff6      	lsrs	r6, r6, #31
 8007120:	1986      	adds	r6, r0, r6
 8007122:	9602      	str	r6, [sp, #8]
 8007124:	1a1b      	subs	r3, r3, r0
 8007126:	4562      	cmp	r2, ip
 8007128:	4180      	sbcs	r0, r0
 800712a:	4240      	negs	r0, r0
 800712c:	1a1b      	subs	r3, r3, r0
 800712e:	4660      	mov	r0, ip
 8007130:	1a12      	subs	r2, r2, r0
 8007132:	9802      	ldr	r0, [sp, #8]
 8007134:	19c9      	adds	r1, r1, r7
 8007136:	0fd6      	lsrs	r6, r2, #31
 8007138:	005b      	lsls	r3, r3, #1
 800713a:	199b      	adds	r3, r3, r6
 800713c:	9e01      	ldr	r6, [sp, #4]
 800713e:	0052      	lsls	r2, r2, #1
 8007140:	3e01      	subs	r6, #1
 8007142:	087f      	lsrs	r7, r7, #1
 8007144:	9601      	str	r6, [sp, #4]
 8007146:	2e00      	cmp	r6, #0
 8007148:	d1db      	bne.n	8007102 <__ieee754_sqrt+0xb6>
 800714a:	4313      	orrs	r3, r2
 800714c:	d003      	beq.n	8007156 <__ieee754_sqrt+0x10a>
 800714e:	1c4b      	adds	r3, r1, #1
 8007150:	d127      	bne.n	80071a2 <__ieee754_sqrt+0x156>
 8007152:	0031      	movs	r1, r6
 8007154:	3401      	adds	r4, #1
 8007156:	4b17      	ldr	r3, [pc, #92]	; (80071b4 <__ieee754_sqrt+0x168>)
 8007158:	1060      	asrs	r0, r4, #1
 800715a:	18c0      	adds	r0, r0, r3
 800715c:	0849      	lsrs	r1, r1, #1
 800715e:	07e3      	lsls	r3, r4, #31
 8007160:	d502      	bpl.n	8007168 <__ieee754_sqrt+0x11c>
 8007162:	2380      	movs	r3, #128	; 0x80
 8007164:	061b      	lsls	r3, r3, #24
 8007166:	4319      	orrs	r1, r3
 8007168:	9b03      	ldr	r3, [sp, #12]
 800716a:	000d      	movs	r5, r1
 800716c:	051c      	lsls	r4, r3, #20
 800716e:	1823      	adds	r3, r4, r0
 8007170:	001c      	movs	r4, r3
 8007172:	e782      	b.n	800707a <__ieee754_sqrt+0x2e>
 8007174:	0ad3      	lsrs	r3, r2, #11
 8007176:	3815      	subs	r0, #21
 8007178:	0552      	lsls	r2, r2, #21
 800717a:	2b00      	cmp	r3, #0
 800717c:	d0fa      	beq.n	8007174 <__ieee754_sqrt+0x128>
 800717e:	2480      	movs	r4, #128	; 0x80
 8007180:	0364      	lsls	r4, r4, #13
 8007182:	4223      	tst	r3, r4
 8007184:	d00a      	beq.n	800719c <__ieee754_sqrt+0x150>
 8007186:	2420      	movs	r4, #32
 8007188:	0016      	movs	r6, r2
 800718a:	1a64      	subs	r4, r4, r1
 800718c:	40e6      	lsrs	r6, r4
 800718e:	1e4d      	subs	r5, r1, #1
 8007190:	408a      	lsls	r2, r1
 8007192:	4333      	orrs	r3, r6
 8007194:	1b41      	subs	r1, r0, r5
 8007196:	e789      	b.n	80070ac <__ieee754_sqrt+0x60>
 8007198:	2000      	movs	r0, #0
 800719a:	e7ee      	b.n	800717a <__ieee754_sqrt+0x12e>
 800719c:	005b      	lsls	r3, r3, #1
 800719e:	3101      	adds	r1, #1
 80071a0:	e7ef      	b.n	8007182 <__ieee754_sqrt+0x136>
 80071a2:	2301      	movs	r3, #1
 80071a4:	3101      	adds	r1, #1
 80071a6:	4399      	bics	r1, r3
 80071a8:	e7d5      	b.n	8007156 <__ieee754_sqrt+0x10a>
 80071aa:	46c0      	nop			; (mov r8, r8)
 80071ac:	7ff00000 	.word	0x7ff00000
 80071b0:	fffffc01 	.word	0xfffffc01
 80071b4:	3fe00000 	.word	0x3fe00000

080071b8 <_init>:
 80071b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071ba:	46c0      	nop			; (mov r8, r8)
 80071bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071be:	bc08      	pop	{r3}
 80071c0:	469e      	mov	lr, r3
 80071c2:	4770      	bx	lr

080071c4 <_fini>:
 80071c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071c6:	46c0      	nop			; (mov r8, r8)
 80071c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071ca:	bc08      	pop	{r3}
 80071cc:	469e      	mov	lr, r3
 80071ce:	4770      	bx	lr
