// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.1.281.2
// Netlist written on Fri Apr 03 18:10:34 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/2.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/eurorack/addatone/addatone_ice40/src/adc_spi_in.v"
// file 3 "d:/eurorack/addatone/addatone_ice40/src/adder.v"
// file 4 "d:/eurorack/addatone/addatone_ice40/src/dac_spi_out.v"
// file 5 "d:/eurorack/addatone/addatone_ice40/src/pll_primitive_48mhz.v"
// file 6 "d:/eurorack/addatone/addatone_ice40/src/samplepos_ram/rtl/samplepos_ram.v"
// file 7 "d:/eurorack/addatone/addatone_ice40/src/sample_output.v"
// file 8 "d:/eurorack/addatone/addatone_ice40/src/sample_position.v"
// file 9 "d:/eurorack/addatone/addatone_ice40/src/scale_mult.v"
// file 10 "d:/eurorack/addatone/addatone_ice40/src/sine_lut/rtl/sine_lut.v"
// file 11 "d:/eurorack/addatone/addatone_ice40/src/top.v"
// file 12 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 13 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 14 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 15 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 16 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 17 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 18 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 19 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 20 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 21 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 22 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 23 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 24 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 25 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 26 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 27 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 28 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 29 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 30 "c:/lscc/radiant/2.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 31 "c:/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 32 "c:/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 33 "c:/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 34 "c:/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 35 "c:/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 36 "c:/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 37 "c:/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 38 "c:/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 39 "c:/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 40 "c:/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 41 "c:/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 42 "c:/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 43 "c:/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 44 "c:/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 45 "c:/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 46 "c:/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 47 "c:/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 48 "c:/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 49 "c:/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 50 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 51 "c:/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 52 "c:/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 53 "c:/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 54 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 55 "c:/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 56 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 57 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 58 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 59 "c:/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 60 "c:/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 61 "c:/lscc/radiant/2.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input i_Clock, input reset_n, output debug, output test, 
            input i_ADC_Data, input i_ADC_Clock, input i_ADC_CS, output o_DAC_MOSI, 
            output o_DAC_SCK, output o_DAC_CS);   /* synthesis lineinfo="@11(1[8],1[11])"*/
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(49[7],49[24])"*/
    
    wire GND_net, VCC_net, reset_n_c, debug_c, test_c, i_ADC_Data_c, 
        i_ADC_Clock_c, o_DAC_MOSI_c, o_DAC_SCK_c, o_DAC_CS_c, reset_n_N_195;
    wire [15:0]Sample_Timer;   /* synthesis lineinfo="@11(27[13],27[25])"*/
    wire [7:0]Harmonic;   /* synthesis lineinfo="@11(28[12],28[20])"*/
    wire [7:0]Harmonic_Count;   /* synthesis lineinfo="@11(29[12],29[26])"*/
    
    wire Next_Sample;
    wire [15:0]Sample_Value;   /* synthesis lineinfo="@11(31[21],31[33])"*/
    wire [15:0]Frequency;   /* synthesis lineinfo="@11(32[13],32[22])"*/
    wire [15:0]Freq_Scale;   /* synthesis lineinfo="@11(33[13],33[23])"*/
    
    wire Sample_Ready, Freq_Too_High;
    wire [15:0]\ADC_Data[6] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[5] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[4] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[3] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[2] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[1] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [15:0]\ADC_Data[0] ;   /* synthesis lineinfo="@11(48[14],48[22])"*/
    wire [10:0]\Harmonic_Scale[1] ;   /* synthesis lineinfo="@11(68[22],68[36])"*/
    wire [10:0]\Harmonic_Scale[0] ;   /* synthesis lineinfo="@11(68[22],68[36])"*/
    wire [10:0]\Scale_Initial[1] ;   /* synthesis lineinfo="@11(69[22],69[35])"*/
    wire [10:0]\Scale_Initial[0] ;   /* synthesis lineinfo="@11(69[22],69[35])"*/
    wire [1:0]Adder_Start;   /* synthesis lineinfo="@11(70[12],70[23])"*/
    
    wire Adder_Clear;
    wire [10:0]\Adder_Mult[1] ;   /* synthesis lineinfo="@11(73[23],73[33])"*/
    wire [10:0]\Adder_Mult[0] ;   /* synthesis lineinfo="@11(73[23],73[33])"*/
    wire [31:0]\Adder_Total[1] ;   /* synthesis lineinfo="@11(74[21],74[32])"*/
    wire [31:0]\Adder_Total[0] ;   /* synthesis lineinfo="@11(74[21],74[32])"*/
    
    wire _73;
    wire [31:0]\r_Adder_Total[0] ;   /* synthesis lineinfo="@11(75[20],75[33])"*/
    wire [1:0]Scaler_Start;   /* synthesis lineinfo="@11(94[12],94[24])"*/
    
    wire Scaler_Reset;
    wire [1:0]Scaler_Ready;   /* synthesis lineinfo="@11(96[13],96[25])"*/
    
    wire DAC_Send;
    wire [3:0]SM_Top;   /* synthesis lineinfo="@11(135[12],135[18])"*/
    
    wire test_N_194, n7, n372, _2, n10063;
    wire [1:0]Adder_Start_1__N_113;
    
    wire _66, n18, _52, n86, _51, n31, n73, _50, _69, _55;
    wire [2:0]SM_Sample_Position;   /* synthesis lineinfo="@8(56[12],56[30])"*/
    
    wire n9981, n10020, o_Freq_Too_High_N_390, n10449, n12795, n4, 
        n107, n8658, n8_2, _47, _28, _27, n84, n107_adj_1237, 
        _19, _88, n108;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(23[12],23[24])"*/
    
    wire n6891, SM_ADC_In, CS_Stable, n10963, n10050, Main_Clock_enable_1, 
        n10850, n10053, n10961, n7325, n8846, n6980, n8844, n10037, 
        n8842, n17_2, n6, n6649, n16, _68, _32, n7312, _58, 
        n12, n4699, n10021;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n3, n4_adj_1238, n5, n6_adj_1239, n7_adj_1240, n8_adj_1241, 
        n9, n10, n11, n12_adj_1242, n13, n14, n15, n16_adj_1243, 
        n17_adj_1244, n18_adj_1245, n19, n20, n21, n22, n23, n10051, 
        n12774, n8840, n6639, n8838, n8153, n6628, n6626, n108_adj_1246, 
        n8836, n10865, _65, n3647, n3777, _26, n15_adj_1247, n6962, 
        _63, n79, n110, n8834, n14_adj_1248, n3_adj_1249, n4_adj_1250, 
        n5_adj_1251, n6_adj_1252, n7_adj_1253, n8_adj_1254, n9_adj_1255, 
        n10_adj_1256, n11_adj_1257, n12_adj_1258, n13_adj_1259, n14_adj_1260, 
        n15_adj_1261, n16_adj_1262, n17_adj_1263, n18_adj_1264, n19_adj_1265, 
        n20_adj_1266, n21_adj_1267, n22_adj_1268, n23_adj_1269, n8832, 
        n2078, n9847, n12_adj_1270, n3651, n2382, n10_adj_1271, 
        n8_adj_1272, n5_adj_1273, n6_adj_1274, n4_adj_1275, _87, _59, 
        n10409, n10421, n12798, n110_adj_1276, _34, n7717, n8_adj_1277, 
        n4_adj_1278, _57, n4_adj_1279, _75, n8654;
    wire [24:0]r_Sample_R;   /* synthesis lineinfo="@7(16[20],16[30])"*/
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(17[13],17[24])"*/
    
    wire DAC_Ready, DAC_Send_adj_1280;
    wire [4:0]SM_Sample_Output;   /* synthesis lineinfo="@7(30[12],30[28])"*/
    
    wire n12729, n12726, n12765, o_Debug_N_1027, n7269, n215, n7255, 
        n7254, n7253, n7252, n7251, n7250, n7249, n3696, n3694, 
        n7248, n7247, n7246, n7245, n7244, n7243, n3_adj_1281, 
        n7242, n7241, n7240, n7239, n7238, n7237, n7236, n7235, 
        n7234, n7233, n7232, n7231, n7230, n7229, n7228, n7227, 
        n5_adj_1282, n8453, _31, _53, _60, _64, n9_adj_1283, _72, 
        n8407, _67, _46, n7226, Clock_Counter;
    wire [4:0]SM_DAC_Out;   /* synthesis lineinfo="@4(21[12],21[22])"*/
    
    wire n9777, n7225, n7224, n12705, n7223, n7222, n7221, n2038, 
        n8411, n5102, n5831, n12801, n2045, n30, n7220, n23_adj_1284, 
        _89, n7219, n3385, n10011, n7218, n7217, _62, n78, n7213, 
        n7209, n7208, n12768, _33, n7207, n10010, n3645, n24, 
        n7201, _23, n7200, n8435, n12762, n7199, n7198, n2694, 
        n12_adj_1285, n7194, n15_adj_1286, n12_adj_1287, n10427, _29, 
        n10878, n12759, n6968, n8162, n8660, n6801, _54, _22, 
        n12753, _49, n10036, n3014, n3015, n3017, _61, n3126, 
        n3127, n3129, n7188, n3198, n3197, n3196, n3195, n3194, 
        n3193, n3192, n3191, n3643, \<NoName> , n10862, n7183, 
        n9891, n85, n46, n45, n82, n44, _16, n9745, n8426, 
        _30, _48, n83, _71, n43, _20, _80, n42, _70, _76, 
        n7180, n41, _85, n40, n39, _25, _74, _84, _83, n75, 
        _82, n77, _56, _15, n5471, n10833, _79, n81, _78, 
        n80, _77, n76, n8656, n10038, n74, _86, n72, _14, 
        n12777, n71, _17, _24, _81, _21, n8218, _18, n8200, 
        n12804;
    
    VHI i2 (.Z(VCC_net));
    FD1P3XZ test_i0 (.D(test_N_194), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(test_c));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam test_i0.REGSET = "RESET";
    defparam test_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i3 (.D(\ADC_Data[6] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[3]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i3.REGSET = "RESET";
    defparam Harmonic_Count_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i1  (.D(\Adder_Total[0] [0]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [0]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C (D)+!C !(D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 i36_4_lut (.A(Sample_Ready), 
            .B(n10833), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n30));
    defparam i36_4_lut.INIT = "0xcaf0";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i7519_3_lut (.A(n10409), .B(n12), 
            .C(Sample_Timer[3]), .Z(n10833));
    defparam i7519_3_lut.INIT = "0x4040";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i0 (.D(\ADC_Data[0] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[0]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i0.REGSET = "RESET";
    defparam Frequency_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i1 (.D(\ADC_Data[0] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[1]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i1.REGSET = "RESET";
    defparam Frequency_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i2 (.D(\ADC_Data[0] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[2]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i2.REGSET = "RESET";
    defparam Frequency_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i3 (.D(\ADC_Data[0] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[3]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i3.REGSET = "RESET";
    defparam Frequency_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i4 (.D(\ADC_Data[0] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[4]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i4.REGSET = "RESET";
    defparam Frequency_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i5 (.D(\ADC_Data[0] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[5]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i5.REGSET = "RESET";
    defparam Frequency_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1 *) FD1P3XZ Frequency_i6 (.D(\ADC_Data[0] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[6]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i6.REGSET = "RESET";
    defparam Frequency_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i7 (.D(\ADC_Data[0] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[7]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i7.REGSET = "RESET";
    defparam Frequency_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i8 (.D(\ADC_Data[0] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[8]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i8.REGSET = "RESET";
    defparam Frequency_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i9 (.D(\ADC_Data[0] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[9]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i9.REGSET = "RESET";
    defparam Frequency_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i10 (.D(\ADC_Data[0] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[10]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i10.REGSET = "RESET";
    defparam Frequency_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i11 (.D(\ADC_Data[0] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[11]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i11.REGSET = "RESET";
    defparam Frequency_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i12 (.D(\ADC_Data[0] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[12]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i12.REGSET = "RESET";
    defparam Frequency_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i13 (.D(\ADC_Data[0] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[13]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i13.REGSET = "RESET";
    defparam Frequency_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i14 (.D(\ADC_Data[0] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[14]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i14.REGSET = "RESET";
    defparam Frequency_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Frequency_i15 (.D(\ADC_Data[0] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Frequency[15]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Frequency_i15.REGSET = "RESET";
    defparam Frequency_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i0 (.D(n3198), .SP(n3651), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[0]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i0.REGSET = "RESET";
    defparam Harmonic__i0.SRMODE = "CE_OVER_LSR";
    Scale_Mult \genscaler[1].scaler  (.\Adder_Mult[1] ({\Adder_Mult[1] }), 
            .Main_Clock(Main_Clock), .\Scale_Initial[1] ({\Scale_Initial[1] }), 
            .Scaler_Reset(Scaler_Reset), .\Harmonic_Scale[1] ({\Harmonic_Scale[1] }), 
            .\Scaler_Start[1] (Scaler_Start[1]), .\Scaler_Ready[1] (Scaler_Ready[1]), 
            .GND_net(GND_net), .VCC_net(VCC_net));   /* synthesis lineinfo="@11(100[35],108[4])"*/
    (* lut_function="(!((B)+!A))" *) LUT4 i5362_2_lut (.A(n44), .B(SM_Top[1]), 
            .Z(n3196));
    defparam i5362_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+(C+!(D)))+!A (B+!((D)+!C)))" *) LUT4 i28_4_lut (.A(n14_adj_1248), 
            .B(Freq_Too_High), .C(Harmonic[7]), .D(Harmonic_Count[7]), 
            .Z(n372));   /* synthesis lineinfo="@11(207[17],207[62])"*/
    defparam i28_4_lut.INIT = "0xecfe";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i14_3_lut (.A(n12_adj_1270), 
            .B(Harmonic[6]), .C(Harmonic_Count[6]), .Z(n14_adj_1248));   /* synthesis lineinfo="@11(207[18],207[44])"*/
    defparam LessThan_26_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i12_3_lut (.A(n10_adj_1271), 
            .B(Harmonic[5]), .C(Harmonic_Count[5]), .Z(n12_adj_1270));   /* synthesis lineinfo="@11(207[18],207[44])"*/
    defparam LessThan_26_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i4426_3_lut (.A(n6980), 
            .B(Receive_Byte[0]), .C(n6639), .Z(n7207));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i4426_3_lut.INIT = "0x1414";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i10_3_lut (.A(n8_adj_1272), 
            .B(Harmonic[4]), .C(Harmonic_Count[4]), .Z(n10_adj_1271));   /* synthesis lineinfo="@11(207[18],207[44])"*/
    defparam LessThan_26_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i8_3_lut (.A(n6_adj_1274), 
            .B(Harmonic[3]), .C(Harmonic_Count[3]), .Z(n8_adj_1272));   /* synthesis lineinfo="@11(207[18],207[44])"*/
    defparam LessThan_26_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 LessThan_26_i6_3_lut (.A(n4_adj_1275), 
            .B(Harmonic[2]), .C(Harmonic_Count[2]), .Z(n6_adj_1274));   /* synthesis lineinfo="@11(207[18],207[44])"*/
    defparam LessThan_26_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 LessThan_26_i4_4_lut (.A(Harmonic[0]), 
            .B(Harmonic[1]), .C(Harmonic_Count[1]), .D(Harmonic_Count[0]), 
            .Z(n4_adj_1275));   /* synthesis lineinfo="@11(207[18],207[44])"*/
    defparam LessThan_26_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A+(B (C (D))+!B (C+!(D))))" *) LUT4 i1_4_lut (.A(reset_n_N_195), 
            .B(n10421), .C(n10865), .D(SM_Top[0]), .Z(n6626));
    defparam i1_4_lut.INIT = "0xfabb";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4466_3_lut (.A(_21), 
            .B(n11), .C(n3645), .Z(n7247));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4466_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i7041_2_lut (.A(SM_Top[1]), .B(SM_Top[2]), 
            .Z(n10421));
    defparam i7041_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B)+!A))" *) LUT4 i5361_2_lut (.A(n45), .B(SM_Top[1]), 
            .Z(n3197));
    defparam i5361_2_lut.INIT = "0x2222";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i1 (.D(n6891), .SP(n6649), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(SM_Top[1]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam SM_Top__i1.REGSET = "RESET";
    defparam SM_Top__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4465_3_lut (.A(_22), 
            .B(n12_adj_1242), .C(n3645), .Z(n7246));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4465_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4432_3_lut (.A(_64), 
            .B(n22_adj_1268), .C(n3647), .Z(n7213));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4432_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B ((D)+!C))+!A !((C)+!B))" *) LUT4 i1_4_lut_adj_479 (.A(SM_Top[1]), 
            .B(n10051), .C(SM_Top[2]), .D(n4), .Z(n10053));
    defparam i1_4_lut_adj_479.INIT = "0x8c0c";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(SM_Top[0]), .B(n31), 
            .Z(n4));   /* synthesis lineinfo="@11(160[4],237[11])"*/
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_480 (.A(reset_n_c), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n10051));
    defparam i1_4_lut_adj_480.INIT = "0xa0a2";
    (* lut_function="(!(A (B (C+(D))+!B (C))))" *) LUT4 i7910_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[1]), 
            .Z(n7));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i7910_4_lut.INIT = "0x575f";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4428_3_lut (.A(_33), 
            .B(n23), .C(n3645), .Z(n7209));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4428_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4464_3_lut (.A(_23), 
            .B(n13), .C(n3645), .Z(n7245));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4464_3_lut.INIT = "0xcaca";
    FD1P3XZ DAC_Send_c (.D(SM_Top[2]), .SP(n6626), .CK(Main_Clock), .SR(reset_n_N_195), 
            .Q(DAC_Send));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i2 (.D(\ADC_Data[6] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[2]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i2.REGSET = "RESET";
    defparam Harmonic_Count_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i2 (.D(n84), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[2]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i2.REGSET = "RESET";
    defparam Sample_Timer__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4463_3_lut (.A(_24), 
            .B(n14), .C(n3645), .Z(n7244));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4463_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (C+!(D)))+!A !(C)))" *) LUT4 mux_538_Mux_2_i7_4_lut (.A(SM_Top[0]), 
            .B(n372), .C(SM_Top[2]), .D(SM_Top[1]), .Z(n2382));   /* synthesis lineinfo="@11(160[4],237[11])"*/
    defparam mux_538_Mux_2_i7_4_lut.INIT = "0x5ad0";
    (* lut_function="(!(A (B+(D))+!A (C+!(D))))" *) LUT4 i3056_3_lut_4_lut (.A(SM_DAC_Out[0]), 
            .B(DAC_Send_adj_1280), .C(n2078), .D(SM_DAC_Out[1]), .Z(n5831));   /* synthesis lineinfo="@4(21[12],21[22])"*/
    defparam i3056_3_lut_4_lut.INIT = "0x0522";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_481 (.A(n8411), .B(n110), 
            .Z(n3017));
    defparam i1_2_lut_adj_481.INIT = "0x8888";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i3 (.D(n83), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[3]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i3.REGSET = "RESET";
    defparam Sample_Timer__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i4 (.D(n82), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[4]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i4.REGSET = "RESET";
    defparam Sample_Timer__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(SM_Top[1]), .C(SM_Top[2]), .Z(n10050));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i5 (.D(n81), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[5]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i5.REGSET = "RESET";
    defparam Sample_Timer__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i6 (.D(n80), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[6]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i6.REGSET = "RESET";
    defparam Sample_Timer__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i7 (.D(n79), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[7]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i7.REGSET = "RESET";
    defparam Sample_Timer__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i8 (.D(n78), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[8]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i8.REGSET = "RESET";
    defparam Sample_Timer__i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A ((C)+!B)+!A (B (C)+!B !(C)))" *) LUT4 i1_3_lut_4_lut_3_lut (.A(SM_Top[2]), 
            .B(SM_Top[0]), .C(SM_Top[1]), .Z(n18));   /* synthesis lineinfo="@11(180[5],180[18])"*/
    defparam i1_3_lut_4_lut_3_lut.INIT = "0xe3e3";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i9 (.D(n77), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[9]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i9.REGSET = "RESET";
    defparam Sample_Timer__i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(n10020), 
            .Z(n10021));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_482 (.A(SM_Top[0]), 
            .B(SM_Top[1]), .C(SM_Top[2]), .Z(n5102));
    defparam i1_2_lut_3_lut_adj_482.INIT = "0x0202";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i10 (.D(n76), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[10]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i10.REGSET = "RESET";
    defparam Sample_Timer__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i0 (.D(n86), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[0]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i0.REGSET = "RESET";
    defparam Sample_Timer__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i11 (.D(n75), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[11]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i11.REGSET = "RESET";
    defparam Sample_Timer__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i12 (.D(n74), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[12]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i12.REGSET = "RESET";
    defparam Sample_Timer__i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((C (D)+!C !(D))+!B)+!A (B (C (D)+!C !(D))+!B ((D)+!C))))" *) LUT4 i1_4_lut_4_lut (.A(DAC_Ready), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n9981));
    defparam i1_4_lut_4_lut.INIT = "0x0cd0";
    (* lut_function="(A (C)+!A (B (C+!(D))))" *) LUT4 i4399_4_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(ADC_Data_Received), .D(n8153), .Z(n7180));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i4399_4_lut_4_lut.INIT = "0xe0e4";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_483 (.A(n8411), .B(n107), 
            .Z(n3126));
    defparam i1_2_lut_adj_483.INIT = "0x8888";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i13 (.D(n73), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[13]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i13.REGSET = "RESET";
    defparam Sample_Timer__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i14 (.D(n72), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[14]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i14.REGSET = "RESET";
    defparam Sample_Timer__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i15 (.D(n71), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[15]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i15.REGSET = "RESET";
    defparam Sample_Timer__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i6  (.D(\ADC_Data[1] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [5]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i6 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i5  (.D(\ADC_Data[1] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [4]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i5 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i4  (.D(\ADC_Data[1] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [3]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i4 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i6 (.D(\ADC_Data[6] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[6]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i6.REGSET = "RESET";
    defparam Harmonic_Count_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i3  (.D(\ADC_Data[1] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [2]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i3 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i3 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4462_3_lut (.A(_25), 
            .B(n15), .C(n3645), .Z(n7243));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4462_3_lut.INIT = "0xcaca";
    OB o_DAC_MOSI_pad (.I(o_DAC_MOSI_c), .O(o_DAC_MOSI));   /* synthesis lineinfo="@11(10[15],10[25])"*/
    PLL_Primitive_48MHz pll_48 (.GND_net(GND_net), .i_Clock_c(i_Clock_c), 
            .Main_Clock(Main_Clock), .reset_n_c(reset_n_c));   /* synthesis lineinfo="@11(21[22],21[91])"*/
    Sample_Output sample_output (.\SM_Sample_Output[0] (SM_Sample_Output[0]), 
            .\SM_Sample_Output[1] (SM_Sample_Output[1]), .\r_Sample_R[23] (r_Sample_R[23]), 
            .\SM_Sample_Output[2] (SM_Sample_Output[2]), .o_Debug_N_1027(o_Debug_N_1027), 
            .n3385(n3385), .n6628(n6628), .n10021(n10021), .DAC_Send_adj_24(DAC_Send_adj_1280), 
            .Main_Clock(Main_Clock), .reset_n_N_195(reset_n_N_195), .n3694(n3694), 
            .n215(n215), .DAC_Ready(DAC_Ready), .n10961(n10961), .n9981(n9981), 
            .n7717(n7717), .n3696(n3696), .n9891(n9891), .n3777(n3777), 
            .reset_n_c(reset_n_c), .\r_Sample_R[18] (r_Sample_R[18]), .n3126(n3126), 
            .n3127(n3127), .n3129(n3129), .n10963(n10963), .n3017(n3017), 
            .n3015(n3015), .n3014(n3014), .GND_net(GND_net), .\r_Adder_Total[0][23] (\r_Adder_Total[0] [23]), 
            .\r_Adder_Total[0][24] (\r_Adder_Total[0] [24]), .n107(n107), 
            .n108(n108_adj_1246), .n110(n110_adj_1276), .n7201(n7201), 
            .\Output_Data[17] (Output_Data[17]), .n7200(n7200), .\Output_Data[20] (Output_Data[20]), 
            .\r_Adder_Total[0][21] (\r_Adder_Total[0] [21]), .\r_Adder_Total[0][22] (\r_Adder_Total[0] [22]), 
            .n7199(n7199), .\Output_Data[21] (Output_Data[21]), .\r_Adder_Total[0][19] (\r_Adder_Total[0] [19]), 
            .\r_Adder_Total[0][20] (\r_Adder_Total[0] [20]), .\r_Adder_Total[0][17] (\r_Adder_Total[0] [17]), 
            .\r_Adder_Total[0][18] (\r_Adder_Total[0] [18]), .\r_Adder_Total[0][15] (\r_Adder_Total[0] [15]), 
            .VCC_net(VCC_net), .\r_Adder_Total[0][16] (\r_Adder_Total[0] [16]), 
            .\r_Adder_Total[0][13] (\r_Adder_Total[0] [13]), .\r_Adder_Total[0][14] (\r_Adder_Total[0] [14]), 
            .\r_Adder_Total[0][11] (\r_Adder_Total[0] [11]), .\r_Adder_Total[0][12] (\r_Adder_Total[0] [12]), 
            .\r_Adder_Total[0][9] (\r_Adder_Total[0] [9]), .\r_Adder_Total[0][10] (\r_Adder_Total[0] [10]), 
            .\r_Adder_Total[0][7] (\r_Adder_Total[0] [7]), .\r_Adder_Total[0][8] (\r_Adder_Total[0] [8]), 
            .\r_Adder_Total[0][5] (\r_Adder_Total[0] [5]), .\r_Adder_Total[0][6] (\r_Adder_Total[0] [6]), 
            .\r_Adder_Total[0][3] (\r_Adder_Total[0] [3]), .\r_Adder_Total[0][4] (\r_Adder_Total[0] [4]), 
            .\r_Adder_Total[0][1] (\r_Adder_Total[0] [1]), .\r_Adder_Total[0][2] (\r_Adder_Total[0] [2]), 
            .\r_Adder_Total[0][0] (\r_Adder_Total[0] [0]), .n4364({_66, 
            _67, _68, _69, _70, _71, _72, _73, _74, _75, _76, 
            _77, _78, _79, _80, _81, _82, _83, _84, _85, _86, 
            _87, _88, _89, \<NoName> }), .n107_adj_25(n107_adj_1237), 
            .n108_adj_26(n108), .n110_adj_28(n110), .Main_Clock_enable_1(Main_Clock_enable_1), 
            .debug_c(debug_c), .n7269(n7269), .o_DAC_MOSI_c(o_DAC_MOSI_c), 
            .n10427(n10427), .\SM_DAC_Out[1] (SM_DAC_Out[1]), .\SM_DAC_Out[0] (SM_DAC_Out[0]), 
            .Clock_Counter(Clock_Counter), .n2078(n2078), .n2038(n2038), 
            .n6968(n6968), .\SM_DAC_Out[2] (SM_DAC_Out[2]), .\SM_DAC_Out[3] (SM_DAC_Out[3]), 
            .n2045(n2045), .n2694(n2694), .n24(n24), .DAC_Send(DAC_Send), 
            .n8411(n8411), .n8435(n8435), .n8200(n8200), .n8426(n8426), 
            .n4(n4_adj_1279), .n10862(n10862), .o_DAC_SCK_c(o_DAC_SCK_c), 
            .n7188(n7188), .n9777(n9777), .o_DAC_CS_c(o_DAC_CS_c), .n7198(n7198));   /* synthesis lineinfo="@11(113[16],123[3])"*/
    OB test_pad (.I(test_c), .O(test));   /* synthesis lineinfo="@11(6[14],6[18])"*/
    OB debug_pad (.I(debug_c), .O(debug));   /* synthesis lineinfo="@11(5[15],5[20])"*/
    FD1P3XZ \Harmonic_Scale[0]_i2  (.D(\ADC_Data[1] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [1]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i2 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i1  (.D(\ADC_Data[1] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [0]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i1 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i1 (.D(\ADC_Data[6] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[1]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i1.REGSET = "RESET";
    defparam Harmonic_Count_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A (B ((D)+!C))))" *) LUT4 i5436_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[0]), .C(SM_Top[2]), .D(n372), .Z(n8218));   /* synthesis lineinfo="@11(160[4],237[11])"*/
    defparam i5436_4_lut.INIT = "0x3373";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_484 (.A(n8411), .B(n108_adj_1246), 
            .Z(n3127));
    defparam i1_2_lut_adj_484.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_485 (.A(n8411), .B(n108), 
            .Z(n3015));
    defparam i1_2_lut_adj_485.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_486 (.A(n8411), .B(n107_adj_1237), 
            .Z(n3014));
    defparam i1_2_lut_adj_486.INIT = "0x8888";
    (* lut_function="((B (C (D))+!B (C))+!A)" *) LUT4 i450_4_lut (.A(reset_n_c), 
            .B(n5831), .C(Clock_Counter), .D(n10427), .Z(n2038));   /* synthesis lineinfo="@4(15[6],15[19])"*/
    defparam i450_4_lut.INIT = "0xf575";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i4402_4_lut (.A(n10011), 
            .B(Scaler_Start[1]), .C(n5102), .D(n10038), .Z(n7183));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam i4402_4_lut.INIT = "0x5044";
    FD1P3XZ Adder_Start__i0 (.D(Adder_Start_1__N_113[0]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_195), .Q(Adder_Start[0]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Adder_Start__i0.REGSET = "RESET";
    defparam Adder_Start__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B (C)))" *) LUT4 i1_3_lut (.A(Harmonic[0]), 
            .B(n10036), .C(n18), .Z(n10038));
    defparam i1_3_lut.INIT = "0xc8c8";
    (* lut_function="(!(A (B (C+!(D))+!B (C+(D)))+!A (B (C)+!B (C (D)))))" *) LUT4 i1_4_lut_adj_487 (.A(SM_Sample_Output[1]), 
            .B(DAC_Ready), .C(SM_Sample_Output[2]), .D(SM_Sample_Output[0]), 
            .Z(n10020));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam i1_4_lut_adj_487.INIT = "0x0d17";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4461_3_lut (.A(_26), 
            .B(n16_adj_1243), .C(n3645), .Z(n7242));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4461_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_488 (.A(n8411), .B(n110_adj_1276), 
            .Z(n3129));
    defparam i1_2_lut_adj_488.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B+(C)))" *) LUT4 i1_3_lut_adj_489 (.A(SM_Sample_Output[1]), 
            .B(n8407), .C(n5_adj_1282), .Z(n3694));
    defparam i1_3_lut_adj_489.INIT = "0xdcdc";
    (* lut_function="(!((B+(C (D)+!C !(D)))+!A))" *) LUT4 i2_4_lut (.A(reset_n_c), 
            .B(SM_Top[2]), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n10036));
    defparam i2_4_lut.INIT = "0x0220";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4427_3_lut (.A(_65), 
            .B(n23_adj_1269), .C(n3647), .Z(n7208));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4427_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 i5651_4_lut (.A(n8435), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[0]), .D(o_Debug_N_1027), 
            .Z(n5_adj_1282));   /* synthesis lineinfo="@7(30[12],30[28])"*/
    defparam i5651_4_lut.INIT = "0xca0a";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C (D))))" *) LUT4 i1_4_lut_adj_490 (.A(n8426), 
            .B(n8407), .C(n10961), .D(SM_Sample_Output[0]), .Z(n7717));
    defparam i1_4_lut_adj_490.INIT = "0xfcee";
    (* lse_init_val=0 *) FD1P3XZ Sample_Timer__i1 (.D(n85), .SP(VCC_net), 
            .CK(Main_Clock), .SR(n6962), .Q(Sample_Timer[1]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Sample_Timer__i1.REGSET = "RESET";
    defparam Sample_Timer__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i2_3_lut_4_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(reset_n_c), .D(SM_Top[0]), .Z(n3643));
    defparam i2_3_lut_4_lut.INIT = "0x0080";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i7643_2_lut_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(n31), .Z(n10865));
    defparam i7643_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i4407_4_lut (.A(n6968), 
            .B(SM_DAC_Out[3]), .C(n2045), .D(n2038), .Z(n7188));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4407_4_lut.INIT = "0x0544";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i7 (.D(n3191), .SP(n3651), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[7]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i7.REGSET = "RESET";
    defparam Harmonic__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i6 (.D(n3192), .SP(n3651), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[6]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i6.REGSET = "RESET";
    defparam Harmonic__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i5 (.D(n3193), .SP(n3651), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[5]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i5.REGSET = "RESET";
    defparam Harmonic__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i4 (.D(n3194), .SP(n3651), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[4]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i4.REGSET = "RESET";
    defparam Harmonic__i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i3 (.D(n3195), .SP(n3651), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[3]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i3.REGSET = "RESET";
    defparam Harmonic__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i2 (.D(n3196), .SP(n3651), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[2]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i2.REGSET = "RESET";
    defparam Harmonic__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Harmonic__i1 (.D(n3197), .SP(n3651), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(Harmonic[1]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Harmonic__i1.REGSET = "RESET";
    defparam Harmonic__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_491 (.A(reset_n_c), 
            .B(SM_DAC_Out[1]), .C(n9_adj_1283), .D(Clock_Counter), .Z(n9777));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_491.INIT = "0xa0a8";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i2 (.D(n2382), .SP(n6649), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(SM_Top[2]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam SM_Top__i2.REGSET = "RESET";
    defparam SM_Top__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i15 (.D(\ADC_Data[5] [15]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[15]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i15.REGSET = "RESET";
    defparam Freq_Scale_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i14 (.D(\ADC_Data[5] [14]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[14]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i14.REGSET = "RESET";
    defparam Freq_Scale_i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B+(C)))" *) LUT4 i1_3_lut_adj_492 (.A(SM_Sample_Output[1]), 
            .B(n8407), .C(n3_adj_1281), .Z(n3696));
    defparam i1_3_lut_adj_492.INIT = "0xdcdc";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i13 (.D(\ADC_Data[5] [13]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[13]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i13.REGSET = "RESET";
    defparam Freq_Scale_i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 i5646_4_lut (.A(n8435), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[0]), .D(n215), 
            .Z(n3_adj_1281));   /* synthesis lineinfo="@7(30[12],30[28])"*/
    defparam i5646_4_lut.INIT = "0xca0a";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i0  (.D(\Adder_Total[1] [0]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\<NoName> ));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i0 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i0 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Start__i1 (.D(Adder_Start_1__N_113[1]), .SP(VCC_net), 
            .CK(Main_Clock), .SR(reset_n_N_195), .Q(Adder_Start[1]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Adder_Start__i1.REGSET = "RESET";
    defparam Adder_Start__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_493 (.A(n10427), 
            .B(n10862), .C(n8200), .D(SM_DAC_Out[1]), .Z(n9_adj_1283));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_4_lut_adj_493.INIT = "0x0544";
    (* lut_function="(!(A))" *) LUT4 test_I_106_1_lut (.A(test_c), .Z(test_N_194));   /* synthesis lineinfo="@11(146[11],146[16])"*/
    defparam test_I_106_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B)+!A (B (C+!(D)))))" *) LUT4 i4481_4_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[0]), 
            .Z(n7325));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i4481_4_lut.INIT = "0x3733";
    (* lut_function="(!(A (B (C+(D)))+!A (B)))" *) LUT4 i7942_4_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[2]), .D(SM_Sample_Position[0]), 
            .Z(n7312));
    defparam i7942_4_lut.INIT = "0x333b";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4460_3_lut (.A(_27), 
            .B(n17_adj_1244), .C(n3645), .Z(n7241));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4460_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4459_3_lut (.A(_28), 
            .B(n18_adj_1245), .C(n3645), .Z(n7240));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4459_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 i21_4_lut (.A(n8_2), 
            .B(DAC_Ready), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[1]), 
            .Z(n9891));
    defparam i21_4_lut.INIT = "0xca0a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4458_3_lut (.A(_29), 
            .B(n19), .C(n3645), .Z(n7239));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4458_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i4413_4_lut (.A(n10010), 
            .B(Scaler_Start[0]), .C(n5102), .D(n10037), .Z(n7194));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam i4413_4_lut.INIT = "0x5044";
    (* lut_function="(A (B (C))+!A (B))" *) LUT4 i1_3_lut_adj_494 (.A(Harmonic[0]), 
            .B(n10036), .C(n18), .Z(n10037));
    defparam i1_3_lut_adj_494.INIT = "0xc4c4";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i22_3_lut (.A(n8435), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[1]), .Z(n8_2));
    defparam i22_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (((D)+!C)+!B)))" *) LUT4 i1_3_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[1]), .D(SM_Sample_Output[0]), 
            .Z(n8407));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    defparam i1_3_lut_4_lut.INIT = "0x55d5";
    FD1P3XZ Next_Sample_c (.D(n6), .SP(n6801), .CK(Main_Clock), .SR(n10050), 
            .Q(Next_Sample));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Next_Sample_c.REGSET = "RESET";
    defparam Next_Sample_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4457_3_lut (.A(_30), 
            .B(n20), .C(n3645), .Z(n7238));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4457_3_lut.INIT = "0xcaca";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i12 (.D(\ADC_Data[5] [12]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[12]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i12.REGSET = "RESET";
    defparam Freq_Scale_i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)))+!A (B+!(C (D)))))" *) LUT4 i12_4_lut (.A(Adder_Clear), 
            .B(n10449), .C(n10063), .D(n10051), .Z(n9847));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam i12_4_lut.INIT = "0x3aaa";
    (* lut_function="(!((B (C+!(D))+!B (C))+!A))" *) LUT4 i3_4_lut (.A(n5_adj_1273), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[2]), .D(DAC_Ready), 
            .Z(n6628));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    defparam i3_4_lut.INIT = "0x0a02";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_495 (.A(reset_n_c), .B(SM_Sample_Output[0]), 
            .Z(n5_adj_1273));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    defparam i1_2_lut_adj_495.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4474_3_lut (.A(_2), 
            .B(n3), .C(n3645), .Z(n7255));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4474_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C)+!B (C (D)))+!A (B+((D)+!C))))" *) LUT4 i5663_4_lut (.A(n8453), 
            .B(SM_Sample_Output[1]), .C(SM_Sample_Output[0]), .D(SM_Sample_Output[2]), 
            .Z(n3777));   /* synthesis lineinfo="@7(30[12],30[28])"*/
    defparam i5663_4_lut.INIT = "0x0a3a";
    (* lut_function="(!(A (B (C)+!B (C (D)))+!A (B+((D)+!C))))" *) LUT4 i5659_4_lut (.A(n8435), 
            .B(SM_Sample_Output[2]), .C(SM_Sample_Output[1]), .D(DAC_Ready), 
            .Z(n8453));   /* synthesis lineinfo="@7(30[12],30[28])"*/
    defparam i5659_4_lut.INIT = "0x0a3a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4473_3_lut (.A(_14), 
            .B(n4_adj_1238), .C(n3645), .Z(n7254));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4473_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !((C (D))+!B)))" *) LUT4 i7913_4_lut (.A(n31), 
            .B(reset_n_c), .C(n8162), .D(SM_Top[1]), .Z(n6962));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam i7913_4_lut.INIT = "0x7333";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i11 (.D(\ADC_Data[5] [11]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[11]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i11.REGSET = "RESET";
    defparam Freq_Scale_i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i25  (.D(\Adder_Total[0] [24]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [24]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i25 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i25 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i24  (.D(\Adder_Total[0] [23]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [23]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i24 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4472_3_lut (.A(_15), 
            .B(n5), .C(n3645), .Z(n7253));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4472_3_lut.INIT = "0xcaca";
    IB i_ADC_Clock_pad (.I(i_ADC_Clock), .O(i_ADC_Clock_c));   /* synthesis lineinfo="@11(8[14],8[25])"*/
    IB i_ADC_Data_pad (.I(i_ADC_Data), .O(i_ADC_Data_c));   /* synthesis lineinfo="@11(7[14],7[24])"*/
    IB reset_n_pad (.I(reset_n), .O(reset_n_c));   /* synthesis lineinfo="@11(4[14],4[21])"*/
    IB i_Clock_pad (.I(i_Clock), .O(i_Clock_c));   /* synthesis lineinfo="@11(3[14],3[21])"*/
    OB o_DAC_CS_pad (.I(o_DAC_CS_c), .O(o_DAC_CS));   /* synthesis lineinfo="@11(12[15],12[23])"*/
    FD1P3XZ \r_Adder_Total[0]__i23  (.D(\Adder_Total[0] [22]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [22]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i23 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i23 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i22  (.D(\Adder_Total[0] [21]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [21]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i22 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i21  (.D(\Adder_Total[0] [20]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [20]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i21 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4471_3_lut (.A(_16), 
            .B(n6_adj_1239), .C(n3645), .Z(n7252));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4471_3_lut.INIT = "0xcaca";
    FD1P3XZ \r_Adder_Total[0]__i20  (.D(\Adder_Total[0] [19]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [19]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i20 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i19  (.D(\Adder_Total[0] [18]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [18]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i19 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i18  (.D(\Adder_Total[0] [17]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [17]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i18 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i17  (.D(\Adder_Total[0] [16]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [16]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i17 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i10 (.D(\ADC_Data[5] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[10]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i10.REGSET = "RESET";
    defparam Freq_Scale_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i9 (.D(\ADC_Data[5] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[9]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i9.REGSET = "RESET";
    defparam Freq_Scale_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i8 (.D(\ADC_Data[5] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[8]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i8.REGSET = "RESET";
    defparam Freq_Scale_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i7 (.D(\ADC_Data[5] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[7]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i7.REGSET = "RESET";
    defparam Freq_Scale_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i6 (.D(\ADC_Data[5] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[6]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i6.REGSET = "RESET";
    defparam Freq_Scale_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i5 (.D(\ADC_Data[5] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[5]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i5.REGSET = "RESET";
    defparam Freq_Scale_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i4 (.D(\ADC_Data[5] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[4]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i4.REGSET = "RESET";
    defparam Freq_Scale_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i3 (.D(\ADC_Data[5] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[3]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i3.REGSET = "RESET";
    defparam Freq_Scale_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i2 (.D(\ADC_Data[5] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[2]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i2.REGSET = "RESET";
    defparam Freq_Scale_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i1 (.D(\ADC_Data[5] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[1]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i1.REGSET = "RESET";
    defparam Freq_Scale_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i22  (.D(\ADC_Data[4] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [10]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i22 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i21  (.D(\ADC_Data[4] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [9]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i21 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i21 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4470_3_lut (.A(_17), 
            .B(n7_adj_1240), .C(n3645), .Z(n7251));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4470_3_lut.INIT = "0xcaca";
    FD1P3XZ \Scale_Initial[0]_i20  (.D(\ADC_Data[4] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [8]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i20 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i19  (.D(\ADC_Data[4] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [7]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i19 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i18  (.D(\ADC_Data[4] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [6]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i18 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i16  (.D(\Adder_Total[0] [15]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [15]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i15  (.D(\Adder_Total[0] [14]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [14]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i14  (.D(\Adder_Total[0] [13]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [13]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i13  (.D(\Adder_Total[0] [12]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [12]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i12  (.D(\Adder_Total[0] [11]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [11]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i11  (.D(\Adder_Total[0] [10]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [10]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i10  (.D(\Adder_Total[0] [9]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [9]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i10 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i9  (.D(\Adder_Total[0] [8]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [8]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i8  (.D(\Adder_Total[0] [7]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [7]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i7  (.D(\Adder_Total[0] [6]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [6]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i17  (.D(\ADC_Data[4] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [5]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i17 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i6  (.D(\Adder_Total[0] [5]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [5]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i5  (.D(\Adder_Total[0] [4]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [4]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i4  (.D(\Adder_Total[0] [3]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [3]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i3  (.D(\Adder_Total[0] [2]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [2]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]__i2  (.D(\Adder_Total[0] [1]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(\r_Adder_Total[0] [1]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]__i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]__i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i16  (.D(\ADC_Data[4] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [4]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i16 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i16 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4469_3_lut (.A(_18), 
            .B(n8_adj_1241), .C(n3645), .Z(n7250));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4469_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4468_3_lut (.A(_19), 
            .B(n9), .C(n3645), .Z(n7249));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4468_3_lut.INIT = "0xcaca";
    FD1P3XZ \Scale_Initial[0]_i15  (.D(\ADC_Data[4] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [3]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i15 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i15 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4420_3_lut (.A(Output_Data[17]), 
            .B(n3385), .C(n6628), .Z(n7201));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam i4420_3_lut.INIT = "0xcaca";
    FA2 add_25_add_5_7 (.A0(GND_net), .B0(Harmonic[5]), .C0(GND_net), 
        .D0(n8658), .CI0(n8658), .A1(GND_net), .B1(Harmonic[6]), .C1(GND_net), 
        .D1(n12801), .CI1(n12801), .CO0(n12801), .CO1(n8660), .S0(n41), 
        .S1(n40));   /* synthesis lineinfo="@11(205[19],205[34])"*/
    defparam add_25_add_5_7.INIT0 = "0xc33c";
    defparam add_25_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4467_3_lut (.A(_20), 
            .B(n10), .C(n3645), .Z(n7248));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4467_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_496 (.A(SM_Top[2]), 
            .B(Adder_Start[1]), .C(n12_adj_1285), .D(n15_adj_1286), .Z(Adder_Start_1__N_113[1]));
    defparam i1_4_lut_adj_496.INIT = "0xdc50";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4419_3_lut (.A(Output_Data[20]), 
            .B(SM_Sample_Output[0]), .C(n6628), .Z(n7200));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam i4419_3_lut.INIT = "0xcaca";
    FD1P3XZ \Scale_Initial[0]_i14  (.D(\ADC_Data[4] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [2]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i14 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i14 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4418_3_lut (.A(Output_Data[21]), 
            .B(SM_Sample_Output[0]), .C(n6628), .Z(n7199));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam i4418_3_lut.INIT = "0xcaca";
    FD1P3XZ Harmonic_Count_i7 (.D(\ADC_Data[6] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[7]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i7.REGSET = "RESET";
    defparam Harmonic_Count_i7.SRMODE = "CE_OVER_LSR";
    OB o_DAC_SCK_pad (.I(o_DAC_SCK_c), .O(o_DAC_SCK));   /* synthesis lineinfo="@11(11[15],11[24])"*/
    (* lut_function="(A ((D)+!C)+!A (B (C (D))))" *) LUT4 i32_4_lut (.A(Adder_Start[1]), 
            .B(n10850), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1285));
    defparam i32_4_lut.INIT = "0xea0a";
    FD1P3XZ \Scale_Initial[0]_i13  (.D(\ADC_Data[4] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [1]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i13 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i12  (.D(\ADC_Data[4] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[1] [0]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i12 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i11  (.D(\ADC_Data[2] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [10]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i11 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i10  (.D(\ADC_Data[2] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Scale_Initial[0] [9]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i10 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i9  (.D(\ADC_Data[2] [8]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [8]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i9 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i8  (.D(\ADC_Data[2] [7]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [7]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i8 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i7  (.D(\ADC_Data[2] [6]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [6]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i7 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i6  (.D(\ADC_Data[2] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [5]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i6 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i5  (.D(\ADC_Data[2] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [4]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i5 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i4  (.D(\ADC_Data[2] [3]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [3]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i4 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i4 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i4417_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n7198));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4417_2_lut.INIT = "0x2222";
    FD1P3XZ \Scale_Initial[0]_i3  (.D(\ADC_Data[2] [2]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [2]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i3 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Scale_Initial[0]_i2  (.D(\ADC_Data[2] [1]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [1]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i2 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i22  (.D(\ADC_Data[3] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [10]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i22 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i21  (.D(\ADC_Data[3] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [9]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i21 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Harmonic_Count_i5 (.D(\ADC_Data[6] [5]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[5]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i5.REGSET = "RESET";
    defparam Harmonic_Count_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i20  (.D(\ADC_Data[3] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [8]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i20 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i20 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4456_3_lut (.A(_31), 
            .B(n21), .C(n3645), .Z(n7237));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4456_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i19  (.D(\ADC_Data[3] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [7]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i19 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i18  (.D(\ADC_Data[3] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [6]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i18 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i17  (.D(\ADC_Data[3] [5]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [5]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i17 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i16  (.D(\ADC_Data[3] [4]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [4]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i16 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i15  (.D(\ADC_Data[3] [3]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [3]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i15 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i14  (.D(\ADC_Data[3] [2]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [2]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i14 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i13  (.D(\ADC_Data[3] [1]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [1]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i13 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i12  (.D(\ADC_Data[3] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[1] [0]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i12 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i11  (.D(\ADC_Data[1] [10]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [10]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i11 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i10  (.D(\ADC_Data[1] [9]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [9]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i10 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i9  (.D(\ADC_Data[1] [8]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [8]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i9 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i9 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i30_3_lut (.A(SM_Top[1]), 
            .B(SM_Top[2]), .C(SM_Top[0]), .Z(n15_adj_1286));
    defparam i30_3_lut.INIT = "0xcaca";
    FD1P3XZ \Harmonic_Scale[0]_i8  (.D(\ADC_Data[1] [7]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [7]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i8 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \Harmonic_Scale[0]_i7  (.D(\ADC_Data[1] [6]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(\Harmonic_Scale[0] [6]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Harmonic_Scale[0]_i7 .REGSET = "RESET";
    defparam \Harmonic_Scale[0]_i7 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_497 (.A(SM_Top[2]), 
            .B(Adder_Start[0]), .C(n12_adj_1287), .D(n15_adj_1286), .Z(Adder_Start_1__N_113[0]));
    defparam i1_4_lut_adj_497.INIT = "0xdc50";
    FD1P3XZ Harmonic_Count_i4 (.D(\ADC_Data[6] [4]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[4]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i4.REGSET = "RESET";
    defparam Harmonic_Count_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Scaler_Reset_c (.D(SM_Top[2]), .SP(n10053), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Reset));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Scaler_Reset_c.REGSET = "RESET";
    defparam Scaler_Reset_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i7542_2_lut (.A(Sample_Ready), .B(Harmonic[0]), 
            .Z(n10850));
    defparam i7542_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4455_3_lut (.A(_32), 
            .B(n22), .C(n3645), .Z(n7236));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4455_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4454_3_lut (.A(_34), 
            .B(n3_adj_1249), .C(n3647), .Z(n7235));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4454_3_lut.INIT = "0xcaca";
    (* lut_function="(A ((D)+!C)+!A !(B+!(C (D))))" *) LUT4 i32_4_lut_adj_498 (.A(Adder_Start[0]), 
            .B(n4699), .C(SM_Top[0]), .D(SM_Top[1]), .Z(n12_adj_1287));
    defparam i32_4_lut_adj_498.INIT = "0xba0a";
    (* lut_function="(A+!(B))" *) LUT4 i5159_2_lut (.A(SM_Top[0]), .B(SM_Top[1]), 
            .Z(n6));   /* synthesis lineinfo="@11(160[4],237[11])"*/
    defparam i5159_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4453_3_lut (.A(_46), 
            .B(n4_adj_1250), .C(n3647), .Z(n7234));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4453_3_lut.INIT = "0xcaca";
    (* lut_function="(A+!(B))" *) LUT4 i1944_2_lut (.A(Harmonic[0]), .B(Sample_Ready), 
            .Z(n4699));   /* synthesis lineinfo="@11(191[7],194[10])"*/
    defparam i1944_2_lut.INIT = "0xbbbb";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4452_3_lut (.A(_47), 
            .B(n5_adj_1251), .C(n3647), .Z(n7233));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4452_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i5367_2_lut (.A(n39), .B(SM_Top[1]), 
            .Z(n3191));
    defparam i5367_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_499 (.A(reset_n_c), 
            .B(n10449), .C(n10878), .D(SM_Top[1]), .Z(n6801));
    defparam i1_4_lut_adj_499.INIT = "0xa088";
    (* lut_function="(!((B)+!A))" *) LUT4 i5366_2_lut (.A(n40), .B(SM_Top[1]), 
            .Z(n3192));
    defparam i5366_2_lut.INIT = "0x2222";
    FD1P3XZ \Scale_Initial[0]_i1  (.D(\ADC_Data[2] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(\Scale_Initial[0] [0]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam \Scale_Initial[0]_i1 .REGSET = "RESET";
    defparam \Scale_Initial[0]_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i5365_2_lut (.A(n41), .B(SM_Top[1]), 
            .Z(n3193));
    defparam i5365_2_lut.INIT = "0x2222";
    (* lse_init_val=0 *) FD1P3XZ SM_Top__i0 (.D(n8218), .SP(n6649), .CK(Main_Clock), 
            .SR(reset_n_N_195), .Q(SM_Top[0]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam SM_Top__i0.REGSET = "RESET";
    defparam SM_Top__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i7640_2_lut (.A(r_Sample_R[18]), 
            .B(r_Sample_R[23]), .Z(n10963));   /* synthesis lineinfo="@7(30[12],30[28])"*/
    defparam i7640_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B+!(C))+!A !(C)))" *) LUT4 i7621_2_lut_3_lut (.A(SM_Top[0]), 
            .B(n31), .C(SM_Top[2]), .Z(n10878));
    defparam i7621_2_lut_3_lut.INIT = "0x7070";
    (* lut_function="(A+!(B (C)+!B (C+(D))))" *) LUT4 i1_4_lut_adj_500 (.A(reset_n_N_195), 
            .B(o_Freq_Too_High_N_390), .C(n5471), .D(SM_Sample_Position[2]), 
            .Z(n9745));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i1_4_lut_adj_500.INIT = "0xaeaf";
    (* lut_function="(!((B)+!A))" *) LUT4 i5364_2_lut (.A(n42), .B(SM_Top[1]), 
            .Z(n3194));
    defparam i5364_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i5185_2_lut (.A(n46), .B(SM_Top[1]), 
            .Z(n3198));
    defparam i5185_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B ((D)+!C))+!A !((C)+!B)))" *) LUT4 i7922_4_lut (.A(n31), 
            .B(reset_n_c), .C(n8162), .D(SM_Top[1]), .Z(n3651));
    defparam i7922_4_lut.INIT = "0x73f3";
    (* lut_function="(!(A (B (D)+!B !(C+!(D)))+!A !(C+!(D))))" *) LUT4 i1_3_lut_4_lut_adj_501 (.A(SM_Top[0]), 
            .B(n31), .C(SM_Top[1]), .D(SM_Top[2]), .Z(n10063));
    defparam i1_3_lut_4_lut_adj_501.INIT = "0x70ff";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i1  (.D(\Adder_Total[1] [1]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_89));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i1 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i1 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(SM_Top[2]), 
            .B(n6), .C(Harmonic[0]), .D(n10036), .Z(n10011));   /* synthesis lineinfo="@11(180[5],180[18])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i6_3_lut (.A(Sample_Timer[3]), 
            .B(n12), .C(n10409), .Z(n31));
    defparam i6_3_lut.INIT = "0xf7f7";
    (* lut_function="(A (B))" *) LUT4 i5380_2_lut (.A(SM_Top[0]), .B(SM_Top[2]), 
            .Z(n8162));
    defparam i5380_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(Sample_Timer[6]), 
            .B(Sample_Timer[7]), .C(Sample_Timer[5]), .D(Sample_Timer[8]), 
            .Z(n12));
    defparam i5_4_lut.INIT = "0x8000";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i7029_4_lut (.A(n17_2), .B(Sample_Timer[9]), 
            .C(n15_adj_1247), .D(n16), .Z(n10409));
    defparam i7029_4_lut.INIT = "0xfffb";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(Sample_Timer[1]), 
            .B(Sample_Timer[13]), .C(Sample_Timer[15]), .D(Sample_Timer[0]), 
            .Z(n17_2));   /* synthesis lineinfo="@11(223[10],223[40])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i5_2_lut (.A(Sample_Timer[11]), .B(Sample_Timer[12]), 
            .Z(n15_adj_1247));   /* synthesis lineinfo="@11(223[10],223[40])"*/
    defparam i5_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(Sample_Timer[4]), 
            .B(Sample_Timer[14]), .C(Sample_Timer[10]), .D(Sample_Timer[2]), 
            .Z(n16));   /* synthesis lineinfo="@11(223[10],223[40])"*/
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B (C)))" *) LUT4 i1_3_lut_adj_502 (.A(reset_n_N_195), 
            .B(n8_adj_1277), .C(n4_adj_1279), .Z(n7269));
    defparam i1_3_lut_adj_502.INIT = "0xeaea";
    (* lut_function="(!(A (B (C))+!A (B+!(C))))" *) LUT4 i21_3_lut (.A(SM_DAC_Out[2]), 
            .B(SM_DAC_Out[0]), .C(n2694), .Z(n8_adj_1277));
    defparam i21_3_lut.INIT = "0x3a3a";
    FD1P3XZ Scaler_Start_i0_i1 (.D(n7183), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[1]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Scaler_Start_i0_i1.REGSET = "RESET";
    defparam Scaler_Start_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_503 (.A(Clock_Counter), 
            .B(n24), .Z(n4_adj_1279));
    defparam i1_2_lut_adj_503.INIT = "0x8888";
    (* lut_function="(!(A (B (D)+!B !((D)+!C))+!A (B (D)+!B (C))))" *) LUT4 i4110_4_lut (.A(n372), 
            .B(SM_Top[1]), .C(SM_Top[2]), .D(SM_Top[0]), .Z(n6891));   /* synthesis lineinfo="@11(160[4],237[11])"*/
    defparam i4110_4_lut.INIT = "0x23cf";
    (* lut_function="(!((B)+!A))" *) LUT4 i5363_2_lut (.A(n43), .B(SM_Top[1]), 
            .Z(n3195));
    defparam i5363_2_lut.INIT = "0x2222";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 i3_4_lut_adj_504 (.A(SM_Top[1]), 
            .B(n23_adj_1284), .C(reset_n_c), .D(n30), .Z(n6649));
    defparam i3_4_lut_adj_504.INIT = "0xffdf";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_505 (.A(SM_Top[0]), 
            .B(Scaler_Ready[0]), .C(Scaler_Ready[1]), .D(Harmonic[0]), 
            .Z(n23_adj_1284));
    defparam i1_4_lut_adj_505.INIT = "0x5044";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4451_3_lut (.A(_48), 
            .B(n6_adj_1252), .C(n3647), .Z(n7232));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4451_3_lut.INIT = "0xcaca";
    FD1P3XZ Scaler_Start_i0_i0 (.D(n7194), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net), .Q(Scaler_Start[0]));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Scaler_Start_i0_i0.REGSET = "RESET";
    defparam Scaler_Start_i0_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Adder_Clear_c (.D(n9847), .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), 
            .Q(Adder_Clear));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam Adder_Clear_c.REGSET = "RESET";
    defparam Adder_Clear_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i2  (.D(\Adder_Total[1] [2]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_88));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i2 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i2 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i3  (.D(\Adder_Total[1] [3]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_87));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i3 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i4  (.D(\Adder_Total[1] [4]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_86));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i4 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i5  (.D(\Adder_Total[1] [5]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_85));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i5 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i6  (.D(\Adder_Total[1] [6]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_84));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i6 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i7  (.D(\Adder_Total[1] [7]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_83));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i7 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i8  (.D(\Adder_Total[1] [8]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_82));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i8 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i9  (.D(\Adder_Total[1] [9]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_81));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i9 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i9 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i10  (.D(\Adder_Total[1] [10]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_80));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i10 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i10 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i11  (.D(\Adder_Total[1] [11]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_79));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i11 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i11 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i12  (.D(\Adder_Total[1] [12]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_78));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i12 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i12 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i13  (.D(\Adder_Total[1] [13]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_77));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i13 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i13 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i14  (.D(\Adder_Total[1] [14]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_76));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i14 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i14 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i15  (.D(\Adder_Total[1] [15]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_75));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i15 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i15 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i16  (.D(\Adder_Total[1] [16]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_74));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i16 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i16 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i17  (.D(\Adder_Total[1] [17]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_73));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i17 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i17 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i18  (.D(\Adder_Total[1] [18]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_72));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i18 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i18 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i19  (.D(\Adder_Total[1] [19]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_71));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i19 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i19 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i20  (.D(\Adder_Total[1] [20]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_70));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i20 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i20 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i21  (.D(\Adder_Total[1] [21]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_69));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i21 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i21 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i22  (.D(\Adder_Total[1] [22]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_68));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i22 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i22 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i23  (.D(\Adder_Total[1] [23]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_67));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i23 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i23 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \r_Adder_Total[0]_res5_i0_i24  (.D(\Adder_Total[1] [24]), .SP(n3643), 
            .CK(Main_Clock), .SR(GND_net), .Q(_66));   /* synthesis lineinfo="@11(149[9],240[5])"*/
    defparam \r_Adder_Total[0]_res5_i0_i24 .REGSET = "RESET";
    defparam \r_Adder_Total[0]_res5_i0_i24 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0 *) FD1P3XZ Freq_Scale_i0 (.D(\ADC_Data[5] [0]), .SP(VCC_net), 
            .CK(ADC_Data_Received), .SR(GND_net), .Q(Freq_Scale[0]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Freq_Scale_i0.REGSET = "RESET";
    defparam Freq_Scale_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4450_3_lut (.A(_49), 
            .B(n7_adj_1253), .C(n3647), .Z(n7231));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4450_3_lut.INIT = "0xcaca";
    FA2 add_25_add_5_3 (.A0(GND_net), .B0(Harmonic[1]), .C0(GND_net), 
        .D0(n8654), .CI0(n8654), .A1(GND_net), .B1(Harmonic[2]), .C1(GND_net), 
        .D1(n12795), .CI1(n12795), .CO0(n12795), .CO1(n8656), .S0(n45), 
        .S1(n44));   /* synthesis lineinfo="@11(205[19],205[34])"*/
    defparam add_25_add_5_3.INIT0 = "0xc33c";
    defparam add_25_add_5_3.INIT1 = "0xc33c";
    FA2 add_25_add_5_5 (.A0(GND_net), .B0(Harmonic[3]), .C0(GND_net), 
        .D0(n8656), .CI0(n8656), .A1(GND_net), .B1(Harmonic[4]), .C1(GND_net), 
        .D1(n12798), .CI1(n12798), .CO0(n12798), .CO1(n8658), .S0(n43), 
        .S1(n42));   /* synthesis lineinfo="@11(205[19],205[34])"*/
    defparam add_25_add_5_5.INIT0 = "0xc33c";
    defparam add_25_add_5_5.INIT1 = "0xc33c";
    FA2 add_25_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Harmonic[0]), .C1(VCC_net), .D1(n12705), .CI1(n12705), .CO0(n12705), 
        .CO1(n8654), .S1(n46));   /* synthesis lineinfo="@11(205[19],205[34])"*/
    defparam add_25_add_5_1.INIT0 = "0xc33c";
    defparam add_25_add_5_1.INIT1 = "0xc33c";
    FA2 add_25_add_5_9 (.A0(GND_net), .B0(Harmonic[7]), .C0(GND_net), 
        .D0(n8660), .CI0(n8660), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n12804), .CI1(n12804), .CO0(n12804), .S0(n39));   /* synthesis lineinfo="@11(205[19],205[34])"*/
    defparam add_25_add_5_9.INIT0 = "0xc33c";
    defparam add_25_add_5_9.INIT1 = "0xc33c";
    (* lut_function="((B)+!A)" *) LUT4 i7069_2_lut (.A(SM_Top[2]), .B(SM_Top[0]), 
            .Z(n10449));
    defparam i7069_2_lut.INIT = "0xdddd";
    FA2 add_11_add_5_17 (.A0(GND_net), .B0(Sample_Timer[15]), .C0(GND_net), 
        .D0(n8846), .CI0(n8846), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n12777), .CI1(n12777), .CO0(n12777), .S0(n71));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_17.INIT0 = "0xc33c";
    defparam add_11_add_5_17.INIT1 = "0xc33c";
    FA2 add_11_add_5_15 (.A0(GND_net), .B0(Sample_Timer[13]), .C0(GND_net), 
        .D0(n8844), .CI0(n8844), .A1(GND_net), .B1(Sample_Timer[14]), 
        .C1(GND_net), .D1(n12774), .CI1(n12774), .CO0(n12774), .CO1(n8846), 
        .S0(n73), .S1(n72));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_15.INIT0 = "0xc33c";
    defparam add_11_add_5_15.INIT1 = "0xc33c";
    FA2 add_11_add_5_13 (.A0(GND_net), .B0(Sample_Timer[11]), .C0(GND_net), 
        .D0(n8842), .CI0(n8842), .A1(GND_net), .B1(Sample_Timer[12]), 
        .C1(GND_net), .D1(n12768), .CI1(n12768), .CO0(n12768), .CO1(n8844), 
        .S0(n75), .S1(n74));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_13.INIT0 = "0xc33c";
    defparam add_11_add_5_13.INIT1 = "0xc33c";
    FA2 add_11_add_5_11 (.A0(GND_net), .B0(Sample_Timer[9]), .C0(GND_net), 
        .D0(n8840), .CI0(n8840), .A1(GND_net), .B1(Sample_Timer[10]), 
        .C1(GND_net), .D1(n12765), .CI1(n12765), .CO0(n12765), .CO1(n8842), 
        .S0(n77), .S1(n76));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_11.INIT0 = "0xc33c";
    defparam add_11_add_5_11.INIT1 = "0xc33c";
    FA2 add_11_add_5_9 (.A0(GND_net), .B0(Sample_Timer[7]), .C0(GND_net), 
        .D0(n8838), .CI0(n8838), .A1(GND_net), .B1(Sample_Timer[8]), 
        .C1(GND_net), .D1(n12762), .CI1(n12762), .CO0(n12762), .CO1(n8840), 
        .S0(n79), .S1(n78));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_9.INIT0 = "0xc33c";
    defparam add_11_add_5_9.INIT1 = "0xc33c";
    FA2 add_11_add_5_7 (.A0(GND_net), .B0(Sample_Timer[5]), .C0(GND_net), 
        .D0(n8836), .CI0(n8836), .A1(GND_net), .B1(Sample_Timer[6]), 
        .C1(GND_net), .D1(n12759), .CI1(n12759), .CO0(n12759), .CO1(n8838), 
        .S0(n81), .S1(n80));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_7.INIT0 = "0xc33c";
    defparam add_11_add_5_7.INIT1 = "0xc33c";
    FA2 add_11_add_5_5 (.A0(GND_net), .B0(Sample_Timer[3]), .C0(GND_net), 
        .D0(n8834), .CI0(n8834), .A1(GND_net), .B1(Sample_Timer[4]), 
        .C1(GND_net), .D1(n12753), .CI1(n12753), .CO0(n12753), .CO1(n8836), 
        .S0(n83), .S1(n82));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_5.INIT0 = "0xc33c";
    defparam add_11_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D)))+!A !((D)+!B))" *) LUT4 i2_4_lut_adj_506 (.A(SM_Sample_Output[0]), 
            .B(n4_adj_1278), .C(o_Debug_N_1027), .D(SM_Sample_Output[2]), 
            .Z(Main_Clock_enable_1));
    defparam i2_4_lut_adj_506.INIT = "0x8044";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_507 (.A(reset_n_c), 
            .B(SM_Sample_Output[1]), .Z(n4_adj_1278));
    defparam i1_2_lut_adj_507.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4449_3_lut (.A(_50), 
            .B(n8_adj_1254), .C(n3647), .Z(n7230));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4449_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4448_3_lut (.A(_51), 
            .B(n9_adj_1255), .C(n3647), .Z(n7229));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4448_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4447_3_lut (.A(_52), 
            .B(n10_adj_1256), .C(n3647), .Z(n7228));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4447_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4446_3_lut (.A(_53), 
            .B(n11_adj_1257), .C(n3647), .Z(n7227));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4446_3_lut.INIT = "0xcaca";
    FA2 add_11_add_5_3 (.A0(GND_net), .B0(Sample_Timer[1]), .C0(GND_net), 
        .D0(n8832), .CI0(n8832), .A1(GND_net), .B1(Sample_Timer[2]), 
        .C1(GND_net), .D1(n12729), .CI1(n12729), .CO0(n12729), .CO1(n8834), 
        .S0(n85), .S1(n84));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_3.INIT0 = "0xc33c";
    defparam add_11_add_5_3.INIT1 = "0xc33c";
    FA2 add_11_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Timer[0]), .C1(VCC_net), .D1(n12726), .CI1(n12726), 
        .CO0(n12726), .CO1(n8832), .S1(n86));   /* synthesis lineinfo="@11(158[20],158[39])"*/
    defparam add_11_add_5_1.INIT0 = "0xc33c";
    defparam add_11_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_508 (.A(SM_Top[2]), 
            .B(n6), .C(Harmonic[0]), .D(n10036), .Z(n10010));   /* synthesis lineinfo="@11(180[5],180[18])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_508.INIT = "0x0100";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4445_3_lut (.A(_54), 
            .B(n12_adj_1258), .C(n3647), .Z(n7226));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4445_3_lut.INIT = "0xcaca";
    VLO i1 (.Z(GND_net));
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4444_3_lut (.A(_55), 
            .B(n13_adj_1259), .C(n3647), .Z(n7225));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4444_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4443_3_lut (.A(_56), 
            .B(n14_adj_1260), .C(n3647), .Z(n7224));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4443_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4442_3_lut (.A(_57), 
            .B(n15_adj_1261), .C(n3647), .Z(n7223));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4442_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4441_3_lut (.A(_58), 
            .B(n16_adj_1262), .C(n3647), .Z(n7222));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4441_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4440_3_lut (.A(_59), 
            .B(n17_adj_1263), .C(n3647), .Z(n7221));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4440_3_lut.INIT = "0xcaca";
    Scale_Mult_U0 \genscaler[0].scaler  (.\Scale_Initial[0] ({\Scale_Initial[0] }), 
            .Scaler_Reset(Scaler_Reset), .\Adder_Mult[0] ({\Adder_Mult[0] }), 
            .Main_Clock(Main_Clock), .\Harmonic_Scale[0] ({\Harmonic_Scale[0] }), 
            .\Scaler_Start[0] (Scaler_Start[0]), .\Scaler_Ready[0] (Scaler_Ready[0]), 
            .GND_net(GND_net), .VCC_net(VCC_net));   /* synthesis lineinfo="@11(100[35],108[4])"*/
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4439_3_lut (.A(_60), 
            .B(n18_adj_1264), .C(n3647), .Z(n7220));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4439_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4438_3_lut (.A(_61), 
            .B(n19_adj_1265), .C(n3647), .Z(n7219));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4438_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4437_3_lut (.A(_62), 
            .B(n20_adj_1266), .C(n3647), .Z(n7218));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4437_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i4436_3_lut (.A(_63), 
            .B(n21_adj_1267), .C(n3647), .Z(n7217));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i4436_3_lut.INIT = "0xcaca";
    \Adder(DIVISOR_BITS=11)  \genadder[1].adder  (.\Adder_Total[1][1] (\Adder_Total[1] [1]), 
            .Main_Clock(Main_Clock), .Adder_Clear(Adder_Clear), .reset_n_c(reset_n_c), 
            .\SM_Adder[0] (SM_Adder[0]), .Adder_Start({Adder_Start}), .n3645(n3645), 
            .\Adder_Total[1][5] (\Adder_Total[1] [5]), .\Adder_Total[1][6] (\Adder_Total[1] [6]), 
            .\Adder_Total[1][7] (\Adder_Total[1] [7]), .\Adder_Total[1][8] (\Adder_Total[1] [8]), 
            .\Adder_Total[1][9] (\Adder_Total[1] [9]), .GND_net(GND_net), 
            .\Adder_Total[1][11] (\Adder_Total[1] [11]), ._54(_54), .\Adder_Total[1][12] (\Adder_Total[1] [12]), 
            ._53(_53), .\Adder_Total[1][10] (\Adder_Total[1] [10]), ._56(_56), 
            ._55(_55), .n3647(n3647), .\Adder_Total[1][13] (\Adder_Total[1] [13]), 
            .\Adder_Total[1][14] (\Adder_Total[1] [14]), .\Adder_Total[1][15] (\Adder_Total[1] [15]), 
            .\Adder_Total[1][16] (\Adder_Total[1] [16]), .\Adder_Total[1][17] (\Adder_Total[1] [17]), 
            .\Adder_Total[1][18] (\Adder_Total[1] [18]), .\Adder_Total[1][0] (\Adder_Total[1] [0]), 
            .\Adder_Total[1][4] (\Adder_Total[1] [4]), ._58(_58), ._57(_57), 
            ._60(_60), ._59(_59), .\Adder_Total[1][3] (\Adder_Total[1] [3]), 
            ._62(_62), ._61(_61), ._64(_64), .\Adder_Total[1][2] (\Adder_Total[1] [2]), 
            ._63(_63), .\Adder_Total[1][19] (\Adder_Total[1] [19]), ._65(_65), 
            .\Adder_Total[1][20] (\Adder_Total[1] [20]), .\Adder_Mult[1] ({\Adder_Mult[1] }), 
            .Sample_Value({Sample_Value}), .n23(n23_adj_1269), .n22(n22_adj_1268), 
            .n21(n21_adj_1267), .n20(n20_adj_1266), .n19(n19_adj_1265), 
            .n18(n18_adj_1264), .n17(n17_adj_1263), .n16(n16_adj_1262), 
            .n15(n15_adj_1261), .n14(n14_adj_1260), .n13(n13_adj_1259), 
            .n12(n12_adj_1258), .n11(n11_adj_1257), .n10(n10_adj_1256), 
            .n9(n9_adj_1255), .n8(n8_adj_1254), .n7(n7_adj_1253), .n6(n6_adj_1252), 
            .n5(n5_adj_1251), .n4(n4_adj_1250), .n3(n3_adj_1249), .n7235(n7235), 
            ._34(_34), .n7234(n7234), ._46(_46), .n7233(n7233), ._47(_47), 
            .n7232(n7232), ._48(_48), .n7231(n7231), ._49(_49), .n7230(n7230), 
            ._50(_50), .n7229(n7229), ._51(_51), .n7228(n7228), ._52(_52), 
            .n7227(n7227), .n7226(n7226), .n7225(n7225), .n7224(n7224), 
            .n7223(n7223), .n7222(n7222), .n7221(n7221), .n7220(n7220), 
            .n7219(n7219), .n7218(n7218), .n7217(n7217), .n7213(n7213), 
            .n7208(n7208), .\Adder_Total[1][21] (\Adder_Total[1] [21]), 
            .\Adder_Total[1][22] (\Adder_Total[1] [22]), .\Adder_Total[1][23] (\Adder_Total[1] [23]), 
            .\Adder_Total[1][24] (\Adder_Total[1] [24]));   /* synthesis lineinfo="@11(81[35],90[4])"*/
    ADC_SPI_In adc (.\ADC_Data[1][6] (\ADC_Data[1] [6]), .n6639(n6639), 
            .n6980(n6980), .\Receive_Byte[0] (Receive_Byte[0]), .SM_ADC_In(SM_ADC_In), 
            .\ADC_Data[1][7] (\ADC_Data[1] [7]), .\ADC_Data[0] ({\ADC_Data[0] }), 
            .reset_n_c(reset_n_c), .Main_Clock(Main_Clock), .CS_Stable(CS_Stable), 
            .i_ADC_Clock_c(i_ADC_Clock_c), .\ADC_Data[1][8] (\ADC_Data[1] [8]), 
            .\ADC_Data[1][9] (\ADC_Data[1] [9]), .\ADC_Data[1][10] (\ADC_Data[1] [10]), 
            .\ADC_Data[2][0] (\ADC_Data[2] [0]), .i_ADC_Data_c(i_ADC_Data_c), 
            .\ADC_Data[2][1] (\ADC_Data[2] [1]), .\ADC_Data[2][2] (\ADC_Data[2] [2]), 
            .\ADC_Data[2][3] (\ADC_Data[2] [3]), .\ADC_Data[2][4] (\ADC_Data[2] [4]), 
            .\ADC_Data[2][5] (\ADC_Data[2] [5]), .i_ADC_CS(i_ADC_CS), .\ADC_Data[2][6] (\ADC_Data[2] [6]), 
            .\ADC_Data[2][7] (\ADC_Data[2] [7]), .\ADC_Data[2][8] (\ADC_Data[2] [8]), 
            .\ADC_Data[2][9] (\ADC_Data[2] [9]), .\ADC_Data[2][10] (\ADC_Data[2] [10]), 
            .\ADC_Data[3][0] (\ADC_Data[3] [0]), .\ADC_Data[3][1] (\ADC_Data[3] [1]), 
            .\ADC_Data[3][2] (\ADC_Data[3] [2]), .\ADC_Data[3][3] (\ADC_Data[3] [3]), 
            .\ADC_Data[3][4] (\ADC_Data[3] [4]), .\ADC_Data[3][5] (\ADC_Data[3] [5]), 
            .\ADC_Data[3][6] (\ADC_Data[3] [6]), .\ADC_Data[3][7] (\ADC_Data[3] [7]), 
            .\ADC_Data[3][8] (\ADC_Data[3] [8]), .\ADC_Data[3][9] (\ADC_Data[3] [9]), 
            .\ADC_Data[3][10] (\ADC_Data[3] [10]), .\ADC_Data[4][0] (\ADC_Data[4] [0]), 
            .\ADC_Data[4][1] (\ADC_Data[4] [1]), .\ADC_Data[4][2] (\ADC_Data[4] [2]), 
            .\ADC_Data[4][3] (\ADC_Data[4] [3]), .\ADC_Data[4][4] (\ADC_Data[4] [4]), 
            .\ADC_Data[4][5] (\ADC_Data[4] [5]), .\ADC_Data[4][6] (\ADC_Data[4] [6]), 
            .\ADC_Data[4][7] (\ADC_Data[4] [7]), .\ADC_Data[4][8] (\ADC_Data[4] [8]), 
            .\ADC_Data[4][9] (\ADC_Data[4] [9]), .\ADC_Data[4][10] (\ADC_Data[4] [10]), 
            .\ADC_Data[5] ({\ADC_Data[5] }), .\ADC_Data[6][0] (\ADC_Data[6] [0]), 
            .\ADC_Data[6][1] (\ADC_Data[6] [1]), .\ADC_Data[6][2] (\ADC_Data[6] [2]), 
            .\ADC_Data[6][3] (\ADC_Data[6] [3]), .\ADC_Data[6][4] (\ADC_Data[6] [4]), 
            .\ADC_Data[6][5] (\ADC_Data[6] [5]), .\ADC_Data[6][6] (\ADC_Data[6] [6]), 
            .\ADC_Data[1][5] (\ADC_Data[1] [5]), .\ADC_Data[1][4] (\ADC_Data[1] [4]), 
            .\ADC_Data[6][7] (\ADC_Data[6] [7]), .\ADC_Data[1][3] (\ADC_Data[1] [3]), 
            .\ADC_Data[1][2] (\ADC_Data[1] [2]), .\ADC_Data[1][1] (\ADC_Data[1] [1]), 
            .\ADC_Data[1][0] (\ADC_Data[1] [0]), .n7180(n7180), .ADC_Data_Received(ADC_Data_Received), 
            .n7207(n7207), .n8153(n8153), .reset_n_N_195(reset_n_N_195));   /* synthesis lineinfo="@11(50[13],64[3])"*/
    Sample_Position sample_position (.n7325(n7325), .Main_Clock(Main_Clock), 
            .reset_n_N_195(reset_n_N_195), .n7312(n7312), .SM_Sample_Position({SM_Sample_Position}), 
            .Freq_Scale({Freq_Scale}), .Next_Sample(Next_Sample), .n9745(n9745), 
            .Freq_Too_High(Freq_Too_High), .Harmonic({Harmonic}), .Sample_Ready(Sample_Ready), 
            .Frequency({Frequency}), .GND_net(GND_net), .reset_n_c(reset_n_c), 
            .n7(n7), .o_Freq_Too_High_N_390(o_Freq_Too_High_N_390), .n5471(n5471), 
            .VCC_net(VCC_net), .Sample_Value({Sample_Value}));   /* synthesis lineinfo="@11(35[18],45[3])"*/
    FD1P3XZ Harmonic_Count_i0 (.D(\ADC_Data[6] [0]), .SP(VCC_net), .CK(ADC_Data_Received), 
            .SR(GND_net), .Q(Harmonic_Count[0]));   /* synthesis lineinfo="@11(138[9],147[5])"*/
    defparam Harmonic_Count_i0.REGSET = "RESET";
    defparam Harmonic_Count_i0.SRMODE = "CE_OVER_LSR";
    \Adder(DIVISOR_BITS=11)_U1  \genadder[0].adder  (.\SM_Adder[0] (SM_Adder[0]), 
            .reset_n_c(reset_n_c), .\Adder_Start[0] (Adder_Start[0]), .Main_Clock(Main_Clock), 
            .Adder_Clear(Adder_Clear), .GND_net(GND_net), .\Adder_Total[0][5] (\Adder_Total[0] [5]), 
            ._28(_28), .\Adder_Total[0][6] (\Adder_Total[0] [6]), ._27(_27), 
            .\Adder_Total[0][0] (\Adder_Total[0] [0]), .\Adder_Total[0][3] (\Adder_Total[0] [3]), 
            ._30(_30), .\Adder_Total[0][4] (\Adder_Total[0] [4]), ._29(_29), 
            .\Adder_Total[0][1] (\Adder_Total[0] [1]), ._32(_32), .\Adder_Total[0][2] (\Adder_Total[0] [2]), 
            ._31(_31), ._33(_33), .\Adder_Total[0][24] (\Adder_Total[0] [24]), 
            .\Adder_Total[0][23] (\Adder_Total[0] [23]), ._2(_2), .\Adder_Total[0][21] (\Adder_Total[0] [21]), 
            .\Adder_Total[0][22] (\Adder_Total[0] [22]), .\Adder_Total[0][19] (\Adder_Total[0] [19]), 
            ._14(_14), .\Adder_Total[0][20] (\Adder_Total[0] [20]), .\Adder_Total[0][17] (\Adder_Total[0] [17]), 
            ._16(_16), .\Adder_Total[0][18] (\Adder_Total[0] [18]), ._15(_15), 
            .\Adder_Total[0][15] (\Adder_Total[0] [15]), ._18(_18), .\Adder_Total[0][16] (\Adder_Total[0] [16]), 
            ._17(_17), .\Adder_Total[0][13] (\Adder_Total[0] [13]), ._20(_20), 
            .\Adder_Total[0][14] (\Adder_Total[0] [14]), ._19(_19), .\Adder_Mult[0] ({\Adder_Mult[0] }), 
            .Sample_Value({Sample_Value}), .n23(n23), .n22(n22), .n21(n21), 
            .n20(n20), .n19(n19), .n18(n18_adj_1245), .n17(n17_adj_1244), 
            .n16(n16_adj_1243), .n15(n15), .n14(n14), .n13(n13), .n12(n12_adj_1242), 
            .n11(n11), .n10(n10), .n9(n9), .n8(n8_adj_1241), .n7(n7_adj_1240), 
            .n6(n6_adj_1239), .n5(n5), .n4(n4_adj_1238), .n3(n3), .\Adder_Total[0][11] (\Adder_Total[0] [11]), 
            ._22(_22), .\Adder_Total[0][12] (\Adder_Total[0] [12]), ._21(_21), 
            .n7255(n7255), .n7254(n7254), .n7253(n7253), .n7252(n7252), 
            .n7251(n7251), .n7250(n7250), .n7249(n7249), .n7248(n7248), 
            .n7247(n7247), .n7246(n7246), .n7245(n7245), ._23(_23), 
            .n7244(n7244), ._24(_24), .n7243(n7243), ._25(_25), .n7242(n7242), 
            ._26(_26), .n7241(n7241), .n7240(n7240), .n7239(n7239), 
            .n7238(n7238), .n7237(n7237), .n7236(n7236), .\Adder_Total[0][10] (\Adder_Total[0] [10]), 
            .\Adder_Total[0][9] (\Adder_Total[0] [9]), .\Adder_Total[0][8] (\Adder_Total[0] [8]), 
            .\Adder_Total[0][7] (\Adder_Total[0] [7]), .n7209(n7209));   /* synthesis lineinfo="@11(81[35],90[4])"*/
    
endmodule

//
// Verilog Description of module Scale_Mult
//

module Scale_Mult (output [10:0]\Adder_Mult[1] , input Main_Clock, input [10:0]\Scale_Initial[1] , 
            input Scaler_Reset, input [10:0]\Harmonic_Scale[1] , input \Scaler_Start[1] , 
            output \Scaler_Ready[1] , input GND_net, input VCC_net);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [10:0]o_Mult_10__N_825;
    
    wire n6569;
    wire [11:0]n67;
    
    wire cout;
    wire [10:0]n1;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@9(18[12],18[25])"*/
    
    wire n9973, n7204, n8885, n12702, n8883, n12699, n8881, n12696, 
        n8879, n12693, n8877, n12690, n12687, GND_net_c, VCC_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_825[9]), 
            .SP(n6569), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [9]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_825[8]), 
            .SP(n6569), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [8]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_825[7]), 
            .SP(n6569), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [7]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_825[6]), 
            .SP(n6569), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [6]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_825[5]), 
            .SP(n6569), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [5]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_825[4]), 
            .SP(n6569), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [4]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_825[3]), 
            .SP(n6569), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [3]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_825[2]), 
            .SP(n6569), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [2]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_825[1]), 
            .SP(n6569), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_825[0]), 
            .SP(n6569), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [0]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[1] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[0]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n7204), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Scale_Mult[1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[1] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[1] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B+!(C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[1] ), .D(\Scaler_Ready[1] ), 
            .Z(n9973));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xefee";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i4423_3_lut_3_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[1] ), .Z(n7204));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i4423_3_lut_3_lut.INIT = "0x1010";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[1] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[1] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    FA2 add_1744_12 (.A0(GND_net), .B0(\Adder_Mult[1] [10]), .C0(n1[10]), 
        .D0(n8885), .CI0(n8885), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n12702), .CI1(n12702), .CO0(n12702), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1744_12.INIT0 = "0xc33c";
    defparam add_1744_12.INIT1 = "0xc33c";
    FA2 add_1744_10 (.A0(GND_net), .B0(\Adder_Mult[1] [8]), .C0(n1[8]), 
        .D0(n8883), .CI0(n8883), .A1(GND_net), .B1(\Adder_Mult[1] [9]), 
        .C1(n1[9]), .D1(n12699), .CI1(n12699), .CO0(n12699), .CO1(n8885), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1744_10.INIT0 = "0xc33c";
    defparam add_1744_10.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[1] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[10]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    FA2 add_1744_8 (.A0(GND_net), .B0(\Adder_Mult[1] [6]), .C0(n1[6]), 
        .D0(n8881), .CI0(n8881), .A1(GND_net), .B1(\Adder_Mult[1] [7]), 
        .C1(n1[7]), .D1(n12696), .CI1(n12696), .CO0(n12696), .CO1(n8883), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1744_8.INIT0 = "0xc33c";
    defparam add_1744_8.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[1] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult[1]), .Z(n6569));
    defparam i1_3_lut.INIT = "0xcece";
    FA2 add_1744_6 (.A0(GND_net), .B0(\Adder_Mult[1] [4]), .C0(n1[4]), 
        .D0(n8879), .CI0(n8879), .A1(GND_net), .B1(\Adder_Mult[1] [5]), 
        .C1(n1[5]), .D1(n12693), .CI1(n12693), .CO0(n12693), .CO1(n8881), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1744_6.INIT0 = "0xc33c";
    defparam add_1744_6.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[1] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[9]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    FA2 add_1744_4 (.A0(GND_net), .B0(\Adder_Mult[1] [2]), .C0(n1[2]), 
        .D0(n8877), .CI0(n8877), .A1(GND_net), .B1(\Adder_Mult[1] [3]), 
        .C1(n1[3]), .D1(n12690), .CI1(n12690), .CO0(n12690), .CO1(n8879), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1744_4.INIT0 = "0xc33c";
    defparam add_1744_4.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[1] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[8]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[1] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[7]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[1] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[6]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[1] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[5]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[1] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[4]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[1] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[3]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[1] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[2]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[1] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[1]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    FA2 add_1744_2 (.A0(GND_net), .B0(\Adder_Mult[1] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[1] [1]), .C1(n1[1]), 
        .D1(n12687), .CI1(n12687), .CO0(n12687), .CO1(n8877), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1744_2.INIT0 = "0xc33c";
    defparam add_1744_2.INIT1 = "0xc33c";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_Ready (.D(n9973), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[1] ));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[1] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[1] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[1] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[1] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[1] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[1] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[1] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_825[10]), 
            .SP(n6569), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[1] [10]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module PLL_Primitive_48MHz
//

module PLL_Primitive_48MHz (input GND_net, input i_Clock_c, output Main_Clock, 
            input reset_n_c);
    
    (* is_clock=1 *) wire i_Clock_c;   /* synthesis lineinfo="@11(3[14],3[21])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire Feedback;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=55, LSE_LCOL=22, LSE_RCOL=91, LSE_LLINE=21, LSE_RLINE=21 *) PLL_B u_PLL_B (.REFERENCECLK(i_Clock_c), 
            .FEEDBACK(Feedback), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(reset_n_c), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(Feedback), .OUTCORE(Main_Clock));   /* synthesis lineinfo="@11(21[22],21[91])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "63";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    
endmodule

//
// Verilog Description of module Sample_Output
//

module Sample_Output (output \SM_Sample_Output[0] , output \SM_Sample_Output[1] , 
            output \r_Sample_R[23] , output \SM_Sample_Output[2] , output o_Debug_N_1027, 
            output n3385, input n6628, input n10021, output DAC_Send_adj_24, 
            input Main_Clock, output reset_n_N_195, input n3694, output n215, 
            output DAC_Ready, output n10961, input n9981, input n7717, 
            input n3696, input n9891, input n3777, input reset_n_c, 
            output \r_Sample_R[18] , input n3126, input n3127, input n3129, 
            input n10963, input n3017, input n3015, input n3014, input GND_net, 
            input \r_Adder_Total[0][23] , input \r_Adder_Total[0][24] , 
            output n107, output n108, output \n132[22] , output n110, 
            output \n132[20] , output \n132[19] , output \n132[18] , output \n132[17] , 
            output \n132[16] , output \n132[15] , output \n132[14] , output \n132[13] , 
            output \n132[12] , output \n132[11] , output \n132[10] , output \n132[9] , 
            output \n132[8] , output \n132[7] , output \n132[6] , output \n132[5] , 
            output \n132[4] , output \n132[3] , output \n132[2] , output \n132[1] , 
            output \n132[0] , input n7201, output \Output_Data[17] , input n7200, 
            output \Output_Data[20] , input \r_Adder_Total[0][21] , input \r_Adder_Total[0][22] , 
            input n7199, output \Output_Data[21] , input \r_Adder_Total[0][19] , 
            input \r_Adder_Total[0][20] , input \r_Adder_Total[0][17] , 
            input \r_Adder_Total[0][18] , input \r_Adder_Total[0][15] , 
            input VCC_net, input \r_Adder_Total[0][16] , input \r_Adder_Total[0][13] , 
            input \r_Adder_Total[0][14] , input \r_Adder_Total[0][11] , 
            input \r_Adder_Total[0][12] , input \r_Adder_Total[0][9] , input \r_Adder_Total[0][10] , 
            input \r_Adder_Total[0][7] , input \r_Adder_Total[0][8] , input \r_Adder_Total[0][5] , 
            input \r_Adder_Total[0][6] , input \r_Adder_Total[0][3] , input \r_Adder_Total[0][4] , 
            input \r_Adder_Total[0][1] , input \r_Adder_Total[0][2] , input \r_Adder_Total[0][0] , 
            input [24:0]n4364, output n107_adj_25, output n108_adj_26, 
            output \n132[22]_adj_27 , output n110_adj_28, output \n132[20]_adj_29 , 
            output \n132[19]_adj_30 , output \n132[18]_adj_31 , output \n132[17]_adj_32 , 
            output \n132[16]_adj_33 , output \n132[15]_adj_34 , output \n132[14]_adj_35 , 
            output \n132[13]_adj_36 , output \n132[12]_adj_37 , output \n132[11]_adj_38 , 
            output \n132[10]_adj_39 , output \n132[9]_adj_40 , output \n132[8]_adj_41 , 
            output \n132[7]_adj_42 , output \n132[6]_adj_43 , output \n132[5]_adj_44 , 
            output \n132[4]_adj_45 , output \n132[3]_adj_46 , output \n132[2]_adj_47 , 
            output \n132[1]_adj_48 , output \n132[0]_adj_49 , input Main_Clock_enable_1, 
            output debug_c, input n7269, output o_DAC_MOSI_c, output n10427, 
            output \SM_DAC_Out[1] , output \SM_DAC_Out[0] , output Clock_Counter, 
            output n2078, input n2038, output n6968, output \SM_DAC_Out[2] , 
            output \SM_DAC_Out[3] , output n2045, output n2694, output n24, 
            input DAC_Send, output n8411, output n8435, output n8200, 
            output n8426, input n4, output n10862, output o_DAC_SCK_c, 
            input n7188, input n9777, output o_DAC_CS_c, input n7198);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n10911, n10912;
    wire [24:0]n3013;
    wire [24:0]r_Sample_R;   /* synthesis lineinfo="@7(16[20],16[30])"*/
    
    wire n9989, n10913, n10914;
    wire [24:0]n3095;
    wire [24:0]n3125;
    
    wire n10939;
    wire [24:0]r_Sample_L;   /* synthesis lineinfo="@7(15[20],15[30])"*/
    wire [19:0]n4571;
    
    wire n44, n7026, n10937, n10915, n10916, n10917, n10918, n10959, 
        n10960;
    wire [24:0]n2983;
    
    wire n10879;
    wire [23:0]Output_Data;   /* synthesis lineinfo="@7(17[13],17[24])"*/
    
    wire n10870, n10935, n10933, n10881, n10957, n10958, n13, 
        n14, n10931, n10867, n10929, n10955, n10956, n10883, n10927, 
        n10953, n10954, n10885, n13_adj_1209, n14_adj_1210, n10887, 
        n10951, n10952, n10889, n10925, n10921, n10891, n10893, 
        n10923, n10949, n10950, n10895, n10919, n10897, n10947, 
        n10899, n10901, n10945, n10903, n10905, n10943, n10907, 
        n10962, n10941, n10909, n10910, n8828, n12906, n8826, 
        n12903;
    wire [24:0]n132;
    
    wire n8824, n12900, n8822, n12897, n8820, n12894, n8818, n12891, 
        n8816, n12888, n8814, n12885, n8812, n12882, n8810, n12879, 
        n8808, n12876, n8806, n12873, n12783, n8802, n12984, n8800, 
        n12981;
    wire [24:0]n132_adj_1236;
    
    wire n8798, n12978, n8796, n12975, n8794, n12972, n8792, n12969, 
        n8790, n12966, n8788, n12963, n8786, n12960, n8784, n12957, 
        n8782, n12954, n8780, n12951, n12807, GND_net_c, VCC_net_c;
    
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5351_4_lut (.A(n10911), 
            .B(\SM_Sample_Output[0] ), .C(n10912), .D(\SM_Sample_Output[1] ), 
            .Z(n3013[18]));
    defparam i5351_4_lut.INIT = "0x3022";
    (* lut_function="(!((B)+!A))" *) LUT4 i7627_2_lut (.A(r_Sample_R[20]), 
            .B(\r_Sample_R[23] ), .Z(n10912));
    defparam i7627_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i1_2_lut_3_lut (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[0] ), .Z(n9989));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam i1_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5352_4_lut (.A(n10913), 
            .B(\SM_Sample_Output[0] ), .C(n10914), .D(\SM_Sample_Output[1] ), 
            .Z(n3013[19]));
    defparam i5352_4_lut.INIT = "0x3022";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i12_3_lut (.A(n3095[11]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[11]));
    defparam mux_763_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i7626_2_lut (.A(r_Sample_R[21]), 
            .B(\r_Sample_R[23] ), .Z(n10914));
    defparam i7626_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i12_4_lut (.A(n10939), 
            .B(r_Sample_L[13]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[11]));
    defparam mux_758_i12_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i9_4_lut (.A(r_Sample_L[8]), 
            .B(r_Sample_R[8]), .C(n3385), .D(\SM_Sample_Output[0] ), .Z(n4571[8]));
    defparam mux_1837_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_476 (.A(\SM_Sample_Output[2] ), 
            .B(\SM_Sample_Output[1] ), .C(\SM_Sample_Output[0] ), .Z(n44));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam i1_2_lut_3_lut_adj_476.INIT = "0x2020";
    (* lut_function="(A (B))" *) LUT4 i4245_2_lut (.A(n6628), .B(n3385), 
            .Z(n7026));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam i4245_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i8_4_lut (.A(r_Sample_L[7]), 
            .B(r_Sample_R[7]), .C(n3385), .D(\SM_Sample_Output[0] ), .Z(n4571[7]));
    defparam mux_1837_i8_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i11_3_lut (.A(n3095[10]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[10]));
    defparam mux_763_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i7_4_lut (.A(r_Sample_L[6]), 
            .B(r_Sample_R[6]), .C(n3385), .D(\SM_Sample_Output[0] ), .Z(n4571[6]));
    defparam mux_1837_i7_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i11_4_lut (.A(n10937), 
            .B(r_Sample_L[12]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[10]));
    defparam mux_758_i11_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i6_4_lut (.A(r_Sample_L[5]), 
            .B(r_Sample_R[5]), .C(n3385), .D(\SM_Sample_Output[0] ), .Z(n4571[5]));
    defparam mux_1837_i6_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5353_4_lut (.A(n10915), 
            .B(\SM_Sample_Output[0] ), .C(n10916), .D(\SM_Sample_Output[1] ), 
            .Z(n3013[20]));
    defparam i5353_4_lut.INIT = "0x3022";
    (* lut_function="(!((B)+!A))" *) LUT4 i7625_2_lut (.A(r_Sample_R[22]), 
            .B(\r_Sample_R[23] ), .Z(n10916));
    defparam i7625_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i5_4_lut (.A(r_Sample_L[4]), 
            .B(r_Sample_R[4]), .C(n3385), .D(\SM_Sample_Output[0] ), .Z(n4571[4]));
    defparam mux_1837_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i4_4_lut (.A(r_Sample_L[3]), 
            .B(r_Sample_R[3]), .C(n3385), .D(\SM_Sample_Output[0] ), .Z(n4571[3]));
    defparam mux_1837_i4_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i3_4_lut (.A(r_Sample_L[2]), 
            .B(r_Sample_R[2]), .C(n3385), .D(\SM_Sample_Output[0] ), .Z(n4571[2]));
    defparam mux_1837_i3_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i0 (.D(n3125[0]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[0]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i0.REGSET = "RESET";
    defparam r_Sample_L__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i2_4_lut (.A(r_Sample_L[1]), 
            .B(r_Sample_R[1]), .C(n3385), .D(\SM_Sample_Output[0] ), .Z(n4571[1]));
    defparam mux_1837_i2_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5354_4_lut (.A(n10917), 
            .B(\SM_Sample_Output[0] ), .C(n10918), .D(\SM_Sample_Output[1] ), 
            .Z(n3013[22]));
    defparam i5354_4_lut.INIT = "0x3022";
    (* lut_function="(!((B)+!A))" *) LUT4 i7623_2_lut (.A(r_Sample_R[24]), 
            .B(\r_Sample_R[23] ), .Z(n10918));
    defparam i7623_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i0 (.D(n4571[0]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[0]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i0.REGSET = "RESET";
    defparam Output_Data__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5360_4_lut (.A(n10959), 
            .B(\SM_Sample_Output[0] ), .C(n10960), .D(\SM_Sample_Output[1] ), 
            .Z(n3125[22]));
    defparam i5360_4_lut.INIT = "0x3022";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i2_3_lut (.A(n2983[1]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[1]));
    defparam mux_751_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i2_4_lut (.A(n10879), 
            .B(r_Sample_R[3]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[1]));
    defparam mux_746_i2_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i1_3_lut (.A(n3095[0]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[0]));
    defparam mux_763_i1_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ SM_Sample_Output__i0 (.D(n9981), 
            .SP(n7717), .CK(Main_Clock), .SR(reset_n_N_195), .Q(\SM_Sample_Output[0] ));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam SM_Sample_Output__i0.REGSET = "RESET";
    defparam SM_Sample_Output__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i7499_2_lut (.A(r_Sample_L[24]), 
            .B(r_Sample_L[23]), .Z(n10960));
    defparam i7499_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i10_3_lut (.A(n3095[9]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[9]));
    defparam mux_763_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i1_4_lut (.A(n10870), 
            .B(r_Sample_L[2]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[0]));
    defparam mux_758_i1_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i10_4_lut (.A(n10935), 
            .B(r_Sample_L[11]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[9]));
    defparam mux_758_i10_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i9_3_lut (.A(n3095[8]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[8]));
    defparam mux_763_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i9_4_lut (.A(n10933), 
            .B(r_Sample_L[10]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[8]));
    defparam mux_758_i9_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i2_3_lut_4_lut (.A(\SM_Sample_Output[2] ), 
            .B(DAC_Ready), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[1] ), 
            .Z(n3385));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam i2_3_lut_4_lut.INIT = "0x4000";
    (* lut_function="(!(A (C)+!A !(B+!(C))))" *) LUT4 i7599_2_lut_3_lut (.A(\SM_Sample_Output[2] ), 
            .B(DAC_Ready), .C(\SM_Sample_Output[1] ), .Z(n10961));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam i7599_2_lut_3_lut.INIT = "0x4f4f";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i3_3_lut (.A(n2983[2]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[2]));
    defparam mux_751_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i1_3_lut (.A(n2983[0]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[0]));
    defparam mux_751_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i8_3_lut (.A(n3095[7]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[7]));
    defparam mux_763_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i3_4_lut (.A(n10881), 
            .B(r_Sample_R[4]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[2]));
    defparam mux_746_i3_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5359_4_lut (.A(n10957), 
            .B(\SM_Sample_Output[0] ), .C(n10958), .D(\SM_Sample_Output[1] ), 
            .Z(n3125[20]));
    defparam i5359_4_lut.INIT = "0x3022";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i5300_3_lut (.A(n13), 
            .B(r_Sample_L[24]), .C(n14), .Z(o_Debug_N_1027));   /* synthesis lineinfo="@7(66[10],66[33])"*/
    defparam i5300_3_lut.INIT = "0x3232";
    (* lut_function="(!((B)+!A))" *) LUT4 i7500_2_lut (.A(r_Sample_L[22]), 
            .B(r_Sample_L[23]), .Z(n10958));
    defparam i7500_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(r_Sample_L[16]), 
            .B(r_Sample_L[22]), .C(r_Sample_L[20]), .D(r_Sample_L[23]), 
            .Z(n13));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i8_4_lut (.A(n10931), 
            .B(r_Sample_L[9]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[7]));
    defparam mux_758_i8_4_lut.INIT = "0x0aca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut (.A(r_Sample_L[18]), 
            .B(r_Sample_L[21]), .C(r_Sample_L[19]), .D(r_Sample_L[17]), 
            .Z(n14));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i1_4_lut (.A(n10867), 
            .B(r_Sample_R[2]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[0]));
    defparam mux_746_i1_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i7_3_lut (.A(n3095[6]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[6]));
    defparam mux_763_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i7_4_lut (.A(n10929), 
            .B(r_Sample_L[8]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[6]));
    defparam mux_758_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i6_3_lut (.A(n3095[5]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[5]));
    defparam mux_763_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5358_4_lut (.A(n10955), 
            .B(\SM_Sample_Output[0] ), .C(n10956), .D(\SM_Sample_Output[1] ), 
            .Z(n3125[19]));
    defparam i5358_4_lut.INIT = "0x3022";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i4_3_lut (.A(n2983[3]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[3]));
    defparam mux_751_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i7501_2_lut (.A(r_Sample_L[21]), 
            .B(r_Sample_L[23]), .Z(n10956));
    defparam i7501_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i4_4_lut (.A(n10883), 
            .B(r_Sample_R[5]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[3]));
    defparam mux_746_i4_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i6_4_lut (.A(n10927), 
            .B(r_Sample_L[7]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[5]));
    defparam mux_758_i6_4_lut.INIT = "0x0aca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i0 (.D(n3013[0]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[0]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i0.REGSET = "RESET";
    defparam r_Sample_R__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ SM_Sample_Output__i2 (.D(n9891), 
            .SP(n7717), .CK(Main_Clock), .SR(reset_n_N_195), .Q(\SM_Sample_Output[2] ));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam SM_Sample_Output__i2.REGSET = "RESET";
    defparam SM_Sample_Output__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i5_3_lut (.A(n2983[4]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[4]));
    defparam mux_751_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5357_4_lut (.A(n10953), 
            .B(\SM_Sample_Output[0] ), .C(n10954), .D(\SM_Sample_Output[1] ), 
            .Z(n3125[18]));
    defparam i5357_4_lut.INIT = "0x3022";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ SM_Sample_Output__i1 (.D(n3777), 
            .SP(n7717), .CK(Main_Clock), .SR(reset_n_N_195), .Q(\SM_Sample_Output[1] ));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam SM_Sample_Output__i1.REGSET = "RESET";
    defparam SM_Sample_Output__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i5_4_lut (.A(n10885), 
            .B(r_Sample_R[6]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[4]));
    defparam mux_746_i5_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B)+!A (B+!(C))))" *) LUT4 i5282_3_lut (.A(n13_adj_1209), 
            .B(r_Sample_R[24]), .C(n14_adj_1210), .Z(n215));   /* synthesis lineinfo="@7(70[10],70[33])"*/
    defparam i5282_3_lut.INIT = "0x3232";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut_adj_477 (.A(r_Sample_R[16]), 
            .B(r_Sample_R[22]), .C(r_Sample_R[20]), .D(\r_Sample_R[23] ), 
            .Z(n13_adj_1209));
    defparam i5_4_lut_adj_477.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))" *) LUT4 i7502_2_lut (.A(r_Sample_L[20]), 
            .B(r_Sample_L[23]), .Z(n10954));
    defparam i7502_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i6_3_lut (.A(n2983[5]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[5]));
    defparam mux_751_i6_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i15 (.D(n4571[15]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[15]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i15.REGSET = "RESET";
    defparam Output_Data__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i3_3_lut (.A(n3095[2]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[2]));
    defparam mux_763_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 i1_1_lut (.A(reset_n_c), .Z(reset_n_N_195));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam i1_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_478 (.A(r_Sample_R[17]), 
            .B(r_Sample_R[21]), .C(r_Sample_R[19]), .D(\r_Sample_R[18] ), 
            .Z(n14_adj_1210));
    defparam i6_4_lut_adj_478.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i6_4_lut (.A(n10887), 
            .B(r_Sample_R[7]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[5]));
    defparam mux_746_i6_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i1_4_lut (.A(r_Sample_L[0]), 
            .B(r_Sample_R[0]), .C(n3385), .D(\SM_Sample_Output[0] ), .Z(n4571[0]));
    defparam mux_1837_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5356_4_lut (.A(n10951), 
            .B(\SM_Sample_Output[0] ), .C(n10952), .D(\SM_Sample_Output[1] ), 
            .Z(n3125[17]));
    defparam i5356_4_lut.INIT = "0x3022";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i7_3_lut (.A(n2983[6]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[6]));
    defparam mux_751_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i7503_2_lut (.A(r_Sample_L[19]), 
            .B(r_Sample_L[23]), .Z(n10952));
    defparam i7503_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i7_4_lut (.A(n10889), 
            .B(r_Sample_R[8]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[6]));
    defparam mux_746_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i5_3_lut (.A(n3095[4]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[4]));
    defparam mux_763_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i5_4_lut (.A(n10925), 
            .B(r_Sample_L[6]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[4]));
    defparam mux_758_i5_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i8_3_lut (.A(n2983[7]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[7]));
    defparam mux_751_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i3_4_lut (.A(n10921), 
            .B(r_Sample_L[4]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[2]));
    defparam mux_758_i3_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i8_4_lut (.A(n10891), 
            .B(r_Sample_R[9]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[7]));
    defparam mux_746_i8_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i9_3_lut (.A(n2983[8]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[8]));
    defparam mux_751_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i4_3_lut (.A(n3095[3]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[3]));
    defparam mux_763_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i9_4_lut (.A(n10893), 
            .B(r_Sample_R[10]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[8]));
    defparam mux_746_i9_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i4_4_lut (.A(n10923), 
            .B(r_Sample_L[5]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[3]));
    defparam mux_758_i4_4_lut.INIT = "0x0aca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i14 (.D(n4571[14]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[14]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i14.REGSET = "RESET";
    defparam Output_Data__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i13 (.D(n4571[13]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[13]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i13.REGSET = "RESET";
    defparam Output_Data__i13.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5355_4_lut (.A(n10949), 
            .B(\SM_Sample_Output[0] ), .C(n10950), .D(\SM_Sample_Output[1] ), 
            .Z(n3125[16]));
    defparam i5355_4_lut.INIT = "0x3022";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i12 (.D(n4571[12]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[12]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i12.REGSET = "RESET";
    defparam Output_Data__i12.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i10_3_lut (.A(n2983[9]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[9]));
    defparam mux_751_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i10_4_lut (.A(n10895), 
            .B(r_Sample_R[11]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[9]));
    defparam mux_746_i10_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i2_3_lut (.A(n3095[1]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[1]));
    defparam mux_763_i2_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i11 (.D(n4571[11]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[11]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i11.REGSET = "RESET";
    defparam Output_Data__i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i7504_2_lut (.A(r_Sample_L[18]), 
            .B(r_Sample_L[23]), .Z(n10950));
    defparam i7504_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i10 (.D(n4571[10]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[10]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i10.REGSET = "RESET";
    defparam Output_Data__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i9 (.D(n4571[9]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[9]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i9.REGSET = "RESET";
    defparam Output_Data__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i8 (.D(n4571[8]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[8]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i8.REGSET = "RESET";
    defparam Output_Data__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i7 (.D(n4571[7]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[7]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i7.REGSET = "RESET";
    defparam Output_Data__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i6 (.D(n4571[6]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[6]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i6.REGSET = "RESET";
    defparam Output_Data__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i5 (.D(n4571[5]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[5]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i5.REGSET = "RESET";
    defparam Output_Data__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i4 (.D(n4571[4]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[4]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i4.REGSET = "RESET";
    defparam Output_Data__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i3 (.D(n4571[3]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[3]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i3.REGSET = "RESET";
    defparam Output_Data__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i2 (.D(n4571[2]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[2]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i2.REGSET = "RESET";
    defparam Output_Data__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i1 (.D(n4571[1]), 
            .SP(n6628), .CK(Main_Clock), .SR(GND_net_c), .Q(Output_Data[1]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i1.REGSET = "RESET";
    defparam Output_Data__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i24 (.D(n3126), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[24]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i24.REGSET = "RESET";
    defparam r_Sample_L__i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i23 (.D(n3127), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[23]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i23.REGSET = "RESET";
    defparam r_Sample_L__i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i22 (.D(n3125[22]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[22]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i22.REGSET = "RESET";
    defparam r_Sample_L__i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i21 (.D(n3129), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[21]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i21.REGSET = "RESET";
    defparam r_Sample_L__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i2_4_lut (.A(n10919), 
            .B(r_Sample_L[3]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[1]));
    defparam mux_758_i2_4_lut.INIT = "0x0aca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i20 (.D(n3125[20]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[20]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i20.REGSET = "RESET";
    defparam r_Sample_L__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i19 (.D(n3125[19]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[19]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i19.REGSET = "RESET";
    defparam r_Sample_L__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i18 (.D(n3125[18]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[18]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i18.REGSET = "RESET";
    defparam r_Sample_L__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i17 (.D(n3125[17]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[17]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i17.REGSET = "RESET";
    defparam r_Sample_L__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i16 (.D(n3125[16]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[16]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i16.REGSET = "RESET";
    defparam r_Sample_L__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i15 (.D(n3125[15]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[15]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i15.REGSET = "RESET";
    defparam r_Sample_L__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i14 (.D(n3125[14]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[14]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i14.REGSET = "RESET";
    defparam r_Sample_L__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i13 (.D(n3125[13]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[13]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i13.REGSET = "RESET";
    defparam r_Sample_L__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i12 (.D(n3125[12]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[12]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i12.REGSET = "RESET";
    defparam r_Sample_L__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i11 (.D(n3125[11]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[11]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i11.REGSET = "RESET";
    defparam r_Sample_L__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i10 (.D(n3125[10]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[10]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i10.REGSET = "RESET";
    defparam r_Sample_L__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i9 (.D(n3125[9]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[9]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i9.REGSET = "RESET";
    defparam r_Sample_L__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i8 (.D(n3125[8]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[8]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i8.REGSET = "RESET";
    defparam r_Sample_L__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i7 (.D(n3125[7]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[7]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i7.REGSET = "RESET";
    defparam r_Sample_L__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i6 (.D(n3125[6]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[6]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i6.REGSET = "RESET";
    defparam r_Sample_L__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i5 (.D(n3125[5]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[5]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i5.REGSET = "RESET";
    defparam r_Sample_L__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i4 (.D(n3125[4]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[4]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i4.REGSET = "RESET";
    defparam r_Sample_L__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i3 (.D(n3125[3]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[3]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i3.REGSET = "RESET";
    defparam r_Sample_L__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i16_3_lut (.A(n3095[15]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[15]));
    defparam mux_763_i16_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i2 (.D(n3125[2]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[2]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i2.REGSET = "RESET";
    defparam r_Sample_L__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_L__i1 (.D(n3125[1]), 
            .SP(n3694), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_L[1]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_L__i1.REGSET = "RESET";
    defparam r_Sample_L__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i16 (.D(\SM_Sample_Output[0] ), 
            .SP(n6628), .CK(Main_Clock), .SR(n7026), .Q(Output_Data[16]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i16.REGSET = "RESET";
    defparam Output_Data__i16.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i11_3_lut (.A(n2983[10]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[10]));
    defparam mux_751_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i11_4_lut (.A(n10897), 
            .B(r_Sample_R[12]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[10]));
    defparam mux_746_i11_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i16_4_lut (.A(n10947), 
            .B(r_Sample_L[17]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[15]));
    defparam mux_758_i16_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i12_3_lut (.A(n2983[11]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[11]));
    defparam mux_751_i12_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i1 (.D(n3013[1]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[1]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i1.REGSET = "RESET";
    defparam r_Sample_R__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i12_4_lut (.A(n10899), 
            .B(r_Sample_R[13]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[11]));
    defparam mux_746_i12_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i13_3_lut (.A(n2983[12]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[12]));
    defparam mux_751_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i13_4_lut (.A(n10901), 
            .B(r_Sample_R[14]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[12]));
    defparam mux_746_i13_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i15_3_lut (.A(n3095[14]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[14]));
    defparam mux_763_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i15_4_lut (.A(n10945), 
            .B(r_Sample_L[16]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[14]));
    defparam mux_758_i15_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i14_3_lut (.A(n2983[13]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[13]));
    defparam mux_751_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i14_4_lut (.A(n10903), 
            .B(r_Sample_R[15]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[13]));
    defparam mux_746_i14_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i15_3_lut (.A(n2983[14]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[14]));
    defparam mux_751_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i15_4_lut (.A(n10905), 
            .B(r_Sample_R[16]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[14]));
    defparam mux_746_i15_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i14_3_lut (.A(n3095[13]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[13]));
    defparam mux_763_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i14_4_lut (.A(n10943), 
            .B(r_Sample_L[15]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[13]));
    defparam mux_758_i14_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_751_i16_3_lut (.A(n2983[15]), 
            .B(n215), .C(\SM_Sample_Output[0] ), .Z(n3013[15]));
    defparam mux_751_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_746_i16_4_lut (.A(n10907), 
            .B(r_Sample_R[17]), .C(\SM_Sample_Output[1] ), .D(\r_Sample_R[23] ), 
            .Z(n2983[15]));
    defparam mux_746_i16_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i16_4_lut (.A(r_Sample_L[15]), 
            .B(r_Sample_R[15]), .C(n3385), .D(\SM_Sample_Output[0] ), 
            .Z(n4571[15]));
    defparam mux_1837_i16_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut (.A(\SM_Sample_Output[0] ), 
            .B(n10962), .C(n10963), .D(\SM_Sample_Output[1] ), .Z(n3013[16]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam i1_4_lut.INIT = "0x5044";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_763_i13_3_lut (.A(n3095[12]), 
            .B(o_Debug_N_1027), .C(\SM_Sample_Output[0] ), .Z(n3125[12]));
    defparam mux_763_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 mux_758_i13_4_lut (.A(n10941), 
            .B(r_Sample_L[14]), .C(\SM_Sample_Output[1] ), .D(r_Sample_L[23]), 
            .Z(n3095[12]));
    defparam mux_758_i13_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i15_4_lut (.A(r_Sample_L[14]), 
            .B(r_Sample_R[14]), .C(n3385), .D(\SM_Sample_Output[0] ), 
            .Z(n4571[14]));
    defparam mux_1837_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i5350_4_lut (.A(n10909), 
            .B(\SM_Sample_Output[0] ), .C(n10910), .D(\SM_Sample_Output[1] ), 
            .Z(n3013[17]));
    defparam i5350_4_lut.INIT = "0x3022";
    (* lut_function="(!((B)+!A))" *) LUT4 i7628_2_lut (.A(r_Sample_R[19]), 
            .B(\r_Sample_R[23] ), .Z(n10910));
    defparam i7628_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i2 (.D(n3013[2]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[2]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i2.REGSET = "RESET";
    defparam r_Sample_R__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i14_4_lut (.A(r_Sample_L[13]), 
            .B(r_Sample_R[13]), .C(n3385), .D(\SM_Sample_Output[0] ), 
            .Z(n4571[13]));
    defparam mux_1837_i14_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i3 (.D(n3013[3]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[3]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i3.REGSET = "RESET";
    defparam r_Sample_R__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i4 (.D(n3013[4]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[4]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i4.REGSET = "RESET";
    defparam r_Sample_R__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i5 (.D(n3013[5]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[5]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i5.REGSET = "RESET";
    defparam r_Sample_R__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i6 (.D(n3013[6]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[6]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i6.REGSET = "RESET";
    defparam r_Sample_R__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i7 (.D(n3013[7]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[7]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i7.REGSET = "RESET";
    defparam r_Sample_R__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i8 (.D(n3013[8]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[8]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i8.REGSET = "RESET";
    defparam r_Sample_R__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i9 (.D(n3013[9]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[9]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i9.REGSET = "RESET";
    defparam r_Sample_R__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i10 (.D(n3013[10]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[10]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i10.REGSET = "RESET";
    defparam r_Sample_R__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i11 (.D(n3013[11]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[11]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i11.REGSET = "RESET";
    defparam r_Sample_R__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i12 (.D(n3013[12]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[12]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i12.REGSET = "RESET";
    defparam r_Sample_R__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i13 (.D(n3013[13]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[13]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i13.REGSET = "RESET";
    defparam r_Sample_R__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i14 (.D(n3013[14]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[14]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i14.REGSET = "RESET";
    defparam r_Sample_R__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i15 (.D(n3013[15]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[15]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i15.REGSET = "RESET";
    defparam r_Sample_R__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i16 (.D(n3013[16]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[16]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i16.REGSET = "RESET";
    defparam r_Sample_R__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i17 (.D(n3013[17]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[17]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i17.REGSET = "RESET";
    defparam r_Sample_R__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i18 (.D(n3013[18]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(\r_Sample_R[18] ));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i18.REGSET = "RESET";
    defparam r_Sample_R__i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i19 (.D(n3013[19]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[19]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i19.REGSET = "RESET";
    defparam r_Sample_R__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i20 (.D(n3013[20]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[20]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i20.REGSET = "RESET";
    defparam r_Sample_R__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i21 (.D(n3017), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[21]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i21.REGSET = "RESET";
    defparam r_Sample_R__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i22 (.D(n3013[22]), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[22]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i22.REGSET = "RESET";
    defparam r_Sample_R__i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i23 (.D(n3015), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(\r_Sample_R[23] ));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i23.REGSET = "RESET";
    defparam r_Sample_R__i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ r_Sample_R__i24 (.D(n3014), 
            .SP(n3696), .CK(Main_Clock), .SR(reset_n_N_195), .Q(r_Sample_R[24]));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam r_Sample_R__i24.REGSET = "RESET";
    defparam r_Sample_R__i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i17 (.D(n7201), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Output_Data[17] ));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i17.REGSET = "RESET";
    defparam Output_Data__i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i13_4_lut (.A(r_Sample_L[12]), 
            .B(r_Sample_R[12]), .C(n3385), .D(\SM_Sample_Output[0] ), 
            .Z(n4571[12]));
    defparam mux_1837_i13_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i12_4_lut (.A(r_Sample_L[11]), 
            .B(r_Sample_R[11]), .C(n3385), .D(\SM_Sample_Output[0] ), 
            .Z(n4571[11]));
    defparam mux_1837_i12_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i11_4_lut (.A(r_Sample_L[10]), 
            .B(r_Sample_R[10]), .C(n3385), .D(\SM_Sample_Output[0] ), 
            .Z(n4571[10]));
    defparam mux_1837_i11_4_lut.INIT = "0xcac0";
    FA2 add_59_add_5_25 (.A0(GND_net), .B0(\r_Adder_Total[0][23] ), .C0(GND_net), 
        .D0(n8828), .CI0(n8828), .A1(GND_net), .B1(\r_Adder_Total[0][24] ), 
        .C1(GND_net), .D1(n12906), .CI1(n12906), .CO0(n12906), .S0(n108), 
        .S1(n107));   /* synthesis lineinfo="@7(48[21],48[47])"*/
    defparam add_59_add_5_25.INIT0 = "0xc33c";
    defparam add_59_add_5_25.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i20 (.D(n7200), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Output_Data[20] ));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i20.REGSET = "RESET";
    defparam Output_Data__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ Output_Data__i21 (.D(n7199), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Output_Data[21] ));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam Output_Data__i21.REGSET = "RESET";
    defparam Output_Data__i21.SRMODE = "CE_OVER_LSR";
    FA2 add_59_add_5_23 (.A0(GND_net), .B0(\r_Adder_Total[0][21] ), .C0(GND_net), 
        .D0(n8826), .CI0(n8826), .A1(GND_net), .B1(\r_Adder_Total[0][22] ), 
        .C1(GND_net), .D1(n12903), .CI1(n12903), .CO0(n12903), .CO1(n8828), 
        .S0(n110), .S1(n132[22]));   /* synthesis lineinfo="@7(48[21],48[47])"*/
    defparam add_59_add_5_23.INIT0 = "0xc33c";
    defparam add_59_add_5_23.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) IOL_B o_Debug (.PADDI(GND_net_c), 
            .DO1(GND_net_c), .DO0(n44), .CE(Main_Clock_enable_1), .IOLTO(GND_net_c), 
            .HOLD(GND_net_c), .INCLK(GND_net_c), .OUTCLK(Main_Clock), 
            .PADDO(debug_c));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam o_Debug.LATCHIN = "LATCH_REG";
    defparam o_Debug.DDROUT = "NO";
    FA2 add_59_add_5_21 (.A0(GND_net), .B0(\r_Adder_Total[0][19] ), .C0(GND_net), 
        .D0(n8824), .CI0(n8824), .A1(GND_net), .B1(\r_Adder_Total[0][20] ), 
        .C1(GND_net), .D1(n12900), .CI1(n12900), .CO0(n12900), .CO1(n8826), 
        .S0(n132[19]), .S1(n132[20]));   /* synthesis lineinfo="@7(48[21],48[47])"*/
    defparam add_59_add_5_21.INIT0 = "0xc33c";
    defparam add_59_add_5_21.INIT1 = "0xc33c";
    FA2 add_59_add_5_19 (.A0(GND_net), .B0(\r_Adder_Total[0][17] ), .C0(GND_net), 
        .D0(n8822), .CI0(n8822), .A1(GND_net), .B1(\r_Adder_Total[0][18] ), 
        .C1(GND_net), .D1(n12897), .CI1(n12897), .CO0(n12897), .CO1(n8824), 
        .S0(n132[17]), .S1(n132[18]));   /* synthesis lineinfo="@7(48[21],48[47])"*/
    defparam add_59_add_5_19.INIT0 = "0xc33c";
    defparam add_59_add_5_19.INIT1 = "0xc33c";
    FA2 add_59_add_5_17 (.A0(GND_net), .B0(\r_Adder_Total[0][15] ), .C0(VCC_net), 
        .D0(n8820), .CI0(n8820), .A1(GND_net), .B1(\r_Adder_Total[0][16] ), 
        .C1(VCC_net), .D1(n12894), .CI1(n12894), .CO0(n12894), .CO1(n8822), 
        .S0(n132[15]), .S1(n132[16]));   /* synthesis lineinfo="@7(48[21],48[47])"*/
    defparam add_59_add_5_17.INIT0 = "0xc33c";
    defparam add_59_add_5_17.INIT1 = "0xc33c";
    FA2 add_59_add_5_15 (.A0(GND_net), .B0(\r_Adder_Total[0][13] ), .C0(VCC_net), 
        .D0(n8818), .CI0(n8818), .A1(GND_net), .B1(\r_Adder_Total[0][14] ), 
        .C1(VCC_net), .D1(n12891), .CI1(n12891), .CO0(n12891), .CO1(n8820), 
        .S0(n132[13]), .S1(n132[14]));   /* synthesis lineinfo="@7(48[21],48[47])"*/
    defparam add_59_add_5_15.INIT0 = "0xc33c";
    defparam add_59_add_5_15.INIT1 = "0xc33c";
    FA2 add_59_add_5_13 (.A0(GND_net), .B0(\r_Adder_Total[0][11] ), .C0(VCC_net), 
        .D0(n8816), .CI0(n8816), .A1(GND_net), .B1(\r_Adder_Total[0][12] ), 
        .C1(VCC_net), .D1(n12888), .CI1(n12888), .CO0(n12888), .CO1(n8818), 
        .S0(n132[11]), .S1(n132[12]));   /* synthesis lineinfo="@7(48[21],48[47])"*/
    defparam add_59_add_5_13.INIT0 = "0xc33c";
    defparam add_59_add_5_13.INIT1 = "0xc33c";
    FA2 add_59_add_5_11 (.A0(GND_net), .B0(\r_Adder_Total[0][9] ), .C0(VCC_net), 
        .D0(n8814), .CI0(n8814), .A1(GND_net), .B1(\r_Adder_Total[0][10] ), 
        .C1(VCC_net), .D1(n12885), .CI1(n12885), .CO0(n12885), .CO1(n8816), 
        .S0(n132[9]), .S1(n132[10]));   /* synthesis lineinfo="@7(48[21],48[47])"*/
    defparam add_59_add_5_11.INIT0 = "0xc33c";
    defparam add_59_add_5_11.INIT1 = "0xc33c";
    FA2 add_59_add_5_9 (.A0(GND_net), .B0(\r_Adder_Total[0][7] ), .C0(VCC_net), 
        .D0(n8812), .CI0(n8812), .A1(GND_net), .B1(\r_Adder_Total[0][8] ), 
        .C1(VCC_net), .D1(n12882), .CI1(n12882), .CO0(n12882), .CO1(n8814), 
        .S0(n132[7]), .S1(n132[8]));   /* synthesis lineinfo="@7(48[21],48[47])"*/
    defparam add_59_add_5_9.INIT0 = "0xc33c";
    defparam add_59_add_5_9.INIT1 = "0xc33c";
    FA2 add_59_add_5_7 (.A0(GND_net), .B0(\r_Adder_Total[0][5] ), .C0(VCC_net), 
        .D0(n8810), .CI0(n8810), .A1(GND_net), .B1(\r_Adder_Total[0][6] ), 
        .C1(VCC_net), .D1(n12879), .CI1(n12879), .CO0(n12879), .CO1(n8812), 
        .S0(n132[5]), .S1(n132[6]));   /* synthesis lineinfo="@7(48[21],48[47])"*/
    defparam add_59_add_5_7.INIT0 = "0xc33c";
    defparam add_59_add_5_7.INIT1 = "0xc33c";
    FA2 add_59_add_5_5 (.A0(GND_net), .B0(\r_Adder_Total[0][3] ), .C0(VCC_net), 
        .D0(n8808), .CI0(n8808), .A1(GND_net), .B1(\r_Adder_Total[0][4] ), 
        .C1(VCC_net), .D1(n12876), .CI1(n12876), .CO0(n12876), .CO1(n8810), 
        .S0(n132[3]), .S1(n132[4]));   /* synthesis lineinfo="@7(48[21],48[47])"*/
    defparam add_59_add_5_5.INIT0 = "0xc33c";
    defparam add_59_add_5_5.INIT1 = "0xc33c";
    FA2 add_59_add_5_3 (.A0(GND_net), .B0(\r_Adder_Total[0][1] ), .C0(VCC_net), 
        .D0(n8806), .CI0(n8806), .A1(GND_net), .B1(\r_Adder_Total[0][2] ), 
        .C1(VCC_net), .D1(n12873), .CI1(n12873), .CO0(n12873), .CO1(n8808), 
        .S0(n132[1]), .S1(n132[2]));   /* synthesis lineinfo="@7(48[21],48[47])"*/
    defparam add_59_add_5_3.INIT0 = "0xc33c";
    defparam add_59_add_5_3.INIT1 = "0xc33c";
    FA2 add_59_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\r_Adder_Total[0][0] ), .C1(VCC_net), .D1(n12783), .CI1(n12783), 
        .CO0(n12783), .CO1(n8806), .S1(n132[0]));   /* synthesis lineinfo="@7(48[21],48[47])"*/
    defparam add_59_add_5_1.INIT0 = "0xc33c";
    defparam add_59_add_5_1.INIT1 = "0xc33c";
    FA2 add_60_add_5_25 (.A0(GND_net), .B0(n4364[23]), .C0(GND_net), .D0(n8802), 
        .CI0(n8802), .A1(GND_net), .B1(n4364[24]), .C1(GND_net), .D1(n12984), 
        .CI1(n12984), .CO0(n12984), .S0(n108_adj_26), .S1(n107_adj_25));   /* synthesis lineinfo="@7(49[21],49[47])"*/
    defparam add_60_add_5_25.INIT0 = "0xc33c";
    defparam add_60_add_5_25.INIT1 = "0xc33c";
    FA2 add_60_add_5_23 (.A0(GND_net), .B0(n4364[21]), .C0(GND_net), .D0(n8800), 
        .CI0(n8800), .A1(GND_net), .B1(n4364[22]), .C1(GND_net), .D1(n12981), 
        .CI1(n12981), .CO0(n12981), .CO1(n8802), .S0(n110_adj_28), .S1(n132_adj_1236[22]));   /* synthesis lineinfo="@7(49[21],49[47])"*/
    defparam add_60_add_5_23.INIT0 = "0xc33c";
    defparam add_60_add_5_23.INIT1 = "0xc33c";
    FA2 add_60_add_5_21 (.A0(GND_net), .B0(n4364[19]), .C0(GND_net), .D0(n8798), 
        .CI0(n8798), .A1(GND_net), .B1(n4364[20]), .C1(GND_net), .D1(n12978), 
        .CI1(n12978), .CO0(n12978), .CO1(n8800), .S0(n132_adj_1236[19]), 
        .S1(n132_adj_1236[20]));   /* synthesis lineinfo="@7(49[21],49[47])"*/
    defparam add_60_add_5_21.INIT0 = "0xc33c";
    defparam add_60_add_5_21.INIT1 = "0xc33c";
    FA2 add_60_add_5_19 (.A0(GND_net), .B0(n4364[17]), .C0(GND_net), .D0(n8796), 
        .CI0(n8796), .A1(GND_net), .B1(n4364[18]), .C1(GND_net), .D1(n12975), 
        .CI1(n12975), .CO0(n12975), .CO1(n8798), .S0(n132_adj_1236[17]), 
        .S1(n132_adj_1236[18]));   /* synthesis lineinfo="@7(49[21],49[47])"*/
    defparam add_60_add_5_19.INIT0 = "0xc33c";
    defparam add_60_add_5_19.INIT1 = "0xc33c";
    FA2 add_60_add_5_17 (.A0(GND_net), .B0(n4364[15]), .C0(VCC_net), .D0(n8794), 
        .CI0(n8794), .A1(GND_net), .B1(n4364[16]), .C1(VCC_net), .D1(n12972), 
        .CI1(n12972), .CO0(n12972), .CO1(n8796), .S0(n132_adj_1236[15]), 
        .S1(n132_adj_1236[16]));   /* synthesis lineinfo="@7(49[21],49[47])"*/
    defparam add_60_add_5_17.INIT0 = "0xc33c";
    defparam add_60_add_5_17.INIT1 = "0xc33c";
    FA2 add_60_add_5_15 (.A0(GND_net), .B0(n4364[13]), .C0(VCC_net), .D0(n8792), 
        .CI0(n8792), .A1(GND_net), .B1(n4364[14]), .C1(VCC_net), .D1(n12969), 
        .CI1(n12969), .CO0(n12969), .CO1(n8794), .S0(n132_adj_1236[13]), 
        .S1(n132_adj_1236[14]));   /* synthesis lineinfo="@7(49[21],49[47])"*/
    defparam add_60_add_5_15.INIT0 = "0xc33c";
    defparam add_60_add_5_15.INIT1 = "0xc33c";
    FA2 add_60_add_5_13 (.A0(GND_net), .B0(n4364[11]), .C0(VCC_net), .D0(n8790), 
        .CI0(n8790), .A1(GND_net), .B1(n4364[12]), .C1(VCC_net), .D1(n12966), 
        .CI1(n12966), .CO0(n12966), .CO1(n8792), .S0(n132_adj_1236[11]), 
        .S1(n132_adj_1236[12]));   /* synthesis lineinfo="@7(49[21],49[47])"*/
    defparam add_60_add_5_13.INIT0 = "0xc33c";
    defparam add_60_add_5_13.INIT1 = "0xc33c";
    FA2 add_60_add_5_11 (.A0(GND_net), .B0(n4364[9]), .C0(VCC_net), .D0(n8788), 
        .CI0(n8788), .A1(GND_net), .B1(n4364[10]), .C1(VCC_net), .D1(n12963), 
        .CI1(n12963), .CO0(n12963), .CO1(n8790), .S0(n132_adj_1236[9]), 
        .S1(n132_adj_1236[10]));   /* synthesis lineinfo="@7(49[21],49[47])"*/
    defparam add_60_add_5_11.INIT0 = "0xc33c";
    defparam add_60_add_5_11.INIT1 = "0xc33c";
    FA2 add_60_add_5_9 (.A0(GND_net), .B0(n4364[7]), .C0(VCC_net), .D0(n8786), 
        .CI0(n8786), .A1(GND_net), .B1(n4364[8]), .C1(VCC_net), .D1(n12960), 
        .CI1(n12960), .CO0(n12960), .CO1(n8788), .S0(n132_adj_1236[7]), 
        .S1(n132_adj_1236[8]));   /* synthesis lineinfo="@7(49[21],49[47])"*/
    defparam add_60_add_5_9.INIT0 = "0xc33c";
    defparam add_60_add_5_9.INIT1 = "0xc33c";
    FA2 add_60_add_5_7 (.A0(GND_net), .B0(n4364[5]), .C0(VCC_net), .D0(n8784), 
        .CI0(n8784), .A1(GND_net), .B1(n4364[6]), .C1(VCC_net), .D1(n12957), 
        .CI1(n12957), .CO0(n12957), .CO1(n8786), .S0(n132_adj_1236[5]), 
        .S1(n132_adj_1236[6]));   /* synthesis lineinfo="@7(49[21],49[47])"*/
    defparam add_60_add_5_7.INIT0 = "0xc33c";
    defparam add_60_add_5_7.INIT1 = "0xc33c";
    FA2 add_60_add_5_5 (.A0(GND_net), .B0(n4364[3]), .C0(VCC_net), .D0(n8782), 
        .CI0(n8782), .A1(GND_net), .B1(n4364[4]), .C1(VCC_net), .D1(n12954), 
        .CI1(n12954), .CO0(n12954), .CO1(n8784), .S0(n132_adj_1236[3]), 
        .S1(n132_adj_1236[4]));   /* synthesis lineinfo="@7(49[21],49[47])"*/
    defparam add_60_add_5_5.INIT0 = "0xc33c";
    defparam add_60_add_5_5.INIT1 = "0xc33c";
    FA2 add_60_add_5_3 (.A0(GND_net), .B0(n4364[1]), .C0(VCC_net), .D0(n8780), 
        .CI0(n8780), .A1(GND_net), .B1(n4364[2]), .C1(VCC_net), .D1(n12951), 
        .CI1(n12951), .CO0(n12951), .CO1(n8782), .S0(n132_adj_1236[1]), 
        .S1(n132_adj_1236[2]));   /* synthesis lineinfo="@7(49[21],49[47])"*/
    defparam add_60_add_5_3.INIT0 = "0xc33c";
    defparam add_60_add_5_3.INIT1 = "0xc33c";
    FA2 add_60_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n4364[0]), .C1(VCC_net), .D1(n12807), .CI1(n12807), .CO0(n12807), 
        .CO1(n8780), .S1(n132_adj_1236[0]));   /* synthesis lineinfo="@7(49[21],49[47])"*/
    defparam add_60_add_5_1.INIT0 = "0xc33c";
    defparam add_60_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 mux_1837_i10_4_lut (.A(r_Sample_L[9]), 
            .B(r_Sample_R[9]), .C(n3385), .D(\SM_Sample_Output[0] ), .Z(n4571[9]));
    defparam mux_1837_i10_4_lut.INIT = "0xcac0";
    DAC_SPI_Out dac (.n7269(n7269), .o_DAC_MOSI_c(o_DAC_MOSI_c), .Main_Clock(Main_Clock), 
            .reset_n_N_195(reset_n_N_195), .n10427(n10427), .\SM_DAC_Out[1] (\SM_DAC_Out[1] ), 
            .\SM_DAC_Out[0] (\SM_DAC_Out[0] ), .DAC_Send_adj_1(DAC_Send_adj_24), 
            .reset_n_c(reset_n_c), .Clock_Counter(Clock_Counter), .n2078(n2078), 
            .n2038(n2038), .n6968(n6968), .\SM_DAC_Out[2] (\SM_DAC_Out[2] ), 
            .\SM_DAC_Out[3] (\SM_DAC_Out[3] ), .n2045(n2045), .\Output_Data[0] (Output_Data[0]), 
            .DAC_Ready(DAC_Ready), .n2694(n2694), .n24(n24), .DAC_Send(DAC_Send), 
            .n111(n132[20]), .n10957(n10957), .n115(n132[16]), .n10949(n10949), 
            .\SM_Sample_Output[0] (\SM_Sample_Output[0] ), .\SM_Sample_Output[1] (\SM_Sample_Output[1] ), 
            .n8411(n8411), .n116(n132[15]), .n10947(n10947), .n131(n132[0]), 
            .n10870(n10870), .n131_adj_2(n132_adj_1236[0]), .n10867(n10867), 
            .n114(n132[17]), .n10951(n10951), .n112(n132[19]), .n10955(n10955), 
            .\SM_Sample_Output[2] (\SM_Sample_Output[2] ), .n8435(n8435), 
            .n113(n132[18]), .n10953(n10953), .n8200(n8200), .n8426(n8426), 
            .n109(n132[22]), .n10959(n10959), .n117(n132[14]), .n10945(n10945), 
            .n118(n132[13]), .n10943(n10943), .n119(n132[12]), .n10941(n10941), 
            .n120(n132[11]), .n10939(n10939), .n121(n132[10]), .n10937(n10937), 
            .n122(n132[9]), .n10935(n10935), .n123(n132[8]), .n10933(n10933), 
            .n124(n132[7]), .n10931(n10931), .n125(n132[6]), .n10929(n10929), 
            .\Output_Data[21] (\Output_Data[21] ), .\Output_Data[20] (\Output_Data[20] ), 
            .\Output_Data[17] (\Output_Data[17] ), .\Output_Data[16] (Output_Data[16]), 
            .\Output_Data[15] (Output_Data[15]), .\Output_Data[14] (Output_Data[14]), 
            .\Output_Data[13] (Output_Data[13]), .\Output_Data[12] (Output_Data[12]), 
            .\Output_Data[11] (Output_Data[11]), .\Output_Data[10] (Output_Data[10]), 
            .n126(n132[5]), .n10927(n10927), .\Output_Data[9] (Output_Data[9]), 
            .\Output_Data[8] (Output_Data[8]), .\Output_Data[7] (Output_Data[7]), 
            .\Output_Data[6] (Output_Data[6]), .\Output_Data[5] (Output_Data[5]), 
            .\Output_Data[4] (Output_Data[4]), .\Output_Data[3] (Output_Data[3]), 
            .\Output_Data[2] (Output_Data[2]), .\Output_Data[1] (Output_Data[1]), 
            .n127(n132[4]), .n10925(n10925), .n128(n132[3]), .n10923(n10923), 
            .n129(n132[2]), .n10921(n10921), .n4(n4), .n10862(n10862), 
            .n130(n132[1]), .n10919(n10919), .n130_adj_3(n132_adj_1236[1]), 
            .n10879(n10879), .n129_adj_4(n132_adj_1236[2]), .n10881(n10881), 
            .n128_adj_5(n132_adj_1236[3]), .n10883(n10883), .n127_adj_6(n132_adj_1236[4]), 
            .n10885(n10885), .n126_adj_7(n132_adj_1236[5]), .n10887(n10887), 
            .n125_adj_8(n132_adj_1236[6]), .n10889(n10889), .n124_adj_9(n132_adj_1236[7]), 
            .n10891(n10891), .n123_adj_10(n132_adj_1236[8]), .n10893(n10893), 
            .n122_adj_11(n132_adj_1236[9]), .n10895(n10895), .n121_adj_12(n132_adj_1236[10]), 
            .n10897(n10897), .n120_adj_13(n132_adj_1236[11]), .n10899(n10899), 
            .n119_adj_14(n132_adj_1236[12]), .n10901(n10901), .n118_adj_15(n132_adj_1236[13]), 
            .n10903(n10903), .n117_adj_16(n132_adj_1236[14]), .n10905(n10905), 
            .o_DAC_SCK_c(o_DAC_SCK_c), .n116_adj_17(n132_adj_1236[15]), 
            .n10907(n10907), .n115_adj_18(n132_adj_1236[16]), .n10962(n10962), 
            .n114_adj_19(n132_adj_1236[17]), .n10909(n10909), .n113_adj_20(n132_adj_1236[18]), 
            .n10911(n10911), .n112_adj_21(n132_adj_1236[19]), .n10913(n10913), 
            .n111_adj_22(n132_adj_1236[20]), .n10915(n10915), .n109_adj_23(n132_adj_1236[22]), 
            .n10917(n10917), .n7188(n7188), .n9777(n9777), .o_DAC_CS_c(o_DAC_CS_c), 
            .n7198(n7198));   /* synthesis lineinfo="@7(21[14],21[190])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=16, LSE_RCOL=3, LSE_LLINE=113, LSE_RLINE=123 *) FD1P3XZ DAC_Send_c (.D(n9989), 
            .SP(n10021), .CK(Main_Clock), .SR(reset_n_N_195), .Q(DAC_Send_adj_24));   /* synthesis lineinfo="@7(32[9],108[5])"*/
    defparam DAC_Send_c.REGSET = "RESET";
    defparam DAC_Send_c.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module DAC_SPI_Out
//

module DAC_SPI_Out (input n7269, output o_DAC_MOSI_c, input Main_Clock, 
            input reset_n_N_195, output n10427, output \SM_DAC_Out[1] , 
            output \SM_DAC_Out[0] , input DAC_Send_adj_1, input reset_n_c, 
            output Clock_Counter, output n2078, input n2038, output n6968, 
            output \SM_DAC_Out[2] , output \SM_DAC_Out[3] , output n2045, 
            input \Output_Data[0] , output DAC_Ready, output n2694, output n24, 
            input DAC_Send, input n111, output n10957, input n115, output n10949, 
            input \SM_Sample_Output[0] , input \SM_Sample_Output[1] , output n8411, 
            input n116, output n10947, input n131, output n10870, input n131_adj_2, 
            output n10867, input n114, output n10951, input n112, output n10955, 
            input \SM_Sample_Output[2] , output n8435, input n113, output n10953, 
            output n8200, output n8426, input n109, output n10959, input n117, 
            output n10945, input n118, output n10943, input n119, output n10941, 
            input n120, output n10939, input n121, output n10937, input n122, 
            output n10935, input n123, output n10933, input n124, output n10931, 
            input n125, output n10929, input \Output_Data[21] , input \Output_Data[20] , 
            input \Output_Data[17] , input \Output_Data[16] , input \Output_Data[15] , 
            input \Output_Data[14] , input \Output_Data[13] , input \Output_Data[12] , 
            input \Output_Data[11] , input \Output_Data[10] , input n126, 
            output n10927, input \Output_Data[9] , input \Output_Data[8] , 
            input \Output_Data[7] , input \Output_Data[6] , input \Output_Data[5] , 
            input \Output_Data[4] , input \Output_Data[3] , input \Output_Data[2] , 
            input \Output_Data[1] , input n127, output n10925, input n128, 
            output n10923, input n129, output n10921, input n4, output n10862, 
            input n130, output n10919, input n130_adj_3, output n10879, 
            input n129_adj_4, output n10881, input n128_adj_5, output n10883, 
            input n127_adj_6, output n10885, input n126_adj_7, output n10887, 
            input n125_adj_8, output n10889, input n124_adj_9, output n10891, 
            input n123_adj_10, output n10893, input n122_adj_11, output n10895, 
            input n121_adj_12, output n10897, input n120_adj_13, output n10899, 
            input n119_adj_14, output n10901, input n118_adj_15, output n10903, 
            input n117_adj_16, output n10905, output o_DAC_SCK_c, input n116_adj_17, 
            output n10907, input n115_adj_18, output n10962, input n114_adj_19, 
            output n10909, input n113_adj_20, output n10911, input n112_adj_21, 
            output n10913, input n111_adj_22, output n10915, input n109_adj_23, 
            output n10917, input n7188, input n9777, output o_DAC_CS_c, 
            input n7198);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [4:0]Current_Bit;   /* synthesis lineinfo="@4(14[12],14[23])"*/
    
    wire n12, n8636;
    wire [4:0]n25;
    
    wire n9710, n10054, n10, n6820, n7174, n10826, n10827, n11810, 
        n15, n4_c, n6796, n11816, n10824, n10823, n11819, n10820, 
        n10821, n7885, n6315, n3649, n5835, n7930, n11822;
    wire [0:23]r_Data_To_Send;   /* synthesis lineinfo="@4(13[13],13[27])"*/
    
    wire n11825, o_Ready_N_1125, n6609, n10022, n22, n10818, n10817, 
        n5829, n11813, n6, n3472, n10455, n10423, o_SPI_Data_N_1123, 
        n15_adj_1207, GND_net, VCC_net;
    
    (* lut_function="(!(A))" *) LUT4 i12_1_lut (.A(Current_Bit[0]), .Z(n12));   /* synthesis lineinfo="@4(23[23],23[120])"*/
    defparam i12_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i5855_3_lut (.A(Current_Bit[4]), 
            .B(Current_Bit[3]), .C(n8636), .Z(n25[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5855_3_lut.INIT = "0x6a6a";
    FD1P3XZ Current_Bit_1156__i4 (.D(n25[4]), .SP(n6820), .CK(Main_Clock), 
            .SR(n7174), .Q(Current_Bit[4]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1156__i4.REGSET = "RESET";
    defparam Current_Bit_1156__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i2_3_lut (.A(n10054), .B(n10427), 
            .C(n10), .Z(n6820));
    defparam i2_3_lut.INIT = "0x2020";
    (* lut_function="(!(A (B)+!A !(B (C))))" *) LUT4 i21_3_lut (.A(\SM_DAC_Out[1] ), 
            .B(\SM_DAC_Out[0] ), .C(DAC_Send_adj_1), .Z(n10));
    defparam i21_3_lut.INIT = "0x6262";
    (* lut_function="(A (B+((D)+!C)))" *) LUT4 i4395_4_lut (.A(n6820), .B(n10427), 
            .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[0] ), .Z(n7174));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i4395_4_lut.INIT = "0xaa8a";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut_123  (.A(Current_Bit[1]), 
            .B(n10826), .C(n10827), .D(Current_Bit[2]), .Z(n11810));
    defparam \Current_Bit[1]_bdd_4_lut_123 .INIT = "0xe4aa";
    FD1P3XZ Current_Bit_1156__i3 (.D(n25[3]), .SP(n6820), .CK(Main_Clock), 
            .SR(n7174), .Q(Current_Bit[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1156__i3.REGSET = "RESET";
    defparam Current_Bit_1156__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_1156__i2 (.D(n25[2]), .SP(n6820), .CK(Main_Clock), 
            .SR(n7174), .Q(Current_Bit[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1156__i2.REGSET = "RESET";
    defparam Current_Bit_1156__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_1156__i1 (.D(n25[1]), .SP(n6820), .CK(Main_Clock), 
            .SR(n7174), .Q(Current_Bit[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1156__i1.REGSET = "RESET";
    defparam Current_Bit_1156__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ SM_DAC_Out_i2 (.D(\SM_DAC_Out[1] ), 
            .SP(n2038), .CK(Main_Clock), .SR(n7930), .Q(\SM_DAC_Out[2] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i2.REGSET = "RESET";
    defparam SM_DAC_Out_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B (C (D)))+!A)" *) LUT4 i1_4_lut_4_lut (.A(reset_n_c), 
            .B(Clock_Counter), .C(n15), .D(n4_c), .Z(n6796));
    defparam i1_4_lut_4_lut.INIT = "0xd555";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11816_bdd_4_lut (.A(n11816), 
            .B(n10824), .C(n10823), .D(Current_Bit[2]), .Z(n11819));
    defparam n11816_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[1]_bdd_4_lut  (.A(Current_Bit[1]), 
            .B(n10820), .C(n10821), .D(Current_Bit[2]), .Z(n11816));
    defparam \Current_Bit[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i2_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send_adj_1), .C(n7885), .D(n6315), .Z(n3649));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i2_3_lut_4_lut.INIT = "0x0800";
    (* lut_function="(!(A ((C)+!B)+!A !(C (D))))" *) LUT4 i3060_4_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send_adj_1), .C(\SM_DAC_Out[1] ), .D(n2078), .Z(n5835));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i3060_4_lut_4_lut.INIT = "0x5808";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (D))" *) LUT4 i7916_2_lut_4_lut (.A(n10054), 
            .B(n10427), .C(n5835), .D(n2038), .Z(n7930));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7916_2_lut_4_lut.INIT = "0xdf00";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4187_2_lut_4_lut (.A(n10054), 
            .B(n10427), .C(n5835), .D(n2038), .Z(n6968));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4187_2_lut_4_lut.INIT = "0x2000";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11822_bdd_4_lut (.A(n11822), 
            .B(r_Data_To_Send[3]), .C(r_Data_To_Send[2]), .D(Current_Bit[2]), 
            .Z(n11825));
    defparam n11822_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i5848_2_lut_4_lut (.A(Current_Bit[3]), 
            .B(Current_Bit[1]), .C(Current_Bit[0]), .D(Current_Bit[2]), 
            .Z(n25[3]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5848_2_lut_4_lut.INIT = "0x6aaa";
    (* lut_function="(A+(B))" *) LUT4 SM_DAC_Out_4__I_0_73_i8_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[3] ), .Z(n10427));   /* synthesis lineinfo="@4(44[6],44[13])"*/
    defparam SM_DAC_Out_4__I_0_73_i8_2_lut.INIT = "0xeeee";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ SM_DAC_Out_i0 (.D(n2045), 
            .SP(n2038), .CK(Main_Clock), .SR(n6968), .Q(\SM_DAC_Out[0] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i0.REGSET = "RESET";
    defparam SM_DAC_Out_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(reset_n_c), .B(Clock_Counter), 
            .Z(n10054));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i23 (.D(\Output_Data[0] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[23]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i23.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i23.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \Current_Bit[0]_bdd_4_lut  (.A(Current_Bit[0]), 
            .B(r_Data_To_Send[6]), .C(r_Data_To_Send[7]), .D(Current_Bit[2]), 
            .Z(n11822));
    defparam \Current_Bit[0]_bdd_4_lut .INIT = "0xe4aa";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ o_Ready (.D(o_Ready_N_1125), 
            .SP(n6609), .CK(Main_Clock), .SR(reset_n_N_195), .Q(DAC_Ready));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_Ready.REGSET = "SET";
    defparam o_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i5834_2_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .Z(n25[1]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5834_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i2 (.D(\Output_Data[21] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[2]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i2.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (C (D))+!A !(B+!(C (D)))))" *) LUT4 i1_3_lut_4_lut (.A(\SM_DAC_Out[0] ), 
            .B(n2694), .C(n24), .D(Clock_Counter), .Z(n10022));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_3_lut_4_lut.INIT = "0x4fff";
    (* lut_function="(A (B (C)+!B (C (D)))+!A !(B+!(C (D))))" *) LUT4 i1_4_lut_4_lut_adj_465 (.A(\SM_DAC_Out[0] ), 
            .B(n2694), .C(n24), .D(\SM_DAC_Out[2] ), .Z(n4_c));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i1_4_lut_4_lut_adj_465.INIT = "0xb080";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i2_3_lut_4_lut_adj_466 (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[2] ), .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[3] ), 
            .Z(n22));
    defparam i2_3_lut_4_lut_adj_466.INIT = "0x0102";
    (* lut_function="(!(A (B+(C+(D)))+!A (B (C+(D))+!B (C (D)+!C !(D)))))" *) LUT4 i1_4_lut_4_lut_adj_467 (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[0] ), .C(\SM_DAC_Out[1] ), .D(\SM_DAC_Out[3] ), 
            .Z(n24));
    defparam i1_4_lut_4_lut_adj_467.INIT = "0x0116";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7323_3_lut (.A(r_Data_To_Send[18]), 
            .B(r_Data_To_Send[19]), .C(Current_Bit[0]), .Z(n10818));
    defparam i7323_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7322_3_lut (.A(r_Data_To_Send[16]), 
            .B(r_Data_To_Send[17]), .C(Current_Bit[0]), .Z(n10817));
    defparam i7322_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+(C+(D)))+!A (B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut_adj_468 (.A(\SM_DAC_Out[0] ), 
            .B(\SM_DAC_Out[2] ), .C(\SM_DAC_Out[3] ), .D(\SM_DAC_Out[1] ), 
            .Z(n2694));
    defparam i1_3_lut_4_lut_adj_468.INIT = "0x0102";
    (* lut_function="(A (B (C)))" *) LUT4 i7602_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n111), .Z(n10957));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7602_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7606_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n115), .Z(n10949));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7606_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i2_3_lut_4_lut_adj_469 (.A(DAC_Ready), 
            .B(DAC_Send), .C(\SM_Sample_Output[0] ), .D(\SM_Sample_Output[1] ), 
            .Z(n8411));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i2_3_lut_4_lut_adj_469.INIT = "0x0008";
    (* lut_function="(A (B (C)))" *) LUT4 i7607_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n116), .Z(n10947));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7607_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7561_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n131), .Z(n10870));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7561_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7544_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n131_adj_2), .Z(n10867));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7544_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_470 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send_adj_1), .Z(n5829));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_470.INIT = "0x2222";
    (* lut_function="(A (B (C)))" *) LUT4 i7605_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n114), .Z(n10951));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7605_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7603_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n112), .Z(n10955));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7603_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(\SM_Sample_Output[2] ), .Z(n8435));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (B (C)))" *) LUT4 i7604_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n113), .Z(n10953));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7604_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n11810_bdd_4_lut (.A(n11810), 
            .B(n10818), .C(n10817), .D(Current_Bit[2]), .Z(n11813));
    defparam n11810_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B))" *) LUT4 i5418_2_lut (.A(\SM_DAC_Out[0] ), .B(n2078), 
            .Z(n8200));
    defparam i5418_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A ((C+(D))+!B)+!A !(C+(D))))" *) LUT4 i5632_4_lut_4_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(\SM_Sample_Output[2] ), .D(\SM_Sample_Output[1] ), 
            .Z(n8426));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i5632_4_lut_4_lut.INIT = "0x5558";
    (* lut_function="(A (B (C)))" *) LUT4 i7600_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n109), .Z(n10959));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7600_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7608_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n117), .Z(n10945));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7608_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7609_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n118), .Z(n10943));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7609_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7610_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n119), .Z(n10941));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7610_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7611_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n120), .Z(n10939));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7611_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7612_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n121), .Z(n10937));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7612_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7613_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n122), .Z(n10935));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7613_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7614_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n123), .Z(n10933));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7614_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7615_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n124), .Z(n10931));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7615_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7616_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n125), .Z(n10929));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7616_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i4_4_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[3]), .C(Current_Bit[4]), .D(n6), .Z(n2078));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i4_4_lut.INIT = "0x2000";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i3 (.D(\Output_Data[20] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[3]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i3.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i6 (.D(\Output_Data[17] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[6]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i6.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i7 (.D(\Output_Data[16] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[7]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i7.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i8 (.D(\Output_Data[15] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[8]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i8.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i9 (.D(\Output_Data[14] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[9]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i9.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i10 (.D(\Output_Data[13] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[10]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i10.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i11 (.D(\Output_Data[12] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[11]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i11.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i12 (.D(\Output_Data[11] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[12]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i12.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i13 (.D(\Output_Data[10] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[13]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i13.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i14 (.D(\Output_Data[9] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[14]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i14.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i7617_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n126), .Z(n10927));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7617_2_lut_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i15 (.D(\Output_Data[8] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[15]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i15.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i16 (.D(\Output_Data[7] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[16]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i16.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i17 (.D(\Output_Data[6] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[17]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i17.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i18 (.D(\Output_Data[5] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[18]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i18.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i18.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i19 (.D(\Output_Data[4] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[19]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i19.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i20 (.D(\Output_Data[3] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[20]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i20.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i21 (.D(\Output_Data[2] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[21]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i21.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ r_Data_To_Send_i23_i22 (.D(\Output_Data[1] ), 
            .SP(n3649), .CK(Main_Clock), .SR(GND_net), .Q(r_Data_To_Send[22]));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam r_Data_To_Send_i23_i22.REGSET = "RESET";
    defparam r_Data_To_Send_i23_i22.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Current_Bit_1156__i0 (.D(n12), .SP(n6820), .CK(Main_Clock), 
            .SR(n7174), .Q(Current_Bit[0]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam Current_Bit_1156__i0.REGSET = "RESET";
    defparam Current_Bit_1156__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i7618_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n127), .Z(n10925));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7618_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7619_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n128), .Z(n10923));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7619_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i1_2_lut_3_lut_adj_471 (.A(\SM_DAC_Out[3] ), 
            .B(reset_n_c), .C(Clock_Counter), .Z(n6315));
    defparam i1_2_lut_3_lut_adj_471.INIT = "0x4040";
    (* lut_function="(A (B (C)))" *) LUT4 i7620_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n129), .Z(n10921));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7620_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i2_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(n4), .C(n5829), .D(n2694), .Z(o_Ready_N_1125));   /* synthesis lineinfo="@4(41[4],81[7])"*/
    defparam i2_4_lut.INIT = "0xc044";
    (* lut_function="(A (B (C)))" *) LUT4 i7649_3_lut_4_lut_3_lut (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send_adj_1), .C(Clock_Counter), .Z(n10862));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7649_3_lut_4_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7567_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n130), .Z(n10919));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7567_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7624_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n130_adj_3), .Z(n10879));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7624_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7601_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n129_adj_4), .Z(n10881));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7601_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7598_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n128_adj_5), .Z(n10883));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7598_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7597_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n127_adj_6), .Z(n10885));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7597_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7596_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n126_adj_7), .Z(n10887));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7596_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_472 (.A(Current_Bit[2]), 
            .B(Current_Bit[0]), .Z(n6));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i1_2_lut_adj_472.INIT = "0x8888";
    (* lut_function="(A+(B+!(C+(D))))" *) LUT4 i2_4_lut_adj_473 (.A(reset_n_N_195), 
            .B(DAC_Send_adj_1), .C(n3472), .D(n10022), .Z(n6609));
    defparam i2_4_lut_adj_473.INIT = "0xeeef";
    (* lut_function="(A (B (C)))" *) LUT4 i7595_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n125_adj_8), .Z(n10889));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7595_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7594_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n124_adj_9), .Z(n10891));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7594_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7593_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n123_adj_10), .Z(n10893));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7593_2_lut_3_lut.INIT = "0x8080";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ SM_DAC_Out_i3 (.D(n7188), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[3] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i3.REGSET = "RESET";
    defparam SM_DAC_Out_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 i7592_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n122_adj_11), .Z(n10895));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7592_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7591_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n121_adj_12), .Z(n10897));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7591_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7590_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n120_adj_13), .Z(n10899));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7590_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!((B)+!A))" *) LUT4 i994_2_lut (.A(\SM_DAC_Out[2] ), 
            .B(n2694), .Z(n3472));   /* synthesis lineinfo="@4(43[5],80[12])"*/
    defparam i994_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C)))" *) LUT4 i7589_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n119_adj_14), .Z(n10901));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7589_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7588_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n118_adj_15), .Z(n10903));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7588_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7587_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n117_adj_16), .Z(n10905));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7587_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="((B (C)+!B (C+!(D)))+!A)" *) LUT4 i1_4_lut (.A(Clock_Counter), 
            .B(n10455), .C(n22), .D(n10423), .Z(o_DAC_SCK_c));   /* synthesis lineinfo="@4(23[23],23[120])"*/
    defparam i1_4_lut.INIT = "0xf5f7";
    (* lut_function="(A (B (C)))" *) LUT4 i7579_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n116_adj_17), .Z(n10907));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7579_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7644_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n115_adj_18), .Z(n10962));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7644_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7526_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n114_adj_19), .Z(n10909));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7526_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7570_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n113_adj_20), .Z(n10911));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7570_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7569_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n112_adj_21), .Z(n10913));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7569_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7568_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n111_adj_22), .Z(n10915));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7568_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i7565_2_lut_3_lut (.A(DAC_Ready), 
            .B(DAC_Send), .C(n109_adj_23), .Z(n10917));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam i7565_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B+(C)))" *) LUT4 i7075_3_lut (.A(Current_Bit[2]), 
            .B(Current_Bit[1]), .C(Current_Bit[4]), .Z(n10455));
    defparam i7075_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i7043_2_lut (.A(Current_Bit[3]), .B(Current_Bit[0]), 
            .Z(n10423));
    defparam i7043_2_lut.INIT = "0xeeee";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut_adj_474 (.A(n2694), 
            .B(o_SPI_Data_N_1123), .C(\SM_DAC_Out[0] ), .Z(n9710));
    defparam i2_3_lut_adj_474.INIT = "0x0808";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 Current_Bit_4__I_0_i31_4_lut (.A(n15_adj_1207), 
            .B(n11813), .C(Current_Bit[4]), .D(Current_Bit[3]), .Z(o_SPI_Data_N_1123));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i31_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 Current_Bit_4__I_0_i15_4_lut (.A(n11825), 
            .B(n11819), .C(Current_Bit[3]), .D(Current_Bit[1]), .Z(n15_adj_1207));   /* synthesis lineinfo="@4(60[37],60[48])"*/
    defparam Current_Bit_4__I_0_i15_4_lut.INIT = "0xcac0";
    (* lut_function="(A+(B))" *) LUT4 i5104_2_lut (.A(\SM_DAC_Out[2] ), .B(\SM_DAC_Out[1] ), 
            .Z(n7885));
    defparam i5104_2_lut.INIT = "0xeeee";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ SM_DAC_Out_i1 (.D(n9777), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(\SM_DAC_Out[1] ));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam SM_DAC_Out_i1.REGSET = "RESET";
    defparam SM_DAC_Out_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ o_SPI_CS (.D(n3472), 
            .SP(n6796), .CK(Main_Clock), .SR(reset_n_N_195), .Q(o_DAC_CS_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_CS.REGSET = "SET";
    defparam o_SPI_CS.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7325_3_lut (.A(r_Data_To_Send[12]), 
            .B(r_Data_To_Send[13]), .C(Current_Bit[0]), .Z(n10820));
    defparam i7325_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7326_3_lut (.A(r_Data_To_Send[14]), 
            .B(r_Data_To_Send[15]), .C(Current_Bit[0]), .Z(n10821));
    defparam i7326_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ Clock_Counter_c (.D(n7198), 
            .SP(VCC_net), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Counter));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam Clock_Counter_c.REGSET = "RESET";
    defparam Clock_Counter_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7329_3_lut (.A(r_Data_To_Send[10]), 
            .B(r_Data_To_Send[11]), .C(Current_Bit[0]), .Z(n10824));
    defparam i7329_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7328_3_lut (.A(r_Data_To_Send[8]), 
            .B(r_Data_To_Send[9]), .C(Current_Bit[0]), .Z(n10823));
    defparam i7328_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i5844_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n8636));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5844_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i5841_2_lut_3_lut (.A(Current_Bit[1]), 
            .B(Current_Bit[0]), .C(Current_Bit[2]), .Z(n25[2]));   /* synthesis lineinfo="@4(61[23],61[41])"*/
    defparam i5841_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7331_3_lut (.A(r_Data_To_Send[20]), 
            .B(r_Data_To_Send[21]), .C(Current_Bit[0]), .Z(n10826));
    defparam i7331_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i7332_3_lut (.A(r_Data_To_Send[22]), 
            .B(r_Data_To_Send[23]), .C(Current_Bit[0]), .Z(n10827));
    defparam i7332_3_lut.INIT = "0xcaca";
    (* lut_function="((B+(C+!(D)))+!A)" *) LUT4 i7926_4_lut (.A(\SM_DAC_Out[2] ), 
            .B(\SM_DAC_Out[1] ), .C(\SM_DAC_Out[0] ), .D(n6315), .Z(n2045));   /* synthesis lineinfo="@4(26[3],82[6])"*/
    defparam i7926_4_lut.INIT = "0xfdff";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i2_3_lut_adj_475 (.A(\SM_DAC_Out[0] ), 
            .B(DAC_Send_adj_1), .C(n2694), .Z(n15));
    defparam i2_3_lut_adj_475.INIT = "0xdfdf";
    (* lse_init_val=0, LSE_LINE_FILE_ID=61, LSE_LCOL=14, LSE_RCOL=190, LSE_LLINE=21, LSE_RLINE=21 *) FD1P3XZ o_SPI_Data (.D(n9710), 
            .SP(n7269), .CK(Main_Clock), .SR(reset_n_N_195), .Q(o_DAC_MOSI_c));   /* synthesis lineinfo="@4(25[9],83[5])"*/
    defparam o_SPI_Data.REGSET = "RESET";
    defparam o_SPI_Data.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module Scale_Mult_U0
//

module Scale_Mult_U0 (input [10:0]\Scale_Initial[0] , input Scaler_Reset, 
            output [10:0]\Adder_Mult[0] , input Main_Clock, input [10:0]\Harmonic_Scale[0] , 
            input \Scaler_Start[0] , output \Scaler_Ready[0] , input GND_net, 
            input VCC_net);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [11:0]n67;
    
    wire cout;
    wire [10:0]o_Mult_10__N_825;
    
    wire n6611;
    wire [10:0]n1;
    wire [1:0]SM_Scale_Mult;   /* synthesis lineinfo="@9(18[12],18[25])"*/
    
    wire n9971, n7212, n8874, n12747, n8872, n12744, n8870, n12741, 
        n8868, n12738, n8866, n12735, n12732, GND_net_c, VCC_net_c;
    
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i3_4_lut (.A(n67[3]), 
            .B(\Scale_Initial[0] [2]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[2]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i3_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i2_4_lut (.A(n67[2]), 
            .B(\Scale_Initial[0] [1]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[1]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i2_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i10 (.D(o_Mult_10__N_825[10]), 
            .SP(n6611), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [10]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i10.REGSET = "RESET";
    defparam o_Mult_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i9 (.D(o_Mult_10__N_825[9]), 
            .SP(n6611), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [9]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i9.REGSET = "RESET";
    defparam o_Mult_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i8 (.D(o_Mult_10__N_825[8]), 
            .SP(n6611), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [8]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i8.REGSET = "RESET";
    defparam o_Mult_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i7 (.D(o_Mult_10__N_825[7]), 
            .SP(n6611), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [7]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i7.REGSET = "RESET";
    defparam o_Mult_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i6 (.D(o_Mult_10__N_825[6]), 
            .SP(n6611), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [6]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i6.REGSET = "RESET";
    defparam o_Mult_i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i11_1_lut (.A(\Harmonic_Scale[0] [10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i11_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i5 (.D(o_Mult_10__N_825[5]), 
            .SP(n6611), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [5]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i5.REGSET = "RESET";
    defparam o_Mult_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i4 (.D(o_Mult_10__N_825[4]), 
            .SP(n6611), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [4]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i4.REGSET = "RESET";
    defparam o_Mult_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i3 (.D(o_Mult_10__N_825[3]), 
            .SP(n6611), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [3]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i3.REGSET = "RESET";
    defparam o_Mult_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i2 (.D(o_Mult_10__N_825[2]), 
            .SP(n6611), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [2]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i2.REGSET = "RESET";
    defparam o_Mult_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i1 (.D(o_Mult_10__N_825[1]), 
            .SP(n6611), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i1.REGSET = "RESET";
    defparam o_Mult_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ SM_Scale_Mult__i1 (.D(n7212), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(SM_Scale_Mult[1]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam SM_Scale_Mult__i1.REGSET = "RESET";
    defparam SM_Scale_Mult__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i9_1_lut (.A(\Harmonic_Scale[0] [8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i10_1_lut (.A(\Harmonic_Scale[0] [9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i7_1_lut (.A(\Harmonic_Scale[0] [6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i8_1_lut (.A(\Harmonic_Scale[0] [7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B+!(C+!(D))))" *) LUT4 i1_3_lut_4_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[0] ), .D(\Scaler_Ready[0] ), 
            .Z(n9971));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i1_3_lut_4_lut.INIT = "0xefee";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i5_1_lut (.A(\Harmonic_Scale[0] [4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i4431_3_lut_3_lut (.A(SM_Scale_Mult[1]), 
            .B(Scaler_Reset), .C(\Scaler_Start[0] ), .Z(n7212));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam i4431_3_lut_3_lut.INIT = "0x1010";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i6_1_lut (.A(\Harmonic_Scale[0] [5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i3_1_lut (.A(\Harmonic_Scale[0] [2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i4_1_lut (.A(\Harmonic_Scale[0] [3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i1_1_lut (.A(\Harmonic_Scale[0] [0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_4_inv_0_i2_1_lut (.A(\Harmonic_Scale[0] [1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam sub_4_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i1_4_lut (.A(n67[1]), 
            .B(\Scale_Initial[0] [0]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[0]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i1_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(\Scaler_Start[0] ), 
            .B(Scaler_Reset), .C(SM_Scale_Mult[1]), .Z(n6611));
    defparam i1_3_lut.INIT = "0xcece";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i11_4_lut (.A(n67[11]), 
            .B(\Scale_Initial[0] [10]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[10]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i11_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i10_4_lut (.A(n67[10]), 
            .B(\Scale_Initial[0] [9]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[9]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i10_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i9_4_lut (.A(n67[9]), 
            .B(\Scale_Initial[0] [8]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[8]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i9_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i8_4_lut (.A(n67[8]), 
            .B(\Scale_Initial[0] [7]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[7]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i8_4_lut.INIT = "0xcac0";
    FA2 add_1745_12 (.A0(GND_net), .B0(\Adder_Mult[0] [10]), .C0(n1[10]), 
        .D0(n8874), .CI0(n8874), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n12747), .CI1(n12747), .CO0(n12747), .S0(n67[11]), .S1(cout));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1745_12.INIT0 = "0xc33c";
    defparam add_1745_12.INIT1 = "0xc33c";
    FA2 add_1745_10 (.A0(GND_net), .B0(\Adder_Mult[0] [8]), .C0(n1[8]), 
        .D0(n8872), .CI0(n8872), .A1(GND_net), .B1(\Adder_Mult[0] [9]), 
        .C1(n1[9]), .D1(n12744), .CI1(n12744), .CO0(n12744), .CO1(n8874), 
        .S0(n67[9]), .S1(n67[10]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1745_10.INIT0 = "0xc33c";
    defparam add_1745_10.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i7_4_lut (.A(n67[7]), 
            .B(\Scale_Initial[0] [6]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[6]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i7_4_lut.INIT = "0xcac0";
    FA2 add_1745_8 (.A0(GND_net), .B0(\Adder_Mult[0] [6]), .C0(n1[6]), 
        .D0(n8870), .CI0(n8870), .A1(GND_net), .B1(\Adder_Mult[0] [7]), 
        .C1(n1[7]), .D1(n12741), .CI1(n12741), .CO0(n12741), .CO1(n8872), 
        .S0(n67[7]), .S1(n67[8]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1745_8.INIT0 = "0xc33c";
    defparam add_1745_8.INIT1 = "0xc33c";
    FA2 add_1745_6 (.A0(GND_net), .B0(\Adder_Mult[0] [4]), .C0(n1[4]), 
        .D0(n8868), .CI0(n8868), .A1(GND_net), .B1(\Adder_Mult[0] [5]), 
        .C1(n1[5]), .D1(n12738), .CI1(n12738), .CO0(n12738), .CO1(n8870), 
        .S0(n67[5]), .S1(n67[6]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1745_6.INIT0 = "0xc33c";
    defparam add_1745_6.INIT1 = "0xc33c";
    FA2 add_1745_4 (.A0(GND_net), .B0(\Adder_Mult[0] [2]), .C0(n1[2]), 
        .D0(n8866), .CI0(n8866), .A1(GND_net), .B1(\Adder_Mult[0] [3]), 
        .C1(n1[3]), .D1(n12735), .CI1(n12735), .CO0(n12735), .CO1(n8868), 
        .S0(n67[3]), .S1(n67[4]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1745_4.INIT0 = "0xc33c";
    defparam add_1745_4.INIT1 = "0xc33c";
    FA2 add_1745_2 (.A0(GND_net), .B0(\Adder_Mult[0] [0]), .C0(n1[0]), 
        .D0(VCC_net), .A1(GND_net), .B1(\Adder_Mult[0] [1]), .C1(n1[1]), 
        .D1(n12732), .CI1(n12732), .CO0(n12732), .CO1(n8866), .S0(n67[1]), 
        .S1(n67[2]));   /* synthesis lineinfo="@9(41[18],41[34])"*/
    defparam add_1745_2.INIT0 = "0xc33c";
    defparam add_1745_2.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i6_4_lut (.A(n67[6]), 
            .B(\Scale_Initial[0] [5]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[5]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i6_4_lut.INIT = "0xcac0";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_Ready (.D(n9971), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(GND_net_c), .Q(\Scaler_Ready[0] ));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_Ready.REGSET = "RESET";
    defparam o_Mult_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i5_4_lut (.A(n67[5]), 
            .B(\Scale_Initial[0] [4]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[4]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i5_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 o_Mult_10__I_0_i4_4_lut (.A(n67[4]), 
            .B(\Scale_Initial[0] [3]), .C(Scaler_Reset), .D(cout), .Z(o_Mult_10__N_825[3]));   /* synthesis lineinfo="@9(29[3],54[6])"*/
    defparam o_Mult_10__I_0_i4_4_lut.INIT = "0xcac0";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=100, LSE_RLINE=108 *) FD1P3XZ o_Mult_i0 (.D(o_Mult_10__N_825[0]), 
            .SP(n6611), .CK(Main_Clock), .SR(GND_net_c), .Q(\Adder_Mult[0] [0]));   /* synthesis lineinfo="@9(28[9],55[5])"*/
    defparam o_Mult_i0.REGSET = "RESET";
    defparam o_Mult_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=11) 
//

module \Adder(DIVISOR_BITS=11)  (output \Adder_Total[1][1] , input Main_Clock, 
            input Adder_Clear, input reset_n_c, input \SM_Adder[0] , input [1:0]Adder_Start, 
            output n3645, output \Adder_Total[1][5] , output \Adder_Total[1][6] , 
            output \Adder_Total[1][7] , output \Adder_Total[1][8] , output \Adder_Total[1][9] , 
            input GND_net, output \Adder_Total[1][11] , output _54, output \Adder_Total[1][12] , 
            output _53, output \Adder_Total[1][10] , output _56, output _55, 
            output n3647, output \Adder_Total[1][13] , output \Adder_Total[1][14] , 
            output \Adder_Total[1][15] , output \Adder_Total[1][16] , output \Adder_Total[1][17] , 
            output \Adder_Total[1][18] , output \Adder_Total[1][0] , output \Adder_Total[1][4] , 
            output _58, output _57, output _60, output _59, output \Adder_Total[1][3] , 
            output _62, output _61, output _64, output \Adder_Total[1][2] , 
            output _63, output \Adder_Total[1][19] , output _65, output \Adder_Total[1][20] , 
            input [10:0]\Adder_Mult[1] , input [15:0]Sample_Value, output n23, 
            output n22, output n21, output n20, output n19, output n18, 
            output n17, output n16, output n15, output n14, output n13, 
            output n12, output n11, output n10, output n9, output n8, 
            output n7, output n6, output n5, output n4, output n3, 
            input n7235, output _34, input n7234, output _46, input n7233, 
            output _47, input n7232, output _48, input n7231, output _49, 
            input n7230, output _50, input n7229, output _51, input n7228, 
            output _52, input n7227, input n7226, input n7225, input n7224, 
            input n7223, input n7222, input n7221, input n7220, input n7219, 
            input n7218, input n7217, input n7213, input n7208, output \Adder_Total[1][21] , 
            output \Adder_Total[1][22] , output \Adder_Total[1][23] , output \Adder_Total[1][24] );
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n6981, n3683;
    wire [31:0]n167;
    
    wire n7163, n7161, n6985, n7169, n7167, n7165, n8757, n12771, 
        n8759, n7159, n8755, n12756, n7157;
    wire [1:0]SM_Adder;   /* synthesis lineinfo="@3(20[12],20[20])"*/
    
    wire n7155, n7153;
    wire [1:0]n8_c;
    
    wire n7151, n7149, n7147, n7143, n7139, n7141, n6965, n6987, 
        n7134, n8753, n12750, n8751, n12723, n8749, n12720, n8747, 
        n12684, n12681, n7136, n7132, n7130, n7128, n6983, n8769, 
        n13017, n8767, n13014, n8765, n12810, n8763, n12789, n8761, 
        n12786, n12780, VCC_net, GND_net_c;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i5 (.D(n7169), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][5] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5342_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n7163));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5342_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5341_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n7161));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5341_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut (.A(reset_n_c), 
            .B(Adder_Clear), .C(\SM_Adder[0] ), .D(Adder_Start[0]), .Z(n3645));
    defparam i2_3_lut_4_lut.INIT = "0x0200";
    (* lut_function="(A (B))" *) LUT4 i5188_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n6985));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5188_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i6 (.D(n7167), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][6] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i7 (.D(n7165), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][7] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i8 (.D(n7163), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][8] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i9 (.D(n7161), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][9] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i10 (.D(n7159), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][10] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[1][11] ), .C0(_54), 
        .D0(n8757), .CI0(n8757), .A1(GND_net), .B1(\Adder_Total[1][12] ), 
        .C1(_53), .D1(n12771), .CI1(n12771), .CO0(n12771), .CO1(n8759), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i11 (.D(n7157), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][11] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[1][9] ), .C0(_56), 
        .D0(n8755), .CI0(n8755), .A1(GND_net), .B1(\Adder_Total[1][10] ), 
        .C1(_55), .D1(n12756), .CI1(n12756), .CO0(n12756), .CO1(n8757), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5340_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n7159));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5340_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i12 (.D(n7155), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][12] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i2_3_lut_4_lut_adj_464 (.A(reset_n_c), 
            .B(Adder_Clear), .C(SM_Adder[0]), .D(Adder_Start[1]), .Z(n3647));
    defparam i2_3_lut_4_lut_adj_464.INIT = "0x0200";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i13 (.D(n7153), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][13] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(SM_Adder[0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i14 (.D(n7151), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][14] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i15 (.D(n7149), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][15] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i16 (.D(n7147), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][16] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i17 (.D(n7143), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][17] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i18 (.D(n7141), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][18] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5324_2_lut (.A(n167[19]), .B(reset_n_c), 
            .Z(n7139));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5324_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i0 (.D(n6965), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][0] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i4 (.D(n6987), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][4] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i3 (.D(n6985), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][3] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5321_2_lut (.A(n167[21]), .B(reset_n_c), 
            .Z(n7134));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5321_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[1][7] ), .C0(_58), 
        .D0(n8753), .CI0(n8753), .A1(GND_net), .B1(\Adder_Total[1][8] ), 
        .C1(_57), .D1(n12750), .CI1(n12750), .CO0(n12750), .CO1(n8755), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5333_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n7151));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5333_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B))" *) LUT4 i1196_2_lut_2_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .Z(n3683));
    defparam i1196_2_lut_2_lut.INIT = "0xbbbb";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[1][5] ), .C0(_60), 
        .D0(n8751), .CI0(n8751), .A1(GND_net), .B1(\Adder_Total[1][6] ), 
        .C1(_59), .D1(n12723), .CI1(n12723), .CO0(n12723), .CO1(n8753), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[1][3] ), .C0(_62), 
        .D0(n8749), .CI0(n8749), .A1(GND_net), .B1(\Adder_Total[1][4] ), 
        .C1(_61), .D1(n12720), .CI1(n12720), .CO0(n12720), .CO1(n8751), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[1][1] ), .C0(_64), 
        .D0(n8747), .CI0(n8747), .A1(GND_net), .B1(\Adder_Total[1][2] ), 
        .C1(_63), .D1(n12684), .CI1(n12684), .CO0(n12684), .CO1(n8749), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i19 (.D(n7139), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][19] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i19.REGSET = "RESET";
    defparam o_Accumulator__i19.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i5176_3_lut_3_lut (.A(SM_Adder[0]), 
            .B(reset_n_c), .C(Adder_Start[1]), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5176_3_lut_3_lut.INIT = "0x4040";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i20 (.D(n7136), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][20] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i20.REGSET = "RESET";
    defparam o_Accumulator__i20.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5332_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n7149));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5332_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5330_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n7147));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5330_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[1][0] ), .C1(_65), .D1(n12681), .CI1(n12681), 
        .CO0(n12681), .CO1(n8747), .S1(n167[0]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5186_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n6981));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5186_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res4__i21 (.D(n7235), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_34));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i21.REGSET = "RESET";
    defparam Working_Total_res2_res4__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5347_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n7169));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5347_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5345_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n7167));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5345_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5320_2_lut (.A(n167[22]), .B(reset_n_c), 
            .Z(n7132));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5320_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5338_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n7157));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5338_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5343_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n7165));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5343_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5327_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n7143));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5327_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5326_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n7141));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5326_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5146_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n6965));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5146_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5189_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n6987));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5189_2_lut.INIT = "0x8888";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(\Adder_Mult[1] [10]), .A9(\Adder_Mult[1] [9]), 
          .A8(\Adder_Mult[1] [8]), .A7(\Adder_Mult[1] [7]), .A6(\Adder_Mult[1] [6]), 
          .A5(\Adder_Mult[1] [5]), .A4(\Adder_Mult[1] [4]), .A3(\Adder_Mult[1] [3]), 
          .A2(\Adder_Mult[1] [2]), .A1(\Adder_Mult[1] [1]), .A0(\Adder_Mult[1] [0]), 
          .B15(Sample_Value[15]), .B14(Sample_Value[14]), .B13(Sample_Value[13]), 
          .B12(Sample_Value[12]), .B11(Sample_Value[11]), .B10(Sample_Value[10]), 
          .B9(Sample_Value[9]), .B8(Sample_Value[8]), .B7(Sample_Value[7]), 
          .B6(Sample_Value[6]), .B5(Sample_Value[5]), .B4(Sample_Value[4]), 
          .B3(Sample_Value[3]), .B2(Sample_Value[2]), .B1(Sample_Value[1]), 
          .B0(Sample_Value[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
          .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
          .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
          .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O31(n3), .O30(n4), .O29(n5), .O28(n6), 
          .O27(n7), .O26(n8), .O25(n9), .O24(n10), .O23(n11), .O22(n12), 
          .O21(n13), .O20(n14), .O19(n15), .O18(n16), .O17(n17), .O16(n18), 
          .O15(n19), .O14(n20), .O13(n21), .O12(n22), .O11(n23));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    FD1P3XZ Working_Total_res2_res4__i20 (.D(n7234), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_46));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i20.REGSET = "RESET";
    defparam Working_Total_res2_res4__i20.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i19 (.D(n7233), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_47));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i19.REGSET = "RESET";
    defparam Working_Total_res2_res4__i19.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i18 (.D(n7232), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_48));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i18.REGSET = "RESET";
    defparam Working_Total_res2_res4__i18.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5319_2_lut (.A(n167[23]), .B(reset_n_c), 
            .Z(n7130));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5319_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5317_2_lut (.A(n167[24]), .B(reset_n_c), 
            .Z(n7128));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5317_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res4__i17 (.D(n7231), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_49));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i17.REGSET = "RESET";
    defparam Working_Total_res2_res4__i17.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5323_2_lut (.A(n167[20]), .B(reset_n_c), 
            .Z(n7136));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5323_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res4__i16 (.D(n7230), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_50));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i16.REGSET = "RESET";
    defparam Working_Total_res2_res4__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i15 (.D(n7229), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_51));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i15.REGSET = "RESET";
    defparam Working_Total_res2_res4__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i14 (.D(n7228), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_52));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i14.REGSET = "RESET";
    defparam Working_Total_res2_res4__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i13 (.D(n7227), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_53));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i13.REGSET = "RESET";
    defparam Working_Total_res2_res4__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i12 (.D(n7226), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_54));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i12.REGSET = "RESET";
    defparam Working_Total_res2_res4__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i11 (.D(n7225), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_55));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i11.REGSET = "RESET";
    defparam Working_Total_res2_res4__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i10 (.D(n7224), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_56));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i10.REGSET = "RESET";
    defparam Working_Total_res2_res4__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i9 (.D(n7223), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_57));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i9.REGSET = "RESET";
    defparam Working_Total_res2_res4__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i8 (.D(n7222), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_58));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i8.REGSET = "RESET";
    defparam Working_Total_res2_res4__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i7 (.D(n7221), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_59));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i7.REGSET = "RESET";
    defparam Working_Total_res2_res4__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i6 (.D(n7220), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_60));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i6.REGSET = "RESET";
    defparam Working_Total_res2_res4__i6.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5335_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n7153));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5335_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res2_res4__i5 (.D(n7219), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_61));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i5.REGSET = "RESET";
    defparam Working_Total_res2_res4__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i4 (.D(n7218), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_62));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i4.REGSET = "RESET";
    defparam Working_Total_res2_res4__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i3 (.D(n7217), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_63));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i3.REGSET = "RESET";
    defparam Working_Total_res2_res4__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i2 (.D(n7213), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_64));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i2.REGSET = "RESET";
    defparam Working_Total_res2_res4__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res2_res4__i1 (.D(n7208), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_65));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res2_res4__i1.REGSET = "RESET";
    defparam Working_Total_res2_res4__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i21 (.D(n7134), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][21] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i21.REGSET = "RESET";
    defparam o_Accumulator__i21.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i22 (.D(n7132), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][22] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i22.REGSET = "RESET";
    defparam o_Accumulator__i22.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i23 (.D(n7130), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][23] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i23.REGSET = "RESET";
    defparam o_Accumulator__i23.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5336_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n7155));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5336_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i24 (.D(n7128), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][24] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i24.REGSET = "RESET";
    defparam o_Accumulator__i24.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i2 (.D(n6983), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][2] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5187_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n6983));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5187_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_25 (.A0(GND_net), .B0(\Adder_Total[1][23] ), .C0(_34), 
        .D0(n8769), .CI0(n8769), .A1(GND_net), .B1(\Adder_Total[1][24] ), 
        .C1(_34), .D1(n13017), .CI1(n13017), .CO0(n13017), .S0(n167[23]), 
        .S1(n167[24]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_25.INIT0 = "0xc33c";
    defparam add_7_add_5_25.INIT1 = "0xc33c";
    FA2 add_7_add_5_23 (.A0(GND_net), .B0(\Adder_Total[1][21] ), .C0(_34), 
        .D0(n8767), .CI0(n8767), .A1(GND_net), .B1(\Adder_Total[1][22] ), 
        .C1(_34), .D1(n13014), .CI1(n13014), .CO0(n13014), .CO1(n8769), 
        .S0(n167[21]), .S1(n167[22]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_23.INIT0 = "0xc33c";
    defparam add_7_add_5_23.INIT1 = "0xc33c";
    FA2 add_7_add_5_21 (.A0(GND_net), .B0(\Adder_Total[1][19] ), .C0(_46), 
        .D0(n8765), .CI0(n8765), .A1(GND_net), .B1(\Adder_Total[1][20] ), 
        .C1(_34), .D1(n12810), .CI1(n12810), .CO0(n12810), .CO1(n8767), 
        .S0(n167[19]), .S1(n167[20]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_21.INIT0 = "0xc33c";
    defparam add_7_add_5_21.INIT1 = "0xc33c";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[1][17] ), .C0(_48), 
        .D0(n8763), .CI0(n8763), .A1(GND_net), .B1(\Adder_Total[1][18] ), 
        .C1(_47), .D1(n12789), .CI1(n12789), .CO0(n12789), .CO1(n8765), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[1][15] ), .C0(_50), 
        .D0(n8761), .CI0(n8761), .A1(GND_net), .B1(\Adder_Total[1][16] ), 
        .C1(_49), .D1(n12786), .CI1(n12786), .CO0(n12786), .CO1(n8763), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[1][13] ), .C0(_52), 
        .D0(n8759), .CI0(n8759), .A1(GND_net), .B1(\Adder_Total[1][14] ), 
        .C1(_51), .D1(n12780), .CI1(n12780), .CO0(n12780), .CO1(n8761), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i1 (.D(n6981), 
            .SP(n3683), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[1][1] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module ADC_SPI_In
//

module ADC_SPI_In (output \ADC_Data[1][6] , output n6639, output n6980, 
            output \Receive_Byte[0] , output SM_ADC_In, output \ADC_Data[1][7] , 
            output [15:0]\ADC_Data[0] , input reset_n_c, input Main_Clock, 
            output CS_Stable, input i_ADC_Clock_c, output \ADC_Data[1][8] , 
            output \ADC_Data[1][9] , output \ADC_Data[1][10] , output \ADC_Data[2][0] , 
            input i_ADC_Data_c, output \ADC_Data[2][1] , output \ADC_Data[2][2] , 
            output \ADC_Data[2][3] , output \ADC_Data[2][4] , output \ADC_Data[2][5] , 
            input i_ADC_CS, output \ADC_Data[2][6] , output \ADC_Data[2][7] , 
            output \ADC_Data[2][8] , output \ADC_Data[2][9] , output \ADC_Data[2][10] , 
            output \ADC_Data[3][0] , output \ADC_Data[3][1] , output \ADC_Data[3][2] , 
            output \ADC_Data[3][3] , output \ADC_Data[3][4] , output \ADC_Data[3][5] , 
            output \ADC_Data[3][6] , output \ADC_Data[3][7] , output \ADC_Data[3][8] , 
            output \ADC_Data[3][9] , output \ADC_Data[3][10] , output \ADC_Data[4][0] , 
            output \ADC_Data[4][1] , output \ADC_Data[4][2] , output \ADC_Data[4][3] , 
            output \ADC_Data[4][4] , output \ADC_Data[4][5] , output \ADC_Data[4][6] , 
            output \ADC_Data[4][7] , output \ADC_Data[4][8] , output \ADC_Data[4][9] , 
            output \ADC_Data[4][10] , output [15:0]\ADC_Data[5] , output \ADC_Data[6][0] , 
            output \ADC_Data[6][1] , output \ADC_Data[6][2] , output \ADC_Data[6][3] , 
            output \ADC_Data[6][4] , output \ADC_Data[6][5] , output \ADC_Data[6][6] , 
            output \ADC_Data[1][5] , output \ADC_Data[1][4] , output \ADC_Data[6][7] , 
            output \ADC_Data[1][3] , output \ADC_Data[1][2] , output \ADC_Data[1][1] , 
            output \ADC_Data[1][0] , input n7180, output ADC_Data_Received, 
            input n7207, output n8153, input reset_n_N_195);
    
    (* is_clock=1 *) wire Clock_Stable;   /* synthesis lineinfo="@2(32[6],32[18])"*/
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    (* is_clock=1 *) wire ADC_Data_Received;   /* synthesis lineinfo="@11(49[7],49[24])"*/
    
    wire Data_State, n6480;
    wire [3:0]n441;
    wire [3:0]Receive_Byte;   /* synthesis lineinfo="@2(23[12],23[24])"*/
    wire [3:0]Receive_Bit;   /* synthesis lineinfo="@2(22[12],22[23])"*/
    
    wire n10;
    wire [2:0]Count_Stable;   /* synthesis lineinfo="@2(36[12],36[24])"*/
    wire [2:0]n17;
    
    wire n7, o_Data_Received_N_663, n2, n7894, n11, n6331, n9, 
        n6482, n9_adj_1170, n6483, n6479, n6451, n12, n6436, n6445, 
        n6494, n6464, n6473, n7172;
    wire [3:0]n434;
    
    wire n11_adj_1171, n6502, n6503, n1, n3670, n7866, n9_adj_1172, 
        n6504, Clock_State, CS_Stable_N_682, CS_State_N_672, n8209, 
        n9_adj_1173, n6506, n6450, n6455, n12_adj_1174, n6524, n6443, 
        n6471, n4666, n6452, n6993, n9_adj_1175, n6505, n6523, 
        n6496, n12_adj_1176, n6522, n6521, n6493, n6497, n6461, 
        n6481, n6498, n6437, n6500, n6456, n6453, n6466, n6439, 
        n6472, n6444, n6520, n6459, n6474, n12_adj_1177, n6460, 
        n6512, n6511, i_ADC_CS_c, CS_State, n6438, n12_adj_1178, 
        n6510, n6509, n6508, n6465, n12_adj_1179, n6488, n6441, 
        n6469, n6487, n6486, n6518, n6517, n6516, n6515, n6499, 
        n6446, n6514, n6475, n6485, n12_adj_1180, n6457, n6442, 
        n6470, n4656, n4664, n6458, n6462, n6448, n6476, n6463, 
        n6449, n6477, n6526, n6527, n6528, n6529, n6530, n6490, 
        n8164, n6447, n5156, n10027, n6468, n6491, n6467, n10437, 
        n10443, n6454, n6440, n6492, GND_net, VCC_net;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i1 (.D(n441[1]), 
            .SP(n6639), .CK(Clock_Stable), .SR(n6980), .Q(Receive_Byte[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i1.REGSET = "RESET";
    defparam Receive_Byte_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i2 (.D(n441[2]), 
            .SP(n6639), .CK(Clock_Stable), .SR(n6980), .Q(Receive_Byte[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i2.REGSET = "RESET";
    defparam Receive_Byte_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i3 (.D(n441[3]), 
            .SP(n6639), .CK(Clock_Stable), .SR(n6980), .Q(Receive_Byte[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i3.REGSET = "RESET";
    defparam Receive_Byte_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B)+!A)" *) LUT4 equal_1095_i10_2_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .Z(n10));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1095_i10_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A))" *) LUT4 i5810_1_lut (.A(Count_Stable[0]), .Z(n17[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i5810_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i24  (.D(Data_State), 
            .SP(n6479), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i24 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i24 .SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+!(C))+!A)" *) LUT4 i7931_2_lut_3_lut (.A(SM_ADC_In), 
            .B(n7), .C(o_Data_Received_N_663), .Z(n2));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7931_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8134_2_lut_4_lut (.A(n7894), 
            .B(n11), .C(n6331), .D(n9), .Z(n6482));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8134_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8137_2_lut_4_lut (.A(n7894), 
            .B(n11), .C(n6331), .D(n9_adj_1170), .Z(n6483));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8137_2_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i1  (.D(Data_State), 
            .SP(n6451), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i1 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i1 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_1154__i2 (.D(n17[2]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7172), .Q(Count_Stable[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_1154__i2.REGSET = "RESET";
    defparam Count_Stable_1154__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i8044_2_lut (.A(n12), .B(n6436), 
            .Z(n6445));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8044_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8185_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1170), .D(n6331), .Z(n6494));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8185_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))" *) LUT4 i8041_2_lut (.A(n12), .B(n6464), 
            .Z(n6473));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8041_2_lut.INIT = "0x1111";
    FD1P3XZ Count_Stable_1154__i1 (.D(n17[1]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7172), .Q(Count_Stable[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_1154__i1.REGSET = "RESET";
    defparam Count_Stable_1154__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i25  (.D(Data_State), 
            .SP(n6452), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i25 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i25 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1292_2_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .Z(n434[1]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1292_2_lut.INIT = "0x6666";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8071_2_lut_3_lut_4_lut (.A(n7894), 
            .B(n11_adj_1171), .C(n9_adj_1170), .D(n6331), .Z(n6502));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8071_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8068_2_lut_3_lut_4_lut (.A(n7894), 
            .B(n11_adj_1171), .C(n9), .D(n6331), .Z(n6503));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8068_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A))" *) LUT4 i5450_1_lut (.A(Receive_Bit[0]), .Z(n1));
    defparam i5450_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 i1189_1_lut (.A(CS_Stable), .Z(n3670));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1189_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+(B)))" *) LUT4 i7907_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n7866));
    defparam i7907_2_lut.INIT = "0x1111";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8065_2_lut_3_lut_4_lut (.A(n7894), 
            .B(n11_adj_1171), .C(n9_adj_1172), .D(n6331), .Z(n6504));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8065_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(A ((C+(D))+!B)+!A (B+(C+(D))))" *) LUT4 i2_3_lut_4_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(CS_Stable_N_682), .D(CS_State_N_672), 
            .Z(n8209));   /* synthesis lineinfo="@2(52[8],52[34])"*/
    defparam i2_3_lut_4_lut.INIT = "0xfff6";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8059_2_lut_3_lut_4_lut (.A(n7894), 
            .B(n11_adj_1171), .C(n9_adj_1173), .D(n6331), .Z(n6506));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8059_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i8080_2_lut_3_lut (.A(n7894), 
            .B(n11_adj_1171), .C(n6450), .Z(n6455));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8080_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7969_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1174), .D(n9_adj_1173), .Z(n6524));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7969_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i8077_2_lut_3_lut (.A(n7894), 
            .B(n11_adj_1171), .C(n6436), .Z(n6443));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8077_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i8074_2_lut_3_lut (.A(n7894), 
            .B(n11_adj_1171), .C(n6464), .Z(n6471));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8074_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1911_2_lut_3_lut (.A(i_ADC_Clock_c), 
            .B(Clock_State), .C(reset_n_c), .Z(n4666));   /* synthesis lineinfo="@2(52[8],52[34])"*/
    defparam i1911_2_lut_3_lut.INIT = "0x6060";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i1 (.D(n434[1]), 
            .SP(n3670), .CK(Clock_Stable), .SR(n6993), .Q(Receive_Bit[1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i1.REGSET = "RESET";
    defparam Receive_Bit_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B ((D)+!C)+!B !(C))))" *) LUT4 i7936_4_lut (.A(CS_Stable), 
            .B(n7), .C(SM_ADC_In), .D(o_Data_Received_N_663), .Z(n6993));
    defparam i7936_4_lut.INIT = "0x4505";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8062_2_lut_3_lut_4_lut (.A(n7894), 
            .B(n11_adj_1171), .C(n9_adj_1175), .D(n6331), .Z(n6505));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8062_2_lut_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7972_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1174), .D(n9_adj_1175), .Z(n6523));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7972_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8104_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1171), .C(n9_adj_1170), .D(n6331), .Z(n6496));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8104_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 equal_1147_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1176));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1147_i12_2_lut_3_lut_4_lut.INIT = "0xffef";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7975_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1174), .D(n9_adj_1172), .Z(n6522));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7975_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7978_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1174), .D(n9), .Z(n6521));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7978_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="((B+!(C))+!A)" *) LUT4 equal_1069_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1069_i9_2_lut_3_lut.INIT = "0xdfdf";
    (* lut_function="((B+(C))+!A)" *) LUT4 equal_1078_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1172));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1078_i9_2_lut_3_lut.INIT = "0xfdfd";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8182_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9), .D(n6331), .Z(n6493));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8182_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8101_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1171), .C(n9), .D(n6331), .Z(n6497));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8101_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))" *) LUT4 i8023_2_lut (.A(n12_adj_1176), .B(n6450), 
            .Z(n6461));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8023_2_lut.INIT = "0x1111";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8131_2_lut_4_lut (.A(n7894), 
            .B(n11), .C(n6331), .D(n9_adj_1172), .Z(n6481));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8131_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i5819_3_lut (.A(Count_Stable[2]), 
            .B(Count_Stable[1]), .C(Count_Stable[0]), .Z(n17[2]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i5819_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8098_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1171), .C(n9_adj_1172), .D(n6331), .Z(n6498));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8098_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))" *) LUT4 i8020_2_lut (.A(n12_adj_1176), .B(n6436), 
            .Z(n6437));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8020_2_lut.INIT = "0x1111";
    (* lut_function="(A (B))" *) LUT4 i4391_2_lut (.A(reset_n_c), .B(n8209), 
            .Z(n7172));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i4391_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+(C)))" *) LUT4 equal_1093_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1173));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1093_i9_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+!(C)))" *) LUT4 equal_1087_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1175));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1087_i9_2_lut_3_lut.INIT = "0xefef";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8092_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1171), .C(n9_adj_1173), .D(n6331), .Z(n6500));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8092_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8113_2_lut_3_lut (.A(n10), .B(n11_adj_1171), 
            .C(n6450), .Z(n6456));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8113_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i8146_2_lut_3_lut (.A(n7894), 
            .B(n11), .C(n6450), .Z(n6453));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8146_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i8140_2_lut_3_lut (.A(n7894), 
            .B(n11), .C(n6464), .Z(n6466));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8140_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i8143_2_lut_3_lut (.A(n7894), 
            .B(n11), .C(n6436), .Z(n6439));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8143_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8050_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n6464), .D(n11_adj_1171), .Z(n6472));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8050_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8053_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n6436), .D(n11_adj_1171), .Z(n6444));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8053_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i2 (.D(n434[2]), 
            .SP(n3670), .CK(Clock_Stable), .SR(n6993), .Q(Receive_Bit[2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i2.REGSET = "RESET";
    defparam Receive_Bit_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i26  (.D(Data_State), 
            .SP(n6438), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i26 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i26 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 equal_1097_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[1]), 
            .Z(n12_adj_1174));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1097_i12_2_lut_3_lut_4_lut.INIT = "0xffbf";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8128_2_lut_4_lut (.A(n7894), 
            .B(n11), .C(n6331), .D(n9_adj_1175), .Z(n6480));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8128_2_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7981_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1174), .D(n9_adj_1170), .Z(n6520));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7981_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8056_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(n6450), .D(n11_adj_1171), .Z(n6459));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8056_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B)))" *) LUT4 i8017_2_lut (.A(n12_adj_1176), .B(n6464), 
            .Z(n6474));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8017_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i8014_2_lut (.A(n12_adj_1177), .B(n6450), 
            .Z(n6460));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8014_2_lut.INIT = "0x1111";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i2_3_lut_4_lut_adj_460 (.A(Receive_Byte[3]), 
            .B(Receive_Byte[2]), .C(Receive_Byte[1]), .D(\Receive_Byte[0] ), 
            .Z(n7));   /* synthesis lineinfo="@2(98[12],98[44])"*/
    defparam i2_3_lut_4_lut_adj_460.INIT = "0xffbf";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8026_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1173), .Z(n6512));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8026_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8029_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1175), .Z(n6511));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8029_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_CS_I_0_2_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .Z(CS_State_N_672));   /* synthesis lineinfo="@2(58[8],58[28])"*/
    defparam i_SPI_CS_I_0_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i27  (.D(Data_State), 
            .SP(n6465), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i27 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i27 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i8122_2_lut (.A(n12_adj_1178), .B(n6450), 
            .Z(n6452));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8122_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8032_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1172), .Z(n6510));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8032_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8035_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9), .Z(n6509));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8035_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8038_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12), .D(n9_adj_1170), .Z(n6508));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8038_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i33  (.D(Data_State), 
            .SP(n6456), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i33 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i33 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i34  (.D(Data_State), 
            .SP(n6441), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i34 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i34 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8161_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1179), .D(n9_adj_1170), .Z(n6488));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8161_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B)))" *) LUT4 i8119_2_lut (.A(n12_adj_1178), .B(n6436), 
            .Z(n6438));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8119_2_lut.INIT = "0x1111";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut (.A(CS_Stable), .B(SM_ADC_In), 
            .Z(n6331));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i1_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8110_2_lut_3_lut (.A(n10), .B(n11_adj_1171), 
            .C(n6436), .Z(n6441));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8110_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(A (B))" *) LUT4 i5113_2_lut (.A(Receive_Bit[3]), .B(\Receive_Byte[0] ), 
            .Z(n7894));
    defparam i5113_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i_SPI_Data_I_0_2_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .Z(CS_Stable_N_682));   /* synthesis lineinfo="@2(55[8],55[32])"*/
    defparam i_SPI_Data_I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i5812_2_lut (.A(Count_Stable[1]), 
            .B(Count_Stable[0]), .Z(n17[1]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam i5812_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8107_2_lut_3_lut (.A(n10), .B(n11_adj_1171), 
            .C(n6464), .Z(n6469));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8107_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(A+(B))" *) LUT4 equal_1116_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1116_i11_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8158_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1179), .D(n9), .Z(n6487));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8158_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 equal_1150_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1178));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1150_i12_2_lut_3_lut_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8155_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1179), .D(n9_adj_1172), .Z(n6486));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8155_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i3 (.D(n434[3]), 
            .SP(n3670), .CK(Clock_Stable), .SR(n6993), .Q(Receive_Bit[3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i3.REGSET = "RESET";
    defparam Receive_Bit_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7993_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1177), .D(n9_adj_1173), .Z(n6518));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7993_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7996_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1177), .D(n9_adj_1175), .Z(n6517));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7996_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7999_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1177), .D(n9_adj_1172), .Z(n6516));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7999_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8002_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1177), .D(n9), .Z(n6515));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8002_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B)))" *) LUT4 i8116_2_lut (.A(n12_adj_1178), .B(n6464), 
            .Z(n6465));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8116_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8095_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11_adj_1171), .C(n9_adj_1175), .D(n6331), .Z(n6499));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8095_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))" *) LUT4 i8011_2_lut (.A(n12_adj_1177), .B(n6436), 
            .Z(n6446));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8011_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8005_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1177), .D(n9_adj_1170), .Z(n6514));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8005_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i35  (.D(Data_State), 
            .SP(n6469), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i35 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i35 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i8008_2_lut (.A(n12_adj_1177), .B(n6464), 
            .Z(n6475));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8008_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i36  (.D(Data_State), 
            .SP(n6496), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i36 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i36 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i37  (.D(Data_State), 
            .SP(n6497), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i37 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i37 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i8152_2_lut_3_lut_4_lut (.A(CS_Stable), 
            .B(SM_ADC_In), .C(n12_adj_1179), .D(n9_adj_1175), .Z(n6485));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8152_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i38  (.D(Data_State), 
            .SP(n6498), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i38 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i38 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+((C)+!B))" *) LUT4 equal_1065_i9_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .Z(n9_adj_1170));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1065_i9_2_lut_3_lut.INIT = "0xfbfb";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_1130_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1179));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1130_i12_2_lut_3_lut_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i39  (.D(Data_State), 
            .SP(n6499), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i39 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i39 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 equal_1135_i12_2_lut_3_lut_4_lut (.A(Receive_Bit[3]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[1]), .D(Receive_Byte[2]), 
            .Z(n12_adj_1180));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1135_i12_2_lut_3_lut_4_lut.INIT = "0xffef";
    IB i_ADC_CS_pad (.I(i_ADC_CS), .O(i_ADC_CS_c));   /* synthesis lineinfo="@11(9[14],9[22])"*/
    (* lut_function="((B)+!A)" *) LUT4 equal_1099_i11_2_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .Z(n11_adj_1171));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1099_i11_2_lut.INIT = "0xdddd";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i40  (.D(Data_State), 
            .SP(n6500), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i40 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i40 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i41  (.D(Data_State), 
            .SP(n6457), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i41 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i41 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i42  (.D(Data_State), 
            .SP(n6442), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i42 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i42 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i43  (.D(Data_State), 
            .SP(n6470), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[2][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i43 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i43 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i49  (.D(Data_State), 
            .SP(n6455), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i49 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i49 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i50  (.D(Data_State), 
            .SP(n6443), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i50 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i50 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i51  (.D(Data_State), 
            .SP(n6471), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i51 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i51 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i52  (.D(Data_State), 
            .SP(n6502), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i52 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i52 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1901_2_lut_3_lut (.A(i_ADC_CS_c), 
            .B(CS_State), .C(reset_n_c), .Z(n4656));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1901_2_lut_3_lut.INIT = "0x6060";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1909_2_lut_3_lut (.A(i_ADC_Data_c), 
            .B(Data_State), .C(reset_n_c), .Z(n4664));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1909_2_lut_3_lut.INIT = "0x6060";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i53  (.D(Data_State), 
            .SP(n6503), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i53 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i53 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i54  (.D(Data_State), 
            .SP(n6504), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i54 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i54 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i55  (.D(Data_State), 
            .SP(n6505), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i55 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i55 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i56  (.D(Data_State), 
            .SP(n6506), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i56 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i56 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i57  (.D(Data_State), 
            .SP(n6459), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i57 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i57 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i58  (.D(Data_State), 
            .SP(n6444), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i58 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i58 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i59  (.D(Data_State), 
            .SP(n6472), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[3][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i59 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i59 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i65  (.D(Data_State), 
            .SP(n6458), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i65 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i65 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i66  (.D(Data_State), 
            .SP(n6445), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i66 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i66 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i67  (.D(Data_State), 
            .SP(n6473), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i67 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i67 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i68  (.D(Data_State), 
            .SP(n6508), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i68 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i68 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i69  (.D(Data_State), 
            .SP(n6509), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i69 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i69 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i70  (.D(Data_State), 
            .SP(n6510), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i70 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i70 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i71  (.D(Data_State), 
            .SP(n6511), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i71 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i71 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i72  (.D(Data_State), 
            .SP(n6512), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i72 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i72 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i73  (.D(Data_State), 
            .SP(n6461), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][8] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i73 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i73 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i74  (.D(Data_State), 
            .SP(n6437), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][9] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i74 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i74 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i75  (.D(Data_State), 
            .SP(n6474), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[4][10] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i75 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i75 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i81  (.D(Data_State), 
            .SP(n6460), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i81 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i81 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i82  (.D(Data_State), 
            .SP(n6446), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i82 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i82 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i83  (.D(Data_State), 
            .SP(n6475), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i83 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i83 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i84  (.D(Data_State), 
            .SP(n6514), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i84 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i84 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i85  (.D(Data_State), 
            .SP(n6515), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i85 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i85 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i86  (.D(Data_State), 
            .SP(n6516), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i86 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i86 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i87  (.D(Data_State), 
            .SP(n6517), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i87 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i87 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i88  (.D(Data_State), 
            .SP(n6518), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i88 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i88 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i89  (.D(Data_State), 
            .SP(n6462), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i89 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i89 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i90  (.D(Data_State), 
            .SP(n6448), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i90 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i90 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i91  (.D(Data_State), 
            .SP(n6476), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i91 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i91 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i92  (.D(Data_State), 
            .SP(n6520), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i92 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i92 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i93  (.D(Data_State), 
            .SP(n6521), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i93 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i93 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i94  (.D(Data_State), 
            .SP(n6522), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i94 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i94 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i95  (.D(Data_State), 
            .SP(n6523), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i95 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i95 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i96  (.D(Data_State), 
            .SP(n6524), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[5] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i96 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i96 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i97  (.D(Data_State), 
            .SP(n6463), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i97 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i97 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i98  (.D(Data_State), 
            .SP(n6449), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i98 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i98 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i99  (.D(Data_State), 
            .SP(n6477), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i99 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i99 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i100  (.D(Data_State), 
            .SP(n6526), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i100 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i100 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 equal_1091_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Bit[3]), .D(\Receive_Byte[0] ), 
            .Z(n12));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1091_i12_2_lut_3_lut_4_lut.INIT = "0xffbf";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i101  (.D(Data_State), 
            .SP(n6527), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i101 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i101 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i102  (.D(Data_State), 
            .SP(n6528), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i102 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i102 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 equal_1083_i12_2_lut_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(Receive_Byte[2]), .C(Receive_Bit[3]), .D(\Receive_Byte[0] ), 
            .Z(n12_adj_1177));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam equal_1083_i12_2_lut_3_lut_4_lut.INIT = "0xbfff";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i103  (.D(Data_State), 
            .SP(n6529), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i103 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i103 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i22  (.D(Data_State), 
            .SP(n6481), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][5] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i22 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i22 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i21  (.D(Data_State), 
            .SP(n6482), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][4] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i21 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i21 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i104  (.D(Data_State), 
            .SP(n6530), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[6][7] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i104 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i104 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ Count_Stable_1154__i0 (.D(n17[0]), .SP(reset_n_c), .CK(Main_Clock), 
            .SR(n7172), .Q(Count_Stable[0]));   /* synthesis lineinfo="@2(63[21],63[40])"*/
    defparam Count_Stable_1154__i0.REGSET = "RESET";
    defparam Count_Stable_1154__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8173_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1173), .D(n6331), .Z(n6490));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8173_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i20  (.D(Data_State), 
            .SP(n6483), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][3] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i20 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i20 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7957_2_lut_3_lut_4_lut (.A(n10), 
            .B(n8164), .C(n9_adj_1170), .D(n6331), .Z(n6526));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7957_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(!(A+(B)))" *) LUT4 i7990_2_lut (.A(n12_adj_1174), .B(n6450), 
            .Z(n6462));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7990_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i7919_2_lut_3_lut (.A(n10), .B(n11), 
            .C(n6450), .Z(n6451));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7919_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B)))" *) LUT4 i8089_2_lut (.A(n12_adj_1180), .B(n6450), 
            .Z(n6457));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8089_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8191_2_lut_3_lut (.A(n10), .B(n11), 
            .C(n6436), .Z(n6447));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8191_2_lut_3_lut.INIT = "0x0101";
    (* lut_function="(!(A+(B)))" *) LUT4 i8086_2_lut (.A(n12_adj_1180), .B(n6436), 
            .Z(n6442));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8086_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B)))" *) LUT4 i8083_2_lut (.A(n12_adj_1180), .B(n6464), 
            .Z(n6470));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8083_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i19  (.D(Data_State), 
            .SP(n6466), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][2] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i19 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i19 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7954_2_lut_3_lut_4_lut (.A(n10), 
            .B(n8164), .C(n9), .D(n6331), .Z(n6527));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7954_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i18  (.D(Data_State), 
            .SP(n6439), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][1] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i18 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i18 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7951_2_lut_3_lut_4_lut (.A(n10), 
            .B(n8164), .C(n9_adj_1172), .D(n6331), .Z(n6528));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7951_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i17  (.D(Data_State), 
            .SP(n6453), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i17 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i17 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i16  (.D(Data_State), 
            .SP(n5156), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [15]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i16 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i16 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7945_2_lut_3_lut_4_lut (.A(n10), 
            .B(n8164), .C(n9_adj_1173), .D(n6331), .Z(n6530));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7945_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ SM_ADC_In_c (.D(n2), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(CS_Stable), .Q(SM_ADC_In));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam SM_ADC_In_c.REGSET = "RESET";
    defparam SM_ADC_In_c.SRMODE = "ASYNC";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i7966_2_lut_3_lut (.A(n10), 
            .B(n8164), .C(n6450), .Z(n6463));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7966_2_lut_3_lut.INIT = "0x0404";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1321_2_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .Z(n441[1]));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1321_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A (B+(C))))" *) LUT4 i1_3_lut (.A(o_Data_Received_N_663), 
            .B(CS_Stable), .C(SM_ADC_In), .Z(n6639));
    defparam i1_3_lut.INIT = "0x2323";
    (* lut_function="(!((B (C))+!A))" *) LUT4 i4160_3_lut (.A(n6639), .B(n7), 
            .C(SM_ADC_In), .Z(n6980));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i4160_3_lut.INIT = "0x2a2a";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i7963_2_lut_3_lut (.A(n10), 
            .B(n8164), .C(n6436), .Z(n6449));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7963_2_lut_3_lut.INIT = "0x0404";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Clock_Stable_c (.D(i_ADC_Clock_c), 
            .SP(n10027), .CK(Main_Clock), .SR(GND_net), .Q(Clock_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_Stable_c.REGSET = "RESET";
    defparam Clock_Stable_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5382_2_lut (.A(Receive_Byte[2]), .B(Receive_Byte[1]), 
            .Z(n8164));
    defparam i5382_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Clock_State_c (.D(i_ADC_Clock_c), 
            .SP(n4666), .CK(Main_Clock), .SR(GND_net), .Q(Clock_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Clock_State_c.REGSET = "RESET";
    defparam Clock_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i7960_2_lut_3_lut (.A(n10), 
            .B(n8164), .C(n6464), .Z(n6477));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7960_2_lut_3_lut.INIT = "0x0404";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Data_State_c (.D(i_ADC_Data_c), 
            .SP(n4664), .CK(Main_Clock), .SR(GND_net), .Q(Data_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam Data_State_c.REGSET = "RESET";
    defparam Data_State_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i7948_2_lut_3_lut_4_lut (.A(n10), 
            .B(n8164), .C(n9_adj_1175), .D(n6331), .Z(n6529));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i7948_2_lut_3_lut_4_lut.INIT = "0x0004";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ CS_State_c (.D(i_ADC_CS_c), 
            .SP(n4656), .CK(Main_Clock), .SR(GND_net), .Q(CS_State));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_State_c.REGSET = "RESET";
    defparam CS_State_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Bit_i0_i0 (.D(n1), 
            .SP(n3670), .CK(Clock_Stable), .SR(n7866), .Q(Receive_Bit[0]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Bit_i0_i0.REGSET = "SET";
    defparam Receive_Bit_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(C))+!A (B+(C (D)))))" *) LUT4 i8149_4_lut (.A(n9_adj_1173), 
            .B(CS_Stable), .C(SM_ADC_In), .D(n12_adj_1179), .Z(n5156));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8149_4_lut.INIT = "0x0313";
    (* lut_function="(!(A+(B)))" *) LUT4 i7987_2_lut (.A(n12_adj_1174), .B(n6436), 
            .Z(n6448));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7987_2_lut.INIT = "0x1111";
    (* lut_function="(!(A+(B+(C))))" *) LUT4 i8188_2_lut_3_lut (.A(n10), .B(n11), 
            .C(n6464), .Z(n6468));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8188_2_lut_3_lut.INIT = "0x0101";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ o_Data_Received (.D(n7180), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(ADC_Data_Received));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam o_Data_Received.REGSET = "RESET";
    defparam o_Data_Received.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i7984_2_lut (.A(n12_adj_1174), .B(n6464), 
            .Z(n6476));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i7984_2_lut.INIT = "0x1111";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i8125_2_lut_4_lut (.A(n7894), 
            .B(n11), .C(n6331), .D(n9_adj_1173), .Z(n6479));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8125_2_lut_4_lut.INIT = "0x0002";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i15  (.D(Data_State), 
            .SP(n6485), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [14]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i15 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i15 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8176_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1175), .D(n6331), .Z(n6491));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8176_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(!(A+(B)))" *) LUT4 i8164_2_lut (.A(n12_adj_1179), .B(n6464), 
            .Z(n6467));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8164_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ Receive_Byte_i0_i0 (.D(n7207), 
            .SP(VCC_net), .CK(Clock_Stable), .SR(GND_net), .Q(\Receive_Byte[0] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam Receive_Byte_i0_i0.REGSET = "RESET";
    defparam Receive_Byte_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1328_2_lut_3_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .Z(n441[2]));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1328_2_lut_3_lut.INIT = "0x7878";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i14  (.D(Data_State), 
            .SP(n6486), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [13]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i14 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i14 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1335_3_lut_4_lut (.A(Receive_Byte[1]), 
            .B(\Receive_Byte[0] ), .C(Receive_Byte[2]), .D(Receive_Byte[3]), 
            .Z(n441[3]));   /* synthesis lineinfo="@2(97[24],97[43])"*/
    defparam i1335_3_lut_4_lut.INIT = "0x7f80";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i13  (.D(Data_State), 
            .SP(n6487), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [12]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i13 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i13 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i12  (.D(Data_State), 
            .SP(n6488), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [11]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i12 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i12 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i11  (.D(Data_State), 
            .SP(n6467), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [10]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i11 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i11 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[3]), .D(Receive_Bit[2]), 
            .Z(o_Data_Received_N_663));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i3_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B)))" *) LUT4 i7939_2_lut (.A(n10437), .B(reset_n_c), 
            .Z(n10443));
    defparam i7939_2_lut.INIT = "0x7777";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i2  (.D(Data_State), 
            .SP(n6447), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [1]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i2 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B)))" *) LUT4 i8047_2_lut (.A(n12), .B(n6450), 
            .Z(n6458));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8047_2_lut.INIT = "0x1111";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(n6331), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .D(Receive_Bit[1]), 
            .Z(n6464));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xffbf";
    (* lut_function="(!(A+(B)))" *) LUT4 i8170_2_lut (.A(n12_adj_1179), .B(n6450), 
            .Z(n6454));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8170_2_lut.INIT = "0x1111";
    (* lut_function="(A+!(B))" *) LUT4 i5371_2_lut (.A(n7), .B(o_Data_Received_N_663), 
            .Z(n8153));
    defparam i5371_2_lut.INIT = "0xbbbb";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i1_2_lut_3_lut_4_lut_adj_461 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .D(n6331), .Z(n6450));
    defparam i1_2_lut_3_lut_4_lut_adj_461.INIT = "0xff7f";
    (* lut_function="(!(A+(B)))" *) LUT4 i8167_2_lut (.A(n12_adj_1179), .B(n6436), 
            .Z(n6440));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam i8167_2_lut.INIT = "0x1111";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1299_2_lut_3_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .Z(n434[2]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1299_2_lut_3_lut.INIT = "0x7878";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ CS_Stable_c (.D(i_ADC_CS_c), 
            .SP(n10443), .CK(Main_Clock), .SR(reset_n_N_195), .Q(CS_Stable));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam CS_Stable_c.REGSET = "SET";
    defparam CS_Stable_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i3  (.D(Data_State), 
            .SP(n6468), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [2]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i3 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i3 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i4  (.D(Data_State), 
            .SP(n6494), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [3]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i4 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i4 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i5  (.D(Data_State), 
            .SP(n6493), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [4]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i5 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i5 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i6  (.D(Data_State), 
            .SP(n6492), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [5]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i6 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i6 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i7  (.D(Data_State), 
            .SP(n6491), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [6]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i7 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i7 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i8  (.D(Data_State), 
            .SP(n6490), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [7]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i8 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i8 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i9  (.D(Data_State), 
            .SP(n6454), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [8]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i9 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i9 .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i10  (.D(Data_State), 
            .SP(n6440), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[0] [9]));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i10 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i10 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(((C+(D))+!B)+!A)" *) LUT4 i2_3_lut_4_lut_adj_462 (.A(Receive_Bit[1]), 
            .B(Receive_Bit[2]), .C(Receive_Bit[0]), .D(n6331), .Z(n6436));
    defparam i2_3_lut_4_lut_adj_462.INIT = "0xfff7";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_463 (.A(reset_n_c), 
            .B(n10437), .Z(n10027));   /* synthesis lineinfo="@2(48[9],73[5])"*/
    defparam i1_2_lut_adj_463.INIT = "0x2222";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i8179_2_lut_3_lut_4_lut (.A(n10), 
            .B(n11), .C(n9_adj_1172), .D(n6331), .Z(n6492));   /* synthesis lineinfo="@2(93[7],93[44])"*/
    defparam i8179_2_lut_3_lut_4_lut.INIT = "0x0001";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i7057_4_lut (.A(n8209), .B(Count_Stable[1]), 
            .C(Count_Stable[2]), .D(Count_Stable[0]), .Z(n10437));
    defparam i7057_4_lut.INIT = "0xfffb";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1306_3_lut_4_lut (.A(Receive_Bit[1]), 
            .B(Receive_Bit[0]), .C(Receive_Bit[2]), .D(Receive_Bit[3]), 
            .Z(n434[3]));   /* synthesis lineinfo="@2(94[22],94[40])"*/
    defparam i1306_3_lut_4_lut.INIT = "0x7f80";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=13, LSE_RCOL=3, LSE_LLINE=50, LSE_RLINE=64 *) FD1P3XZ \r_Bytes_In[0]__i23  (.D(Data_State), 
            .SP(n6480), .CK(Clock_Stable), .SR(GND_net), .Q(\ADC_Data[1][6] ));   /* synthesis lineinfo="@2(77[3],109[6])"*/
    defparam \r_Bytes_In[0]__i23 .REGSET = "RESET";
    defparam \r_Bytes_In[0]__i23 .SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module Sample_Position
//

module Sample_Position (input n7325, input Main_Clock, input reset_n_N_195, 
            input n7312, output [2:0]SM_Sample_Position, input [15:0]Freq_Scale, 
            input Next_Sample, input n9745, output Freq_Too_High, input [7:0]Harmonic, 
            output Sample_Ready, input [15:0]Frequency, input GND_net, 
            input reset_n_c, input n7, output o_Freq_Too_High_N_390, output n5471, 
            input VCC_net, output [15:0]Sample_Value);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    wire [15:0]n87;
    wire [15:0]Sample_Position;   /* synthesis lineinfo="@8(23[13],23[28])"*/
    wire [10:0]LUT_Pos;   /* synthesis lineinfo="@8(24[13],24[20])"*/
    wire [15:0]Accumulated_Freq_Offset;   /* synthesis lineinfo="@8(48[13],48[36])"*/
    wire [17:0]n1;
    wire [2:0]SM_Sample_Position_2__N_331;
    wire [15:0]n2226;
    
    wire n10040, n6621, n3;
    wire [15:0]Accumulated_Frequency;   /* synthesis lineinfo="@8(47[13],47[34])"*/
    
    wire n6292, n8583, n8585;
    wire [15:0]n87_adj_1169;
    
    wire n6693, n7013, n8579;
    wire [15:0]n5054;
    wire [17:0]n89;
    
    wire n8581, n8575, n8577, n8571, n8563, n9927, n8573, n8565;
    wire [17:0]Accumulated_Offset;   /* synthesis lineinfo="@8(49[20],49[38])"*/
    
    wire n8568, n8561, n8566, n6619, n5655, n6997, n8588, n8586, 
        n8680, n12987, n8589, n8587, n8682;
    wire [15:0]n69;
    
    wire n7_adj_1132, n12909, n8590, n8591, Sample_Pos_WE, n6430, 
        n6694, n8677, n13011, n8675, n12948, n8673, n12945, n8711, 
        n12924, n8709, n12921, n8671, n12942, n8669, n12939, n8707, 
        n12918, n10874, n8667, n12936, n8705, n12915, n8703, n12912, 
        n8701, n12717, n8699, n12714, n10459, n10463, n8697, n12711, 
        n8567, n12708, n8663, n12930, n8665, n8694, n13008, n8560, 
        n8569, n8564, n8562, n8572, n8570, n8576, n8574, n8692, 
        n13005, n6999, n8580, n8578, n8690, n13002, n4_adj_1157, 
        n9690, n6_adj_1158, n12_adj_1159, n8_adj_1160, n8584, n8863, 
        n12870;
    wire [15:0]Sample_Pos_Read;   /* synthesis lineinfo="@8(22[14],22[29])"*/
    
    wire n8582, n12927, n12933, n8861, n12867, n8859, n12864, 
        n8857, n12861, n8855, n12858, n8853, n12855, n8851, n12852, 
        n8849, n12849, n12675, n8688, n12999, n8686, n12996, n8684, 
        n12993, n12990, VCC_net_c, GND_net_c;
    
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i0 (.D(Sample_Position[5]), 
            .SP(n7312), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i0.REGSET = "RESET";
    defparam LUT_Pos__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i0 (.D(SM_Sample_Position_2__N_331[0]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_195), .Q(SM_Sample_Position[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam SM_Sample_Position__i0.REGSET = "RESET";
    defparam SM_Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i15_1_lut (.A(Accumulated_Freq_Offset[14]), 
            .Z(n1[14]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i15_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i9_1_lut (.A(Accumulated_Freq_Offset[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i9_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ o_Freq_Too_High (.D(SM_Sample_Position[2]), 
            .SP(n9745), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Freq_Too_High));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam o_Freq_Too_High.REGSET = "RESET";
    defparam o_Freq_Too_High.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5088_2_lut (.A(Freq_Scale[0]), .B(Next_Sample), 
            .Z(n2226[0]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5088_2_lut.INIT = "0x8888";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut (.A(reset_n_N_195), 
            .B(SM_Sample_Position[0]), .C(n10040), .D(SM_Sample_Position[2]), 
            .Z(n6621));
    defparam i1_4_lut.INIT = "0xbabb";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(Next_Sample), .B(SM_Sample_Position[1]), 
            .Z(n10040));
    defparam i1_2_lut.INIT = "0x2222";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i5 (.D(n87_adj_1169[5]), 
            .SP(n6693), .CK(Main_Clock), .SR(n7013), .Q(Accumulated_Freq_Offset[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B)+!A))" *) LUT4 i5211_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n3));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i5211_2_lut.INIT = "0x2222";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i12_1_lut (.A(Accumulated_Freq_Offset[11]), 
            .Z(n1[11]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i12_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i5209_2_lut (.A(Freq_Scale[2]), .B(Next_Sample), 
            .Z(n2226[2]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5209_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C)))" *) LUT4 i6116_2_lut_3_lut (.A(Accumulated_Frequency[4]), 
            .B(SM_Sample_Position[2]), .C(n6292), .Z(n8583));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6116_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B+!(C)))" *) LUT4 i6113_2_lut_3_lut (.A(Accumulated_Frequency[3]), 
            .B(SM_Sample_Position[2]), .C(n6292), .Z(n8585));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6113_2_lut_3_lut.INIT = "0x8a8a";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ o_Sample_Ready (.D(SM_Sample_Position[1]), 
            .SP(n6621), .CK(Main_Clock), .SR(n9927), .Q(Sample_Ready));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam o_Sample_Ready.REGSET = "RESET";
    defparam o_Sample_Ready.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C)))" *) LUT4 i6139_2_lut_3_lut (.A(Accumulated_Frequency[6]), 
            .B(SM_Sample_Position[2]), .C(n6292), .Z(n8579));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6139_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i13_1_lut (.A(Accumulated_Freq_Offset[12]), 
            .Z(n1[12]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i13_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i12_3_lut (.A(n5054[11]), 
            .B(Accumulated_Freq_Offset[11]), .C(Harmonic[0]), .Z(n89[11]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C)))" *) LUT4 i6124_2_lut_3_lut (.A(Accumulated_Frequency[5]), 
            .B(SM_Sample_Position[2]), .C(n6292), .Z(n8581));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6124_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B+!(C)))" *) LUT4 i6120_2_lut_3_lut (.A(Accumulated_Frequency[8]), 
            .B(SM_Sample_Position[2]), .C(n6292), .Z(n8575));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6120_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B+!(C)))" *) LUT4 i6108_2_lut_3_lut (.A(Accumulated_Frequency[7]), 
            .B(SM_Sample_Position[2]), .C(n6292), .Z(n8577));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6108_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B+!(C)))" *) LUT4 i6127_2_lut_3_lut (.A(Accumulated_Frequency[10]), 
            .B(SM_Sample_Position[2]), .C(n6292), .Z(n8571));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6127_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B+!(C)))" *) LUT4 i6123_2_lut_3_lut (.A(Accumulated_Frequency[14]), 
            .B(SM_Sample_Position[2]), .C(n6292), .Z(n8563));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6123_2_lut_3_lut.INIT = "0x8a8a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i4 (.D(n87_adj_1169[4]), 
            .SP(n6693), .CK(Main_Clock), .SR(n7013), .Q(Accumulated_Freq_Offset[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5200_2_lut (.A(Freq_Scale[11]), .B(Next_Sample), 
            .Z(n2226[11]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5200_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C)))" *) LUT4 i6148_2_lut_3_lut (.A(Accumulated_Frequency[9]), 
            .B(SM_Sample_Position[2]), .C(n6292), .Z(n8573));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6148_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B+!(C)))" *) LUT4 i6117_2_lut_3_lut (.A(Accumulated_Frequency[13]), 
            .B(SM_Sample_Position[2]), .C(n6292), .Z(n8565));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6117_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6136_3_lut (.A(Frequency[11]), 
            .B(Accumulated_Offset[11]), .C(SM_Sample_Position[2]), .Z(n8568));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6136_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C)))" *) LUT4 i6128_2_lut_3_lut (.A(Accumulated_Frequency[15]), 
            .B(SM_Sample_Position[2]), .C(n6292), .Z(n8561));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6128_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6150_3_lut (.A(Frequency[12]), 
            .B(Accumulated_Offset[12]), .C(SM_Sample_Position[2]), .Z(n8566));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6150_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i13_3_lut (.A(n5054[12]), 
            .B(Accumulated_Freq_Offset[12]), .C(Harmonic[0]), .Z(n89[12]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i14_3_lut (.A(n5054[13]), 
            .B(Accumulated_Freq_Offset[13]), .C(Harmonic[0]), .Z(n89[13]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i4216_2_lut (.A(n6619), .B(n5655), 
            .Z(n6997));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i4216_2_lut.INIT = "0x2222";
    (* lut_function="(A (B))" *) LUT4 i5199_2_lut (.A(Freq_Scale[12]), .B(Next_Sample), 
            .Z(n2226[12]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5199_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6144_3_lut (.A(Frequency[1]), 
            .B(Accumulated_Offset[1]), .C(SM_Sample_Position[2]), .Z(n8588));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6144_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6110_3_lut (.A(Frequency[2]), 
            .B(Accumulated_Offset[2]), .C(SM_Sample_Position[2]), .Z(n8586));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6110_3_lut.INIT = "0xcaca";
    FA2 Accumulated_Frequency_1155_add_4_3 (.A0(GND_net), .B0(n8588), .C0(n8589), 
        .D0(n8680), .CI0(n8680), .A1(GND_net), .B1(n8586), .C1(n8587), 
        .D1(n12987), .CI1(n12987), .CO0(n12987), .CO1(n8682), .S0(n69[1]), 
        .S1(n69[2]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155_add_4_3.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1155_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i15_3_lut (.A(n5054[14]), 
            .B(Accumulated_Freq_Offset[14]), .C(Harmonic[0]), .Z(n89[14]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i7903_2_lut (.A(SM_Sample_Position[2]), 
            .B(n6292), .Z(n7_adj_1132));
    defparam i7903_2_lut.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i1_3_lut (.A(n5054[0]), 
            .B(Accumulated_Freq_Offset[0]), .C(Harmonic[0]), .Z(n89[0]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i1_3_lut.INIT = "0xcaca";
    FA2 Accumulated_Frequency_1155_add_4_1 (.A0(GND_net), .B0(GND_net), 
        .C0(GND_net), .A1(GND_net), .B1(n8590), .C1(n8591), .D1(n12909), 
        .CI1(n12909), .CO0(n12909), .CO1(n8680), .S1(n69[0]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155_add_4_1.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1155_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i6_1_lut (.A(Accumulated_Freq_Offset[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .Z(n6693));
    defparam i1_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i7_1_lut (.A(Accumulated_Freq_Offset[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i7_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Pos_WE_c (.D(n3), 
            .SP(n7), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Pos_WE));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Pos_WE_c.REGSET = "RESET";
    defparam Sample_Pos_WE_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i1 (.D(SM_Sample_Position_2__N_331[1]), 
            .SP(VCC_net_c), .CK(Main_Clock), .SR(reset_n_N_195), .Q(SM_Sample_Position[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam SM_Sample_Position__i1.REGSET = "RESET";
    defparam SM_Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B !(C))+!A (B))" *) LUT4 mux_21_Mux_1_i7_3_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .C(SM_Sample_Position[2]), .Z(SM_Sample_Position_2__N_331[1]));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam mux_21_Mux_1_i7_3_lut.INIT = "0xc6c6";
    (* lut_function="(!(A (B+((D)+!C))+!A (B)))" *) LUT4 i8198_4_lut (.A(SM_Sample_Position[2]), 
            .B(n6430), .C(Next_Sample), .D(SM_Sample_Position[1]), .Z(n6694));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i8198_4_lut.INIT = "0x1131";
    (* lut_function="(A (B))" *) LUT4 i5202_2_lut (.A(Freq_Scale[9]), .B(Next_Sample), 
            .Z(n2226[9]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5202_2_lut.INIT = "0x8888";
    FA2 add_2297_17 (.A0(GND_net), .B0(GND_net), .C0(n1[15]), .D0(n8677), 
        .CI0(n8677), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n13011), 
        .CI1(n13011), .CO0(n13011), .S0(n5054[15]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2297_17.INIT0 = "0xc33c";
    defparam add_2297_17.INIT1 = "0xc33c";
    FA2 add_2297_15 (.A0(GND_net), .B0(GND_net), .C0(n1[13]), .D0(n8675), 
        .CI0(n8675), .A1(GND_net), .B1(GND_net), .C1(n1[14]), .D1(n12948), 
        .CI1(n12948), .CO0(n12948), .CO1(n8677), .S0(n5054[13]), .S1(n5054[14]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2297_15.INIT0 = "0xc33c";
    defparam add_2297_15.INIT1 = "0xc33c";
    FA2 add_2297_13 (.A0(GND_net), .B0(GND_net), .C0(n1[11]), .D0(n8673), 
        .CI0(n8673), .A1(GND_net), .B1(GND_net), .C1(n1[12]), .D1(n12945), 
        .CI1(n12945), .CO0(n12945), .CO1(n8675), .S0(n5054[11]), .S1(n5054[12]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2297_13.INIT0 = "0xc33c";
    defparam add_2297_13.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i2_1_lut (.A(Accumulated_Freq_Offset[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 i6129_2_lut_3_lut_4_lut (.A(Accumulated_Frequency[0]), 
            .B(SM_Sample_Position[2]), .C(SM_Sample_Position[1]), .D(n6430), 
            .Z(n8591));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6129_2_lut_3_lut_4_lut.INIT = "0xaaa8";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i3_1_lut (.A(Accumulated_Freq_Offset[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i5201_2_lut (.A(Freq_Scale[10]), .B(Next_Sample), 
            .Z(n2226[10]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5201_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5204_2_lut (.A(Freq_Scale[7]), .B(Next_Sample), 
            .Z(n2226[7]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5204_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5203_2_lut (.A(Freq_Scale[8]), .B(Next_Sample), 
            .Z(n2226[8]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5203_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i10 (.D(Sample_Position[15]), 
            .SP(n7312), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i10.REGSET = "RESET";
    defparam LUT_Pos__i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5206_2_lut (.A(Freq_Scale[5]), .B(Next_Sample), 
            .Z(n2226[5]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5206_2_lut.INIT = "0x8888";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i4244_2_lut_3_lut_4_lut (.A(reset_n_c), 
            .B(SM_Sample_Position[0]), .C(SM_Sample_Position[1]), .D(SM_Sample_Position[2]), 
            .Z(n7013));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i4244_2_lut_3_lut_4_lut.INIT = "0x0002";
    FA2 add_474_add_5_17 (.A0(GND_net), .B0(Accumulated_Freq_Offset[15]), 
        .C0(n2226[15]), .D0(n8711), .CI0(n8711), .A1(GND_net), .B1(GND_net), 
        .C1(GND_net), .D1(n12924), .CI1(n12924), .CO0(n12924), .S0(n87_adj_1169[15]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_474_add_5_17.INIT0 = "0xc33c";
    defparam add_474_add_5_17.INIT1 = "0xc33c";
    FA2 add_474_add_5_15 (.A0(GND_net), .B0(Accumulated_Freq_Offset[13]), 
        .C0(n2226[13]), .D0(n8709), .CI0(n8709), .A1(GND_net), .B1(Accumulated_Freq_Offset[14]), 
        .C1(n2226[14]), .D1(n12921), .CI1(n12921), .CO0(n12921), .CO1(n8711), 
        .S0(n87_adj_1169[13]), .S1(n87_adj_1169[14]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_474_add_5_15.INIT0 = "0xc33c";
    defparam add_474_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i1_1_lut (.A(Accumulated_Freq_Offset[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i1_1_lut.INIT = "0x5555";
    FA2 add_2297_11 (.A0(GND_net), .B0(GND_net), .C0(n1[9]), .D0(n8671), 
        .CI0(n8671), .A1(GND_net), .B1(GND_net), .C1(n1[10]), .D1(n12942), 
        .CI1(n12942), .CO0(n12942), .CO1(n8673), .S0(n5054[9]), .S1(n5054[10]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2297_11.INIT0 = "0xc33c";
    defparam add_2297_11.INIT1 = "0xc33c";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_2_lut (.A(reset_n_c), .B(SM_Sample_Position[0]), 
            .Z(n6430));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i1_2_lut_2_lut.INIT = "0xdddd";
    FA2 add_2297_9 (.A0(GND_net), .B0(GND_net), .C0(n1[7]), .D0(n8669), 
        .CI0(n8669), .A1(GND_net), .B1(GND_net), .C1(n1[8]), .D1(n12939), 
        .CI1(n12939), .CO0(n12939), .CO1(n8671), .S0(n5054[7]), .S1(n5054[8]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2297_9.INIT0 = "0xc33c";
    defparam add_2297_9.INIT1 = "0xc33c";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i8195_2_lut_3_lut (.A(SM_Sample_Position[1]), 
            .B(reset_n_c), .C(SM_Sample_Position[0]), .Z(n6292));
    defparam i8195_2_lut_3_lut.INIT = "0x0404";
    FA2 add_474_add_5_13 (.A0(GND_net), .B0(Accumulated_Freq_Offset[11]), 
        .C0(n2226[11]), .D0(n8707), .CI0(n8707), .A1(GND_net), .B1(Accumulated_Freq_Offset[12]), 
        .C1(n2226[12]), .D1(n12918), .CI1(n12918), .CO0(n12918), .CO1(n8709), 
        .S0(n87_adj_1169[11]), .S1(n87_adj_1169[12]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_474_add_5_13.INIT0 = "0xc33c";
    defparam add_474_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (C)+!A !(B (C)+!B !((D)+!C)))" *) LUT4 i33_4_lut (.A(SM_Sample_Position[0]), 
            .B(n10874), .C(SM_Sample_Position[2]), .D(Next_Sample), .Z(SM_Sample_Position_2__N_331[0]));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i33_4_lut.INIT = "0xb5a5";
    FA2 add_2297_7 (.A0(GND_net), .B0(GND_net), .C0(n1[5]), .D0(n8667), 
        .CI0(n8667), .A1(GND_net), .B1(GND_net), .C1(n1[6]), .D1(n12936), 
        .CI1(n12936), .CO0(n12936), .CO1(n8669), .S0(n5054[5]), .S1(n5054[6]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2297_7.INIT0 = "0xc33c";
    defparam add_2297_7.INIT1 = "0xc33c";
    FA2 add_474_add_5_11 (.A0(GND_net), .B0(Accumulated_Freq_Offset[9]), 
        .C0(n2226[9]), .D0(n8705), .CI0(n8705), .A1(GND_net), .B1(Accumulated_Freq_Offset[10]), 
        .C1(n2226[10]), .D1(n12915), .CI1(n12915), .CO0(n12915), .CO1(n8707), 
        .S0(n87_adj_1169[9]), .S1(n87_adj_1169[10]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_474_add_5_11.INIT0 = "0xc33c";
    defparam add_474_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6134_3_lut (.A(Frequency[0]), 
            .B(Accumulated_Offset[0]), .C(SM_Sample_Position[2]), .Z(n8590));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6134_3_lut.INIT = "0xcaca";
    FA2 add_474_add_5_9 (.A0(GND_net), .B0(Accumulated_Freq_Offset[7]), 
        .C0(n2226[7]), .D0(n8703), .CI0(n8703), .A1(GND_net), .B1(Accumulated_Freq_Offset[8]), 
        .C1(n2226[8]), .D1(n12912), .CI1(n12912), .CO0(n12912), .CO1(n8705), 
        .S0(n87_adj_1169[7]), .S1(n87_adj_1169[8]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_474_add_5_9.INIT0 = "0xc33c";
    defparam add_474_add_5_9.INIT1 = "0xc33c";
    FA2 add_474_add_5_7 (.A0(GND_net), .B0(Accumulated_Freq_Offset[5]), 
        .C0(n2226[5]), .D0(n8701), .CI0(n8701), .A1(GND_net), .B1(Accumulated_Freq_Offset[6]), 
        .C1(n2226[6]), .D1(n12717), .CI1(n12717), .CO0(n12717), .CO1(n8703), 
        .S0(n87_adj_1169[5]), .S1(n87_adj_1169[6]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_474_add_5_7.INIT0 = "0xc33c";
    defparam add_474_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i4_1_lut (.A(Accumulated_Freq_Offset[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i16_1_lut (.A(Accumulated_Freq_Offset[15]), 
            .Z(n1[15]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i16_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i9 (.D(Sample_Position[14]), 
            .SP(n7312), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i9.REGSET = "RESET";
    defparam LUT_Pos__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i8 (.D(Sample_Position[13]), 
            .SP(n7312), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i8.REGSET = "RESET";
    defparam LUT_Pos__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i7 (.D(Sample_Position[12]), 
            .SP(n7312), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i7.REGSET = "RESET";
    defparam LUT_Pos__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i6 (.D(Sample_Position[11]), 
            .SP(n7312), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i6.REGSET = "RESET";
    defparam LUT_Pos__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i5 (.D(Sample_Position[10]), 
            .SP(n7312), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i5.REGSET = "RESET";
    defparam LUT_Pos__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i14_1_lut (.A(Accumulated_Freq_Offset[13]), 
            .Z(n1[13]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i14_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i4 (.D(Sample_Position[9]), 
            .SP(n7312), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i4.REGSET = "RESET";
    defparam LUT_Pos__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i3 (.D(Sample_Position[8]), 
            .SP(n7312), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i3.REGSET = "RESET";
    defparam LUT_Pos__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i2 (.D(Sample_Position[7]), 
            .SP(n7312), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i2.REGSET = "RESET";
    defparam LUT_Pos__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ LUT_Pos__i1 (.D(Sample_Position[6]), 
            .SP(n7312), .CK(Main_Clock), .SR(reset_n_N_195), .Q(LUT_Pos[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam LUT_Pos__i1.REGSET = "RESET";
    defparam LUT_Pos__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i15 (.D(n87[15]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[15]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i15.REGSET = "RESET";
    defparam Sample_Position__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i14 (.D(n87[14]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[14]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i14.REGSET = "RESET";
    defparam Sample_Position__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i13 (.D(n87[13]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[13]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i13.REGSET = "RESET";
    defparam Sample_Position__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i12 (.D(n87[12]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[12]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i12.REGSET = "RESET";
    defparam Sample_Position__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i11 (.D(n87[11]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[11]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i11.REGSET = "RESET";
    defparam Sample_Position__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i10 (.D(n87[10]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i10.REGSET = "RESET";
    defparam Sample_Position__i10.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C)))" *) LUT4 i6107_2_lut_3_lut (.A(Accumulated_Frequency[2]), 
            .B(SM_Sample_Position[2]), .C(n6292), .Z(n8587));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6107_2_lut_3_lut.INIT = "0x8a8a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i9 (.D(n87[9]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i9.REGSET = "RESET";
    defparam Sample_Position__i9.SRMODE = "CE_OVER_LSR";
    FA2 add_474_add_5_5 (.A0(GND_net), .B0(Accumulated_Freq_Offset[3]), 
        .C0(n2226[3]), .D0(n8699), .CI0(n8699), .A1(GND_net), .B1(Accumulated_Freq_Offset[4]), 
        .C1(n2226[4]), .D1(n12714), .CI1(n12714), .CO0(n12714), .CO1(n8701), 
        .S0(n87_adj_1169[3]), .S1(n87_adj_1169[4]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_474_add_5_5.INIT0 = "0xc33c";
    defparam add_474_add_5_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i8 (.D(n87[8]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i8.REGSET = "RESET";
    defparam Sample_Position__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i7 (.D(n87[7]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i7.REGSET = "RESET";
    defparam Sample_Position__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i6 (.D(n87[6]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i6.REGSET = "RESET";
    defparam Sample_Position__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i5 (.D(n87[5]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i5.REGSET = "RESET";
    defparam Sample_Position__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i4 (.D(n87[4]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i4.REGSET = "RESET";
    defparam Sample_Position__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i3 (.D(n87[3]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i3.REGSET = "RESET";
    defparam Sample_Position__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C)))" *) LUT4 i6140_2_lut_3_lut (.A(Accumulated_Frequency[1]), 
            .B(SM_Sample_Position[2]), .C(n6292), .Z(n8589));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6140_2_lut_3_lut.INIT = "0x8a8a";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i2 (.D(n87[2]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i2.REGSET = "RESET";
    defparam Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i1 (.D(n87[1]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i1.REGSET = "RESET";
    defparam Sample_Position__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i0 (.D(n69[0]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[0]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i0.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B)+!A (B+!(C+(D))))" *) LUT4 i7547_4_lut (.A(Harmonic[0]), 
            .B(SM_Sample_Position[1]), .C(n10459), .D(n10463), .Z(n10874));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i7547_4_lut.INIT = "0xcccd";
    FA2 add_474_add_5_3 (.A0(GND_net), .B0(Accumulated_Freq_Offset[1]), 
        .C0(n2226[1]), .D0(n8697), .CI0(n8697), .A1(GND_net), .B1(Accumulated_Freq_Offset[2]), 
        .C1(n2226[2]), .D1(n12711), .CI1(n12711), .CO0(n12711), .CO1(n8699), 
        .S0(n87_adj_1169[1]), .S1(n87_adj_1169[2]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_474_add_5_3.INIT0 = "0xc33c";
    defparam add_474_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C)))" *) LUT4 i6147_2_lut_3_lut (.A(Accumulated_Frequency[12]), 
            .B(SM_Sample_Position[2]), .C(n6292), .Z(n8567));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6147_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B))" *) LUT4 i5205_2_lut (.A(Freq_Scale[6]), .B(Next_Sample), 
            .Z(n2226[6]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5205_2_lut.INIT = "0x8888";
    FA2 add_474_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Accumulated_Freq_Offset[0]), .C1(n2226[0]), .D1(n12708), .CI1(n12708), 
        .CO0(n12708), .CO1(n8697), .S1(n87_adj_1169[0]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam add_474_add_5_1.INIT0 = "0xc33c";
    defparam add_474_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i1 (.D(n87_adj_1169[1]), 
            .SP(n6693), .CK(Main_Clock), .SR(n7013), .Q(Accumulated_Freq_Offset[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    FA2 add_2297_3 (.A0(GND_net), .B0(GND_net), .C0(n1[1]), .D0(n8663), 
        .CI0(n8663), .A1(GND_net), .B1(GND_net), .C1(n1[2]), .D1(n12930), 
        .CI1(n12930), .CO0(n12930), .CO1(n8665), .S0(n5054[1]), .S1(n5054[2]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2297_3.INIT0 = "0xc33c";
    defparam add_2297_3.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i5_1_lut (.A(Accumulated_Freq_Offset[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i5_1_lut.INIT = "0x5555";
    FA2 Accumulated_Frequency_1155_add_4_17 (.A0(GND_net), .B0(n8560), .C0(n8561), 
        .D0(n8694), .CI0(n8694), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n13008), .CI1(n13008), .CO0(n13008), .S0(n69[15]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155_add_4_17.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1155_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C)))" *) LUT4 i6132_2_lut_3_lut (.A(Accumulated_Frequency[11]), 
            .B(SM_Sample_Position[2]), .C(n6292), .Z(n8569));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6132_2_lut_3_lut.INIT = "0x8a8a";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6119_3_lut (.A(Frequency[13]), 
            .B(Accumulated_Offset[13]), .C(SM_Sample_Position[2]), .Z(n8564));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6119_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C)))" *) LUT4 i7079_3_lut (.A(Harmonic[7]), .B(Harmonic[6]), 
            .C(Harmonic[2]), .Z(n10459));
    defparam i7079_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6126_3_lut (.A(Frequency[14]), 
            .B(Accumulated_Offset[14]), .C(SM_Sample_Position[2]), .Z(n8562));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6126_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i2 (.D(n87_adj_1169[2]), 
            .SP(n6693), .CK(Main_Clock), .SR(n7013), .Q(Accumulated_Freq_Offset[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i3 (.D(n87_adj_1169[3]), 
            .SP(n6292), .CK(Main_Clock), .SR(n7_adj_1132), .Q(Accumulated_Freq_Offset[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6152_3_lut (.A(Frequency[9]), 
            .B(Accumulated_Offset[9]), .C(SM_Sample_Position[2]), .Z(n8572));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6152_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i6 (.D(n87_adj_1169[6]), 
            .SP(n6693), .CK(Main_Clock), .SR(n7013), .Q(Accumulated_Freq_Offset[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i7 (.D(n87_adj_1169[7]), 
            .SP(n6693), .CK(Main_Clock), .SR(n7013), .Q(Accumulated_Freq_Offset[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7083_4_lut (.A(Harmonic[4]), 
            .B(Harmonic[5]), .C(Harmonic[3]), .D(Harmonic[1]), .Z(n10463));
    defparam i7083_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i8 (.D(n87_adj_1169[8]), 
            .SP(n6693), .CK(Main_Clock), .SR(n7013), .Q(Accumulated_Freq_Offset[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i9 (.D(n87_adj_1169[9]), 
            .SP(n6693), .CK(Main_Clock), .SR(n7013), .Q(Accumulated_Freq_Offset[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6131_3_lut (.A(Frequency[10]), 
            .B(Accumulated_Offset[10]), .C(SM_Sample_Position[2]), .Z(n8570));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6131_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i10 (.D(n87_adj_1169[10]), 
            .SP(n6693), .CK(Main_Clock), .SR(n7013), .Q(Accumulated_Freq_Offset[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i11 (.D(n87_adj_1169[11]), 
            .SP(n6693), .CK(Main_Clock), .SR(n7013), .Q(Accumulated_Freq_Offset[11]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i12 (.D(n87_adj_1169[12]), 
            .SP(n6693), .CK(Main_Clock), .SR(n7013), .Q(Accumulated_Freq_Offset[12]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i13 (.D(n87_adj_1169[13]), 
            .SP(n6693), .CK(Main_Clock), .SR(n7013), .Q(Accumulated_Freq_Offset[13]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i14 (.D(n87_adj_1169[14]), 
            .SP(n6693), .CK(Main_Clock), .SR(n7013), .Q(Accumulated_Freq_Offset[14]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i15 (.D(n87_adj_1169[15]), 
            .SP(n6693), .CK(Main_Clock), .SR(n7013), .Q(Accumulated_Freq_Offset[15]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i1 (.D(n89[1]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[1]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i1.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6112_3_lut (.A(Frequency[7]), 
            .B(Accumulated_Offset[7]), .C(SM_Sample_Position[2]), .Z(n8576));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6112_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6142_3_lut (.A(Frequency[8]), 
            .B(Accumulated_Offset[8]), .C(SM_Sample_Position[2]), .Z(n8574));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6142_3_lut.INIT = "0xcaca";
    FA2 Accumulated_Frequency_1155_add_4_15 (.A0(GND_net), .B0(n8564), .C0(n8565), 
        .D0(n8692), .CI0(n8692), .A1(GND_net), .B1(n8562), .C1(n8563), 
        .D1(n13005), .CI1(n13005), .CO0(n13005), .CO1(n8694), .S0(n69[13]), 
        .S1(n69[14]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155_add_4_15.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1155_add_4_15.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i2 (.D(n89[2]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i2.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i2_3_lut (.A(n5054[1]), 
            .B(Accumulated_Freq_Offset[1]), .C(Harmonic[0]), .Z(n89[1]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i2_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i3 (.D(n89[3]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[3]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i3.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i4 (.D(n89[4]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[4]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i4.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5208_2_lut (.A(Freq_Scale[3]), .B(Next_Sample), 
            .Z(n2226[3]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5208_2_lut.INIT = "0x8888";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i5 (.D(n89[5]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[5]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i5.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6138_3_lut (.A(Frequency[5]), 
            .B(Accumulated_Offset[5]), .C(SM_Sample_Position[2]), .Z(n8580));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6138_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i6 (.D(n89[6]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[6]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i6.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i7 (.D(n89[7]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[7]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i7.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i8 (.D(n89[8]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[8]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i8.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i9 (.D(n89[9]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[9]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i9.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i10 (.D(n89[10]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[10]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i10.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i11 (.D(n89[11]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[11]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i11.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i11.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5207_2_lut (.A(Freq_Scale[4]), .B(Next_Sample), 
            .Z(n2226[4]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5207_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2_3_lut (.A(SM_Sample_Position[2]), 
            .B(SM_Sample_Position[1]), .C(reset_n_c), .Z(n5655));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i2_3_lut.INIT = "0x4040";
    (* lut_function="(!((B)+!A))" *) LUT4 i4231_2_lut (.A(n5655), .B(SM_Sample_Position[0]), 
            .Z(n6999));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam i4231_2_lut.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6154_3_lut (.A(Frequency[6]), 
            .B(Accumulated_Offset[6]), .C(SM_Sample_Position[2]), .Z(n8578));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6154_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i12 (.D(n89[12]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[12]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i12.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i12.SRMODE = "CE_OVER_LSR";
    FA2 Accumulated_Frequency_1155_add_4_13 (.A0(GND_net), .B0(n8568), .C0(n8569), 
        .D0(n8690), .CI0(n8690), .A1(GND_net), .B1(n8566), .C1(n8567), 
        .D1(n13002), .CI1(n13002), .CO0(n13002), .CO1(n8692), .S0(n69[11]), 
        .S1(n69[12]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155_add_4_13.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1155_add_4_13.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i13 (.D(n89[13]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[13]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i13.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i14 (.D(n89[14]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[14]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i14.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i14.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i1259_4_lut (.A(Accumulated_Frequency[13]), 
            .B(Accumulated_Frequency[15]), .C(Accumulated_Frequency[14]), 
            .D(n4_adj_1157), .Z(o_Freq_Too_High_N_390));
    defparam i1259_4_lut.INIT = "0xfcec";
    (* lut_function="(A+(B (C (D))))" *) LUT4 i1_4_lut_adj_459 (.A(Accumulated_Frequency[12]), 
            .B(n9690), .C(n6_adj_1158), .D(Accumulated_Frequency[10]), 
            .Z(n4_adj_1157));
    defparam i1_4_lut_adj_459.INIT = "0xeaaa";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(n12_adj_1159), 
            .B(Accumulated_Frequency[8]), .C(Accumulated_Frequency[7]), 
            .D(Accumulated_Frequency[6]), .Z(n9690));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(Accumulated_Frequency[11]), 
            .B(Accumulated_Frequency[9]), .Z(n6_adj_1158));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i1264_4_lut (.A(Accumulated_Frequency[2]), 
            .B(Accumulated_Frequency[5]), .C(n8_adj_1160), .D(Accumulated_Frequency[0]), 
            .Z(n12_adj_1159));
    defparam i1264_4_lut.INIT = "0xccc8";
    (* lut_function="(A+(B+(C)))" *) LUT4 i3_3_lut (.A(Accumulated_Frequency[4]), 
            .B(Accumulated_Frequency[3]), .C(Accumulated_Frequency[1]), 
            .Z(n8_adj_1160));
    defparam i3_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B))" *) LUT4 i2331_2_lut (.A(SM_Sample_Position[0]), 
            .B(SM_Sample_Position[1]), .Z(n5471));   /* synthesis lineinfo="@8(69[4],126[11])"*/
    defparam i2331_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6115_3_lut (.A(Frequency[3]), 
            .B(Accumulated_Offset[3]), .C(SM_Sample_Position[2]), .Z(n8584));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6115_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i0 (.D(n89[0]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i1 (.D(n69[1]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[1]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i1.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i1.SRMODE = "CE_OVER_LSR";
    FA2 add_3_add_5_17 (.A0(GND_net), .B0(Sample_Pos_Read[15]), .C0(Accumulated_Frequency[15]), 
        .D0(n8863), .CI0(n8863), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n12870), .CI1(n12870), .CO0(n12870), .S0(n87[15]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_17.INIT0 = "0xc33c";
    defparam add_3_add_5_17.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6122_3_lut (.A(Frequency[4]), 
            .B(Accumulated_Offset[4]), .C(SM_Sample_Position[2]), .Z(n8582));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6122_3_lut.INIT = "0xcaca";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i2 (.D(n69[2]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[2]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i2.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i3 (.D(n69[3]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[3]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i3.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i4 (.D(n69[4]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[4]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i4.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i5 (.D(n69[5]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[5]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i5.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i6 (.D(n69[6]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[6]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i6.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i7 (.D(n69[7]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[7]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i7.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i8 (.D(n69[8]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[8]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i8.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i9 (.D(n69[9]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[9]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i9.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i10 (.D(n69[10]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[10]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i10.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i11 (.D(n69[11]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[11]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i11.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i12 (.D(n69[12]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[12]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i12.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i13 (.D(n69[13]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[13]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i13.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i14 (.D(n69[14]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[14]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i14.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ Accumulated_Frequency_1155__i15 (.D(n69[15]), 
            .SP(n6694), .CK(Main_Clock), .SR(GND_net_c), .Q(Accumulated_Frequency[15]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155__i15.REGSET = "RESET";
    defparam Accumulated_Frequency_1155__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Freq_Offset_i0_i0 (.D(n87_adj_1169[0]), 
            .SP(n6292), .CK(Main_Clock), .SR(n7_adj_1132), .Q(Accumulated_Freq_Offset[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Freq_Offset_i0_i0.REGSET = "RESET";
    defparam Accumulated_Freq_Offset_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C)+!A (B (C+(D))+!B (C)))" *) LUT4 i1_3_lut_4_lut (.A(SM_Sample_Position[0]), 
            .B(n10040), .C(reset_n_N_195), .D(SM_Sample_Position[2]), 
            .Z(n9927));
    defparam i1_3_lut_4_lut.INIT = "0xf4f0";
    (* lut_function="(A ((D)+!C)+!A (B+((D)+!C)))" *) LUT4 i2_3_lut_4_lut (.A(SM_Sample_Position[0]), 
            .B(n10040), .C(SM_Sample_Position[2]), .D(reset_n_N_195), 
            .Z(n6619));
    defparam i2_3_lut_4_lut.INIT = "0xff4f";
    FA2 add_2297_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(VCC_net), .C1(n1[0]), .D1(n12927), .CI1(n12927), .CO0(n12927), 
        .CO1(n8663), .S1(n5054[0]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2297_1.INIT0 = "0xc33c";
    defparam add_2297_1.INIT1 = "0xc33c";
    FA2 add_2297_5 (.A0(GND_net), .B0(GND_net), .C0(n1[3]), .D0(n8665), 
        .CI0(n8665), .A1(GND_net), .B1(GND_net), .C1(n1[4]), .D1(n12933), 
        .CI1(n12933), .CO0(n12933), .CO1(n8667), .S0(n5054[3]), .S1(n5054[4]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam add_2297_5.INIT0 = "0xc33c";
    defparam add_2297_5.INIT1 = "0xc33c";
    FA2 add_3_add_5_15 (.A0(GND_net), .B0(Sample_Pos_Read[13]), .C0(Accumulated_Frequency[13]), 
        .D0(n8861), .CI0(n8861), .A1(GND_net), .B1(Sample_Pos_Read[14]), 
        .C1(Accumulated_Frequency[14]), .D1(n12867), .CI1(n12867), .CO0(n12867), 
        .CO1(n8863), .S0(n87[13]), .S1(n87[14]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_15.INIT0 = "0xc33c";
    defparam add_3_add_5_15.INIT1 = "0xc33c";
    FA2 add_3_add_5_13 (.A0(GND_net), .B0(Sample_Pos_Read[11]), .C0(Accumulated_Frequency[11]), 
        .D0(n8859), .CI0(n8859), .A1(GND_net), .B1(Sample_Pos_Read[12]), 
        .C1(Accumulated_Frequency[12]), .D1(n12864), .CI1(n12864), .CO0(n12864), 
        .CO1(n8861), .S0(n87[11]), .S1(n87[12]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_13.INIT0 = "0xc33c";
    defparam add_3_add_5_13.INIT1 = "0xc33c";
    FA2 add_3_add_5_11 (.A0(GND_net), .B0(Sample_Pos_Read[9]), .C0(Accumulated_Frequency[9]), 
        .D0(n8857), .CI0(n8857), .A1(GND_net), .B1(Sample_Pos_Read[10]), 
        .C1(Accumulated_Frequency[10]), .D1(n12861), .CI1(n12861), .CO0(n12861), 
        .CO1(n8859), .S0(n87[9]), .S1(n87[10]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_11.INIT0 = "0xc33c";
    defparam add_3_add_5_11.INIT1 = "0xc33c";
    FA2 add_3_add_5_9 (.A0(GND_net), .B0(Sample_Pos_Read[7]), .C0(Accumulated_Frequency[7]), 
        .D0(n8855), .CI0(n8855), .A1(GND_net), .B1(Sample_Pos_Read[8]), 
        .C1(Accumulated_Frequency[8]), .D1(n12858), .CI1(n12858), .CO0(n12858), 
        .CO1(n8857), .S0(n87[7]), .S1(n87[8]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_9.INIT0 = "0xc33c";
    defparam add_3_add_5_9.INIT1 = "0xc33c";
    FA2 add_3_add_5_7 (.A0(GND_net), .B0(Sample_Pos_Read[5]), .C0(Accumulated_Frequency[5]), 
        .D0(n8853), .CI0(n8853), .A1(GND_net), .B1(Sample_Pos_Read[6]), 
        .C1(Accumulated_Frequency[6]), .D1(n12855), .CI1(n12855), .CO0(n12855), 
        .CO1(n8855), .S0(n87[5]), .S1(n87[6]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_7.INIT0 = "0xc33c";
    defparam add_3_add_5_7.INIT1 = "0xc33c";
    FA2 add_3_add_5_5 (.A0(GND_net), .B0(Sample_Pos_Read[3]), .C0(Accumulated_Frequency[3]), 
        .D0(n8851), .CI0(n8851), .A1(GND_net), .B1(Sample_Pos_Read[4]), 
        .C1(Accumulated_Frequency[4]), .D1(n12852), .CI1(n12852), .CO0(n12852), 
        .CO1(n8853), .S0(n87[3]), .S1(n87[4]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_5.INIT0 = "0xc33c";
    defparam add_3_add_5_5.INIT1 = "0xc33c";
    FA2 add_3_add_5_3 (.A0(GND_net), .B0(Sample_Pos_Read[1]), .C0(Accumulated_Frequency[1]), 
        .D0(n8849), .CI0(n8849), .A1(GND_net), .B1(Sample_Pos_Read[2]), 
        .C1(Accumulated_Frequency[2]), .D1(n12849), .CI1(n12849), .CO0(n12849), 
        .CO1(n8851), .S0(n87[1]), .S1(n87[2]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_3.INIT0 = "0xc33c";
    defparam add_3_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i3_3_lut (.A(n5054[2]), 
            .B(Accumulated_Freq_Offset[2]), .C(Harmonic[0]), .Z(n89[2]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6146_3_lut (.A(Frequency[15]), 
            .B(Accumulated_Offset[15]), .C(SM_Sample_Position[2]), .Z(n8560));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam i6146_3_lut.INIT = "0xcaca";
    FA2 add_3_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(Sample_Pos_Read[0]), .C1(Accumulated_Frequency[0]), .D1(n12675), 
        .CI1(n12675), .CO0(n12675), .CO1(n8849), .S1(n87[0]));   /* synthesis lineinfo="@8(83[26],83[65])"*/
    defparam add_3_add_5_1.INIT0 = "0xc33c";
    defparam add_3_add_5_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Accumulated_Offset_i0_i15 (.D(n89[15]), 
            .SP(n5655), .CK(Main_Clock), .SR(n6999), .Q(Accumulated_Offset[15]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Accumulated_Offset_i0_i15.REGSET = "RESET";
    defparam Accumulated_Offset_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i4_3_lut (.A(n5054[3]), 
            .B(Accumulated_Freq_Offset[3]), .C(Harmonic[0]), .Z(n89[3]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i4_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ SM_Sample_Position__i2 (.D(SM_Sample_Position[0]), 
            .SP(n6619), .CK(Main_Clock), .SR(n6997), .Q(SM_Sample_Position[2]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam SM_Sample_Position__i2.REGSET = "RESET";
    defparam SM_Sample_Position__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i5_3_lut (.A(n5054[4]), 
            .B(Accumulated_Freq_Offset[4]), .C(Harmonic[0]), .Z(n89[4]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i6_3_lut (.A(n5054[5]), 
            .B(Accumulated_Freq_Offset[5]), .C(Harmonic[0]), .Z(n89[5]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i6_3_lut.INIT = "0xcaca";
    FA2 Accumulated_Frequency_1155_add_4_11 (.A0(GND_net), .B0(n8572), .C0(n8573), 
        .D0(n8688), .CI0(n8688), .A1(GND_net), .B1(n8570), .C1(n8571), 
        .D1(n12999), .CI1(n12999), .CO0(n12999), .CO1(n8690), .S0(n69[9]), 
        .S1(n69[10]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155_add_4_11.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1155_add_4_11.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1155_add_4_9 (.A0(GND_net), .B0(n8576), .C0(n8577), 
        .D0(n8686), .CI0(n8686), .A1(GND_net), .B1(n8574), .C1(n8575), 
        .D1(n12996), .CI1(n12996), .CO0(n12996), .CO1(n8688), .S0(n69[7]), 
        .S1(n69[8]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155_add_4_9.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1155_add_4_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i7_3_lut (.A(n5054[6]), 
            .B(Accumulated_Freq_Offset[6]), .C(Harmonic[0]), .Z(n89[6]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i7_3_lut.INIT = "0xcaca";
    FA2 Accumulated_Frequency_1155_add_4_7 (.A0(GND_net), .B0(n8580), .C0(n8581), 
        .D0(n8684), .CI0(n8684), .A1(GND_net), .B1(n8578), .C1(n8579), 
        .D1(n12993), .CI1(n12993), .CO0(n12993), .CO1(n8686), .S0(n69[5]), 
        .S1(n69[6]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155_add_4_7.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1155_add_4_7.INIT1 = "0xc33c";
    FA2 Accumulated_Frequency_1155_add_4_5 (.A0(GND_net), .B0(n8584), .C0(n8585), 
        .D0(n8682), .CI0(n8682), .A1(GND_net), .B1(n8582), .C1(n8583), 
        .D1(n12990), .CI1(n12990), .CO0(n12990), .CO1(n8684), .S0(n69[3]), 
        .S1(n69[4]));   /* synthesis lineinfo="@8(60[3],127[6])"*/
    defparam Accumulated_Frequency_1155_add_4_5.INIT0 = "0xc33c";
    defparam Accumulated_Frequency_1155_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i8_3_lut (.A(n5054[7]), 
            .B(Accumulated_Freq_Offset[7]), .C(Harmonic[0]), .Z(n89[7]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i9_3_lut (.A(n5054[8]), 
            .B(Accumulated_Freq_Offset[8]), .C(Harmonic[0]), .Z(n89[8]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i16_3_lut (.A(n5054[15]), 
            .B(Accumulated_Freq_Offset[15]), .C(Harmonic[0]), .Z(n89[15]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i10_3_lut (.A(n5054[9]), 
            .B(Accumulated_Freq_Offset[9]), .C(Harmonic[0]), .Z(n89[9]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_6_i11_3_lut (.A(n5054[10]), 
            .B(Accumulated_Freq_Offset[10]), .C(Harmonic[0]), .Z(n89[10]));   /* synthesis lineinfo="@8(103[8],106[56])"*/
    defparam mux_6_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i5196_2_lut (.A(Freq_Scale[15]), .B(Next_Sample), 
            .Z(n2226[15]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5196_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5198_2_lut (.A(Freq_Scale[13]), .B(Next_Sample), 
            .Z(n2226[13]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5198_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5197_2_lut (.A(Freq_Scale[14]), .B(Next_Sample), 
            .Z(n2226[14]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5197_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i10_1_lut (.A(Accumulated_Freq_Offset[9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i10_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i11_1_lut (.A(Accumulated_Freq_Offset[10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(A (B))" *) LUT4 i5210_2_lut (.A(Freq_Scale[1]), .B(Next_Sample), 
            .Z(n2226[1]));   /* synthesis lineinfo="@8(118[7],123[10])"*/
    defparam i5210_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 unary_minus_5_inv_0_i8_1_lut (.A(Accumulated_Freq_Offset[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@8(106[31],106[55])"*/
    defparam unary_minus_5_inv_0_i8_1_lut.INIT = "0x5555";
    SamplePos_RAM sp_ram (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Pos_WE(Sample_Pos_WE), .Sample_Pos_Read({Sample_Pos_Read}), 
            .Harmonic({Harmonic}), .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@8(27[16],35[3])"*/
    Sine_LUT sin_lut (.GND_net(GND_net), .Main_Clock(Main_Clock), .VCC_net(VCC_net), 
            .Sample_Value({Sample_Value}), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@8(38[11],45[3])"*/
    (* LSE_LINE_FILE_ID=55, LSE_LCOL=18, LSE_RCOL=3, LSE_LLINE=35, LSE_RLINE=45 *) FD1P3XZ Sample_Position__i0 (.D(n87[0]), 
            .SP(n7325), .CK(Main_Clock), .SR(reset_n_N_195), .Q(Sample_Position[0]));   /* synthesis lineinfo="@8(59[9],129[5])"*/
    defparam Sample_Position__i0.REGSET = "RESET";
    defparam Sample_Position__i0.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module SamplePos_RAM
//

module SamplePos_RAM (input GND_net, input Main_Clock, input VCC_net, 
            input Sample_Pos_WE, output [15:0]Sample_Pos_Read, input [7:0]Harmonic, 
            input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  lscc_ram_dq_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(104[99],114[34])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  inst0 (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(376[44],386[47])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_inst(FAMILY="iCE40UP",ADDR_DEPTH=256,ADDR_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sample_pos_lut_optimised_SamplePos_RAM_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_SIZE=10'b01000,BYTE_WIDTH=2,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Pos_WE(Sample_Pos_WE), 
            .Sample_Pos_Read({Sample_Pos_Read}), .Harmonic({Harmonic}), 
            .Sample_Position({Sample_Position}));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    
endmodule

//
// Verilog Description of module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \SamplePos_RAM_ipgen_lscc_ram_dq_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010000,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,256",MEM_ID="SamplePos_RAM",INIT_VALUE_00="0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000",INIT_VALUE_01="0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E",INIT_VALUE_02="0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28",INIT_VALUE_03="0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85",INIT_VALUE_04="0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E",INIT_VALUE_05="0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2",INIT_VALUE_06="0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666",INIT_VALUE_07="0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E",INIT_VALUE_08="0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB",INIT_VALUE_09="0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB",INIT_VALUE_0A="0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28",INIT_VALUE_0B="0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7",INIT_VALUE_0C="0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147",INIT_VALUE_0D="0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28",INIT_VALUE_0E="0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E",INIT_VALUE_0F="0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, input Sample_Pos_WE, output [15:0]Sample_Pos_Read, 
            input [7:0]Harmonic, input [15:0]Sample_Position);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire wr_en_i_N_394;
    
    (* lut_function="(!(A))" *) LUT4 wr_en_i_I_0_1_lut (.A(Sample_Pos_WE), 
            .Z(wr_en_i_N_394));   /* synthesis lineinfo="@6(1952[37],1952[47])"*/
    defparam wr_en_i_I_0_1_lut.INIT = "0x5555";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=64, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=820, LSE_RLINE=828 *) EBR_B \iCE40UP.sp4k  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(Harmonic[7]), 
            .RADDR6(Harmonic[6]), .RADDR5(Harmonic[5]), .RADDR4(Harmonic[4]), 
            .RADDR3(Harmonic[3]), .RADDR2(Harmonic[2]), .RADDR1(Harmonic[1]), 
            .RADDR0(Harmonic[0]), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(Harmonic[7]), .WADDR6(Harmonic[6]), 
            .WADDR5(Harmonic[5]), .WADDR4(Harmonic[4]), .WADDR3(Harmonic[3]), 
            .WADDR2(Harmonic[2]), .WADDR1(Harmonic[1]), .WADDR0(Harmonic[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(Sample_Position[15]), 
            .WDATA14(Sample_Position[14]), .WDATA13(Sample_Position[13]), 
            .WDATA12(Sample_Position[12]), .WDATA11(Sample_Position[11]), 
            .WDATA10(Sample_Position[10]), .WDATA9(Sample_Position[9]), 
            .WDATA8(Sample_Position[8]), .WDATA7(Sample_Position[7]), .WDATA6(Sample_Position[6]), 
            .WDATA5(Sample_Position[5]), .WDATA4(Sample_Position[4]), .WDATA3(Sample_Position[3]), 
            .WDATA2(Sample_Position[2]), .WDATA1(Sample_Position[1]), .WDATA0(Sample_Position[0]), 
            .RCLKE(VCC_net), .RCLK(Main_Clock), .RE(wr_en_i_N_394), .WCLKE(VCC_net), 
            .WCLK(Main_Clock), .WE(Sample_Pos_WE), .RDATA15(Sample_Pos_Read[15]), 
            .RDATA14(Sample_Pos_Read[14]), .RDATA13(Sample_Pos_Read[13]), 
            .RDATA12(Sample_Pos_Read[12]), .RDATA11(Sample_Pos_Read[11]), 
            .RDATA10(Sample_Pos_Read[10]), .RDATA9(Sample_Pos_Read[9]), 
            .RDATA8(Sample_Pos_Read[8]), .RDATA7(Sample_Pos_Read[7]), .RDATA6(Sample_Pos_Read[6]), 
            .RDATA5(Sample_Pos_Read[5]), .RDATA4(Sample_Pos_Read[4]), .RDATA3(Sample_Pos_Read[3]), 
            .RDATA2(Sample_Pos_Read[2]), .RDATA1(Sample_Pos_Read[1]), .RDATA0(Sample_Pos_Read[0]));   /* synthesis lineinfo="@6(820[222],828[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x8C28451EB28F58F59AE12333466655C267AE0000A00000003000000020000000";
    defparam \iCE40UP.sp4k .INIT_1 = "0xD5C210A38EB83999F70A2F5CD28F98F53EB881EB50A313D7CE146C28A999E51E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x4AE1614727AECC28551EB70AFB853AE17F5CAA3DE0A3099925C2447AB1EB2C28";
    defparam \iCE40UP.sp4k .INIT_3 = "0x847A566627AE428F4F5C1666347A0147A8F51A3DAEB815C26CCC50A3F0A3CB85";
    defparam \iCE40UP.sp4k .INIT_4 = "0xD28F8CCC947A65C25AE1CF5C97AE20000147B8F519997333F47A0A3D4000A51E";
    defparam \iCE40UP.sp4k .INIT_5 = "0x999929997851128F0147847AB8F5EA3D4F5C1D702851FAE1B47A1B859E14C5C2";
    defparam \iCE40UP.sp4k .INIT_6 = "0x95C2951E1F5CCCCCD147BB85B47AC851E3D77E1436663666CEB88C285CCCB666";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE14795C273336EB828F57AE1AE1426668851B47A347AC6660AE1A666B0A3851E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x528FE8F52E14151EF147047AA7AE53D7EC28E51E4A3D7000FE14C666C33371EB";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE70AB5C260001EB8D8F5E7AE1851F851F1EBE7AEB5C28666BC28FAE130A371EB";
    defparam \iCE40UP.sp4k .INIT_A = "0xDA3D9000FD704EB85AE161EBB851D0A3E3D71EB813332C288AE1A5C24CCC0C28";
    defparam \iCE40UP.sp4k .INIT_B = "0xFCCCFA3D5000A28FCD700A3D00A3E000C1EB9C28A1EB69998E14751E3AE163D7";
    defparam \iCE40UP.sp4k .INIT_C = "0xCE14128FF7AED28F70A3670A728FB8519F5C3E14B99915C2F999D70AE333C147";
    defparam \iCE40UP.sp4k .INIT_D = "0xD147CD70B9994333C70ABEB8970A09999147C5C2147A7EB8247AE5C2D9990C28";
    defparam \iCE40UP.sp4k .INIT_E = "0xC0A3151E48F5F28FA47A370A0A3D628FA851EA3D5AE1CCCC98F5DB85B999D51E";
    defparam \iCE40UP.sp4k .INIT_F = "0x851E07AE0F5C9333D28FEA3D90A3751EB333D000D8F54AE1E000D51E4EB853D7";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "16";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module Sine_LUT
//

module Sine_LUT (input GND_net, input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  lscc_rom_inst (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(99[99],107[34])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom(RADDR_DEPTH=2048,RADDR_WIDTH=11,RDATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  u_rom (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .Sample_Value({Sample_Value}), 
            .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(340[44],350[47])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455") 
//

module \Sine_LUT_ipgen_lscc_rom_inst(FAMILY="iCE40UP",ADDR_DEPTH=2048,ADDR_WIDTH=11,DATA_WIDTH=16,REGMODE="noreg",INIT_FILE="misc/sin_lut2048_Sine_LUT_copy.mem",INIT_FILE_FORMAT="hex",INIT_MODE="mem_file",BYTE_WIDTH=1,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA40x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA40x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA40x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A40x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A40x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A50x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC3960xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F10x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F00xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C30x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A50x878787878787878787878787870F870F873C873C873C873C873C873C873C873C0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C30x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C3690xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A50x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C3878787870xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E10x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F780x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C690x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E10x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A5780x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC30xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF00xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C70x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F0960x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F00xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D69690x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F00xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F0960x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE10xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F00xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F0960x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F870x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C3690x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D2780xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B4870x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC30x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA630x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A50x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD2780x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE10x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC30x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C30xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C690x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB50x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C3870x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF00x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C30x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F270x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C30x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C30x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C960x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A50x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F80x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F0870xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D2870x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC30x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E1870x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA050xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455")  (input GND_net, 
            input Main_Clock, input VCC_net, output [15:0]Sample_Value, 
            input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[7].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[15] (Sample_Value[15]), 
            .\Sample_Value[14] (Sample_Value[14]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[6].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[13] (Sample_Value[13]), 
            .\Sample_Value[12] (Sample_Value[12]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[5].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[11] (Sample_Value[11]), 
            .\Sample_Value[10] (Sample_Value[10]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[4].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[9] (Sample_Value[9]), 
            .\Sample_Value[8] (Sample_Value[8]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[3].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[7] (Sample_Value[7]), 
            .\Sample_Value[6] (Sample_Value[6]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[2].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[5] (Sample_Value[5]), 
            .\Sample_Value[4] (Sample_Value[4]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[3] (Sample_Value[3]), 
            .\Sample_Value[2] (Sample_Value[2]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  \PRIM_MODE.xADDR[0].xDATA[0].mem_file.mem0  (.GND_net(GND_net), 
            .Main_Clock(Main_Clock), .VCC_net(VCC_net), .\Sample_Value[1] (Sample_Value[1]), 
            .\Sample_Value[0] (Sample_Value[0]), .LUT_Pos({LUT_Pos}));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E",INIT_VALUE_01="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_02="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_03="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_04="0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E",INIT_VALUE_05="0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E",INIT_VALUE_06="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_07="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_08="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_09="0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0A="0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096",INIT_VALUE_0B="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0C="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0D="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0E="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_0F="0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[15] , 
            output \Sample_Value[14] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[15] ), .RDATA3(\Sample_Value[14] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EE00E";
    defparam \iCE40UP.sp4k .INIT_1 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_3 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_5 = "0xF096F096F096F096F096F096F096F096F096F096F01EF01EF01EF01EF01EF01E";
    defparam \iCE40UP.sp4k .INIT_6 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_8 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xF096F096F096F096F096F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_A = "0xF087F087F087F087F087F096F096F096F096F096F096F096F096F096F096F096";
    defparam \iCE40UP.sp4k .INIT_B = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_C = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_D = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_E = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .INIT_F = "0xF087F087F087F087F087F087F087F087F087F087F087F087F087F087F087F087";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E",INIT_VALUE_01="0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E",INIT_VALUE_02="0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C",INIT_VALUE_03="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_04="0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5",INIT_VALUE_05="0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5",INIT_VALUE_06="0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_07="0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E",INIT_VALUE_08="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F",INIT_VALUE_09="0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87",INIT_VALUE_0A="0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87",INIT_VALUE_0B="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0C="0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A",INIT_VALUE_0D="0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A",INIT_VALUE_0E="0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3",INIT_VALUE_0F="0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[13] , 
            output \Sample_Value[12] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[13] ), .RDATA3(\Sample_Value[12] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0xB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EB41EA40E";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C963C963C963C963C963C963C963C963C963C963CB41EB41EB41EB41EB41E";
    defparam \iCE40UP.sp4k .INIT_2 = "0x96A596A596A596A596A596A596A596B496B496B496B496B4963C963C963C963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_4 = "0x96A596A596A596A596A596A596A596A596A596A596A596A596A596A596A596A5";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0F1E0F1E0F1E0F1E0F3C0F3C0F3C0F3C0F3C0F3C87B487B487B496A596A596A5";
    defparam \iCE40UP.sp4k .INIT_6 = "0x0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_7 = "0x0F0F0F0F0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E0F1E";
    defparam \iCE40UP.sp4k .INIT_8 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F0F0F0F0F0F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x0F870F870F870F870F870F870F870F870F870F870F870F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_A = "0x965A965A1ED21ED21ED20FC30FC30FC30FC30FC30FC30F870F870F870F870F87";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_C = "0x965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_D = "0x96C396C396C396D296D296D296D296D2965A965A965A965A965A965A965A965A";
    defparam \iCE40UP.sp4k .INIT_E = "0xD287D287D287D28796C396C396C396C396C396C396C396C396C396C396C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0xD287D287D287D287D287D287D287D287D287D287D287D287D287D287D287D287";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4",INIT_VALUE_01="0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F",INIT_VALUE_02="0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5",INIT_VALUE_03="0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E",INIT_VALUE_04="0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C",INIT_VALUE_05="0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787",INIT_VALUE_06="0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69",INIT_VALUE_07="0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578",INIT_VALUE_08="0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096",INIT_VALUE_09="0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1",INIT_VALUE_0A="0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369",INIT_VALUE_0B="0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E",INIT_VALUE_0C="0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3",INIT_VALUE_0D="0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387",INIT_VALUE_0E="0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A",INIT_VALUE_0F="0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[11] , 
            output \Sample_Value[10] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[11] ), .RDATA3(\Sample_Value[10] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x960F960F960F960F960F961E961E1E961E961E961EB41EB41EB41EB41EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA5A5A5B4A5B4A5B4A5B4A5B4A5B4A5B4A5B4A53CA53C960F960F960F960F960F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x3C1E3C1E3C1E3C1E3C1E3C1E3C1E2D0F2D0F2D0F2D0F2D2DA5A5A5A5A5A5A5A5";
    defparam \iCE40UP.sp4k .INIT_3 = "0x873C873C1EA51EA51EA51EA51EA51EA51EA51EA53C873C873C963C963C963C1E";
    defparam \iCE40UP.sp4k .INIT_4 = "0x878787878787878787878787870F870F873C873C873C873C873C873C873C873C";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3C693C693C693C781E5A1E5A1E5A1E5A1E5A1E5A96D296D296D287C387878787";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA578A578A5782DF02DF02DF02DF02DF03CE13CE13CE13CE13CE13CE13CE13C69";
    defparam \iCE40UP.sp4k .INIT_7 = "0xF096F096E187E187E187E187E187E187E10FE10FE10FE10FA54BA55AA578A578";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5AE15AA55A2D780F780F780F780F781E781E781E781E781E781EF096F096F096";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC378C378C378C378C378C378C3784BF04BF04BF04BF04BF05AE15AE15AE15AE1";
    defparam \iCE40UP.sp4k .INIT_A = "0x1E1E1E3C96B496B496B487A587A587A587A587A587A5C3E1C369C369C369C369";
    defparam \iCE40UP.sp4k .INIT_B = "0x1EC31EC31EC31EC31EC31EC31EC31E0F1E0F1E1E1E1E1E1E1E1E1E1E1E1E1E1E";
    defparam \iCE40UP.sp4k .INIT_C = "0xC396C396C396C31EC31E875A875A875A875A875A875A875A875A1EC31EC31EC3";
    defparam \iCE40UP.sp4k .INIT_D = "0x5A5A5A5A5A5A4B4B4B0F4B0F4B0F4B0FC387C387C387C387C387C387C387C387";
    defparam \iCE40UP.sp4k .INIT_E = "0x960F960F960F960F5AC35AC35AD25AD25AD25AD25AD25AD25AD25AD25A5A5A5A";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D287D287D287D287D287968796879696879687960F960F960F960F960F960F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b01000,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4",INIT_VALUE_01="0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C",INIT_VALUE_02="0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C",INIT_VALUE_03="0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0",INIT_VALUE_04="0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C",INIT_VALUE_05="0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B",INIT_VALUE_06="0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1",INIT_VALUE_07="0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3",INIT_VALUE_08="0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0",INIT_VALUE_09="0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C",INIT_VALUE_0A="0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278",INIT_VALUE_0B="0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D",INIT_VALUE_0C="0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3",INIT_VALUE_0D="0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0",INIT_VALUE_0E="0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3",INIT_VALUE_0F="0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[9] , 
            output \Sample_Value[8] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[9] ), .RDATA3(\Sample_Value[8] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x1EA51EA51EA53C1E3C1E2D0F2D2DA5A5A5B4A5B4960F960F960F961E1EB40EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x963C872D0FA52D962D962D1E3C0F3C2D3C2DB4B4B4B48787870F870F871E873C";
    defparam \iCE40UP.sp4k .INIT_2 = "0x87F087F09669B44BB45A3CD23CD22DA52D2D2D3C2D3C0F1E968796879696963C";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A3C781EE187E187E187E11EA578B4693CE13CE11ED21ED20F4B0F4B0F4B87F0";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69D269D278C3786978697878F0F0F0F0C3C3C30FC31EC31E4B965AA55AA55A3C";
    defparam \iCE40UP.sp4k .INIT_5 = "0xB4F0B478B478A5690F870F960F960F1E1E0F1E2D96B596B496B4872DE14BE14B";
    defparam \iCE40UP.sp4k .INIT_6 = "0x4B5A4B5A4B5AD287D2A5D2B4D23CD23CC32D698769872DD22D5A3C4B3C4BB4E1";
    defparam \iCE40UP.sp4k .INIT_7 = "0x9678B45A2DC32DC32DC32D1E2D1E2D1EB4A5B4A5B4B4B43CF07869E14BC34BC3";
    defparam \iCE40UP.sp4k .INIT_8 = "0x2D3C6978F0E1D2C3D2D2D25AD25A4B874B874B874B3C4B3C4B3CD2A596E196F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xC32DC32D4BA54BB4691E691E3C4BB4C3B4C3B4D2B45AB41E2DA52DA52DA52D3C";
    defparam \iCE40UP.sp4k .INIT_A = "0x782D1E4B96D296D296DA874B870F0F870F960F960F1E5A69D2E1D2E1D2F0D278";
    defparam \iCE40UP.sp4k .INIT_B = "0xA55AA55A2D963C873C873C0F3C3CF0F0F0F0E1E1E169E169E13C69B469B4782D";
    defparam \iCE40UP.sp4k .INIT_C = "0x0F2D0F2D0F2D87B487B4C378C378D2695AE17887781E781E781EE187A5C3A5C3";
    defparam \iCE40UP.sp4k .INIT_D = "0x9696961E961E0F874BC34BC34B4B4B5AC3B4C3B4D2A5D22D96691EF01EF01EF0";
    defparam \iCE40UP.sp4k .INIT_E = "0x1E871E0F1E0F1E1ED2D2D2D2C34BC34BC30F4B874B964B960F5A1E4B96C396C3";
    defparam \iCE40UP.sp4k .INIT_F = "0x87D29687960F960F960F5AD25AD25A5A4B4B4B0FC387C387875A875A875A1EC3";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0110,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4",INIT_VALUE_01="0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F",INIT_VALUE_02="0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396",INIT_VALUE_03="0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3",INIT_VALUE_04="0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3",INIT_VALUE_05="0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A",INIT_VALUE_06="0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E",INIT_VALUE_07="0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0",INIT_VALUE_08="0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F",INIT_VALUE_09="0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0",INIT_VALUE_0A="0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487",INIT_VALUE_0B="0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5",INIT_VALUE_0C="0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C",INIT_VALUE_0D="0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C",INIT_VALUE_0E="0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96",INIT_VALUE_0F="0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[7] , 
            output \Sample_Value[6] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[7] ), .RDATA3(\Sample_Value[6] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x87A53C873C3C8796962D2DA50F1E963C2D973C2D8787873C3C962D2D96870EA4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x5AB4690FF0A5874B0FF0B4D2A5691EC31E78A5D2B4780F0F96A5B41E2DB41E0F";
    defparam \iCE40UP.sp4k .INIT_2 = "0x1EE13C5AA5B41E960F2DB487B43C4BD2D2E1E14B79E05A5AC33C7887692DC396";
    defparam \iCE40UP.sp4k .INIT_3 = "0xA5781E5A8787962D3C96A5B4D24B4BE1F0C3F0784B965A2DC32D69963C7887C3";
    defparam \iCE40UP.sp4k .INIT_4 = "0xC3B4F00F692D87D2965A0F69B487B43C0F1ED2E1C369695AF0B4C31E5A2DA5C3";
    defparam \iCE40UP.sp4k .INIT_5 = "0x0FE196E1B41E2DB4D2C3C34B4BB4F096E12D1E4B86C2873C3C1EA5A5D24B5A5A";
    defparam \iCE40UP.sp4k .INIT_6 = "0x87F1B40F3C3CE1F0D24B4B2DC3B43CD22D69968F1E964B78F04B69A7693CD21E";
    defparam \iCE40UP.sp4k .INIT_7 = "0xE13C1EC387C3873C3C1EE1C378A5783C87D21EE10F2DA51E78F0E1E1D20F1EF0";
    defparam \iCE40UP.sp4k .INIT_8 = "0xB40F7878E1F05A870F4B87781EB4E1C3E15A783CC3871EC31E3C873C78C3690F";
    defparam \iCE40UP.sp4k .INIT_9 = "0x69C3695EF02D2DE18796961F4B69C3B43CD22D4BB42D78F0C3C3D20F1EF887F0";
    defparam \iCE40UP.sp4k .INIT_A = "0xB42D5A5AC3871EC31634872D784BF0962DD23C2DB43C4BD2D28796780F78B487";
    defparam \iCE40UP.sp4k .INIT_B = "0xA54B3C87F0D269A53C69B4780F87D2C3D21E0F6996A51EB4694BF00F3CD2A5A5";
    defparam \iCE40UP.sp4k .INIT_C = "0xC3E169963C4BA54B2D96F0E1F03C2D78B42D5AD2C396964B1E1E87A55AE15A3C";
    defparam \iCE40UP.sp4k .INIT_D = "0x694BE11E3CC3A5A5E970782DB4782DB4D2C3D21E0F4B87965AD2C3A587781E3C";
    defparam \iCE40UP.sp4k .INIT_E = "0x4BD2D287965A0F0FD2E15AB487E1873C5A69D2B40FF01E2DF05A690FA5D23C96";
    defparam \iCE40UP.sp4k .INIT_F = "0x961E4B4BC3961EC31E1EC34B4B9E96C30F874B5A964B1E96C3C3C31E1E5A870F";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0100,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4",INIT_VALUE_01="0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E",INIT_VALUE_02="0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A",INIT_VALUE_03="0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C",INIT_VALUE_04="0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369",INIT_VALUE_05="0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1",INIT_VALUE_06="0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C",INIT_VALUE_07="0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B",INIT_VALUE_08="0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969",INIT_VALUE_09="0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D",INIT_VALUE_0A="0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3",INIT_VALUE_0B="0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278",INIT_VALUE_0C="0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69",INIT_VALUE_0D="0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3",INIT_VALUE_0E="0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5",INIT_VALUE_0F="0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[5] , 
            output \Sample_Value[4] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[5] ), .RDATA3(\Sample_Value[4] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x691EA5E1B469A5693CE10FDE1E1E879686A4962D872D3C872D963C3C2D3CA4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0x87D29696960F4BE35A69C3A5D2B487781EF00F3C0F2DD2E1E349F8436996781E";
    defparam \iCE40UP.sp4k .INIT_2 = "0xA5DABC16784BE187B6498F611EBC4B78D2B487780EE01E2DC3E1D26B4B971E5A";
    defparam \iCE40UP.sp4k .INIT_3 = "0x5A8F87C7F07969B43C5AA5967AD04B3C87E1960F4BC35A0FA5E1B43C69F0783C";
    defparam \iCE40UP.sp4k .INIT_4 = "0x69C35A2D87AD5AC3692DB4BC69D21E7887B45AD22D78B4B479C22D4B96A5C369";
    defparam \iCE40UP.sp4k .INIT_5 = "0x5A96A5B4F8160F78D2DA2DF0787AE11E1EB4C396A468784BC3A51EA74B4FB4E1";
    defparam \iCE40UP.sp4k .INIT_6 = "0xA46869D296D269F03C5AC3783C78E1D21EF04352B478695A96F049D0781E873C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xB44B5A5AA53C5AB487963CD2C3F0B469694B960F692DB4874B87B4A5A7495A4B";
    defparam \iCE40UP.sp4k .INIT_8 = "0x5E29D25A2D1ED21E694B960F692DD2693CF0C3B41E96A5D25AC3A5A5D22D6969";
    defparam \iCE40UP.sp4k .INIT_9 = "0xE18729B096F069A5D2E12CA487F078B4C3E13CE1C3A569F096B469B45261A52D";
    defparam \iCE40UP.sp4k .INIT_A = "0x2D2F875E3C5AE12D52613C9687D27887E1E54BF0B4B50FE1F1865AD2A5961EC3";
    defparam \iCE40UP.sp4k .INIT_B = "0x965A4B2DE934D2D24BE1A5B41ED287E169B4D2D3694BA53C1E5BA54B693CD278";
    defparam \iCE40UP.sp4k .INIT_C = "0x69F0D2C35A78A50F2D3C960F1E782DC3E5B05A96C3A569D2F0E91E3EA51F3C69";
    defparam \iCE40UP.sp4k .INIT_D = "0x2D9EB46D3C78874B07701EE1B4D22DE187D31F68D629781EE12DD3865AB5E1C3";
    defparam \iCE40UP.sp4k .INIT_E = "0x6996F12C7C29B4780F4B0FC387F01EE1B4D23C5AA5692D7C960F96961EB487A5";
    defparam \iCE40UP.sp4k .INIT_F = "0x4BC3C3C34B96C31E1E4B964B16521E9687870FB7C3785A69D2695A786987E187";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b010,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4",INIT_VALUE_01="0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A",INIT_VALUE_02="0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1",INIT_VALUE_03="0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E",INIT_VALUE_04="0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA",INIT_VALUE_05="0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78",INIT_VALUE_06="0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C",INIT_VALUE_07="0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7",INIT_VALUE_08="0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0",INIT_VALUE_09="0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E",INIT_VALUE_0A="0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63",INIT_VALUE_0B="0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1",INIT_VALUE_0C="0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5",INIT_VALUE_0D="0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27",INIT_VALUE_0E="0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8",INIT_VALUE_0F="0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[3] , 
            output \Sample_Value[2] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[3] ), .RDATA3(\Sample_Value[2] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x3C7C4BC3C3B43C4BB47C03034BF0F0B54A86A7D03CE996BE2D8F87961EA5A4A4";
    defparam \iCE40UP.sp4k .INIT_1 = "0xB5E0787D2DA5C914960FD2960F0F4BB4962DF2D42D4B69F0D00D16164BF1F50A";
    defparam \iCE40UP.sp4k .INIT_2 = "0x34713452C3A5C396D0C1343425472F585A2D5A7A0ECE4B975BC2941DE02CE1F1";
    defparam \iCE40UP.sp4k .INIT_3 = "0x34079292E06A4BA56DB81F6894C1B49E872FAD352D961EA73CBC2D0F0F3C1F4E";
    defparam \iCE40UP.sp4k .INIT_4 = "0xF1CA3CE15243F6183CB44307872D69F00F5AB48FF8651E78A4A4C36B69B60FDA";
    defparam \iCE40UP.sp4k .INIT_5 = "0x3D68F02D7061BC253461F8255859965E5A3ED2782E48E1872DA5C581831A0F78";
    defparam \iCE40UP.sp4k .INIT_6 = "0xC22C5A1E7CB0B4DA1E791EC3B4E13CEBB44B56215BA4D3865BCAD1483D2CB56C";
    defparam \iCE40UP.sp4k .INIT_7 = "0xCB25B43CD2F37C0B0F96E15BC3873C7A1EB4F069F2850F5AAD1687BD494969C7";
    defparam \iCE40UP.sp4k .INIT_8 = "0x29291EDB5B860FA5F41AF06987D2C3E53C1E78AD0F96E30DB4FCD2C33D4A69F0";
    defparam \iCE40UP.sp4k .INIT_9 = "0xCB43B821AD35BC16AD52A648D22DC37DD278873C87E9D2B5E3D0A5873443693E";
    defparam \iCE40UP.sp4k .INIT_A = "0x1C853A184B5A781E4721B4E1A5C796A7A1A9F14AC268D34AE068F04BCB61DA63";
    defparam \iCE40UP.sp4k .INIT_B = "0x69D63C6D525287E1F16AD21F0FA569F01E4B2C0EC3D2F681A42CC378F8350FE1";
    defparam \iCE40UP.sp4k .INIT_C = "0x0FC34B0FC3D3875E4B965BCA1E4FD29792388F616BD12D5A70659494C20E0FB5";
    defparam \iCE40UP.sp4k .INIT_D = "0x7043928BAD342D9E0737A5E5A54B4FA14A2EC2C2B0383C963C5AC2A4C2E88F27";
    defparam \iCE40UP.sp4k .INIT_E = "0x2DF88686B00B69F04B2DF4B2964B2DD20F0FB496960F39824B5AE1EBDA7078F8";
    defparam \iCE40UP.sp4k .INIT_F = "0x875A1E964B1F96D7C3795EB02516F0DA2DF00C0CD2E3C32D3CD22D3CC3E3FA05";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00") 
//

module \Sine_LUT_ipgen_lscc_rom_inst_core(FAMILY="iCE40UP",DATA_WIDTH=32'b010,GSR="",INIT_MODE="mem_file",POSx=32'b0,POSy=32'b0,MEM_SIZE="16,2048",MEM_ID="Sine_LUT",INIT_VALUE_00="0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44",INIT_VALUE_01="0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA",INIT_VALUE_02="0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE",INIT_VALUE_03="0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA",INIT_VALUE_04="0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077",INIT_VALUE_05="0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966",INIT_VALUE_06="0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00",INIT_VALUE_07="0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933",INIT_VALUE_08="0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF",INIT_VALUE_09="0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC",INIT_VALUE_0A="0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500",INIT_VALUE_0B="0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966",INIT_VALUE_0C="0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE",INIT_VALUE_0D="0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555",INIT_VALUE_0E="0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177",INIT_VALUE_0F="0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455",INIT_VALUE_10="0x00",INIT_VALUE_11="0x00",INIT_VALUE_12="0x00",INIT_VALUE_13="0x00",INIT_VALUE_14="0x00",INIT_VALUE_15="0x00",INIT_VALUE_16="0x00",INIT_VALUE_17="0x00",INIT_VALUE_18="0x00",INIT_VALUE_19="0x00",INIT_VALUE_1A="0x00",INIT_VALUE_1B="0x00",INIT_VALUE_1C="0x00",INIT_VALUE_1D="0x00",INIT_VALUE_1E="0x00",INIT_VALUE_1F="0x00",INIT_VALUE_20="0x00",INIT_VALUE_21="0x00",INIT_VALUE_22="0x00",INIT_VALUE_23="0x00",INIT_VALUE_24="0x00",INIT_VALUE_25="0x00",INIT_VALUE_26="0x00",INIT_VALUE_27="0x00",INIT_VALUE_28="0x00",INIT_VALUE_29="0x00",INIT_VALUE_2A="0x00",INIT_VALUE_2B="0x00",INIT_VALUE_2C="0x00",INIT_VALUE_2D="0x00",INIT_VALUE_2E="0x00",INIT_VALUE_2F="0x00",INIT_VALUE_30="0x00",INIT_VALUE_31="0x00",INIT_VALUE_32="0x00",INIT_VALUE_33="0x00",INIT_VALUE_34="0x00",INIT_VALUE_35="0x00",INIT_VALUE_36="0x00",INIT_VALUE_37="0x00",INIT_VALUE_38="0x00",INIT_VALUE_39="0x00",INIT_VALUE_3A="0x00",INIT_VALUE_3B="0x00",INIT_VALUE_3C="0x00",INIT_VALUE_3D="0x00",INIT_VALUE_3E="0x00",INIT_VALUE_3F="0x00")  (input GND_net, 
            input Main_Clock, input VCC_net, output \Sample_Value[1] , 
            output \Sample_Value[0] , input [10:0]LUT_Pos);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=63, LSE_LCOL=222, LSE_RCOL=71, LSE_LLINE=708, LSE_RLINE=716 *) EBR_B \iCE40UP.sp4k  (.RADDR10(LUT_Pos[10]), 
            .RADDR9(LUT_Pos[9]), .RADDR8(LUT_Pos[8]), .RADDR7(LUT_Pos[7]), 
            .RADDR6(LUT_Pos[6]), .RADDR5(LUT_Pos[5]), .RADDR4(LUT_Pos[4]), 
            .RADDR3(LUT_Pos[3]), .RADDR2(LUT_Pos[2]), .RADDR1(LUT_Pos[1]), 
            .RADDR0(LUT_Pos[0]), .WADDR10(LUT_Pos[10]), .WADDR9(LUT_Pos[9]), 
            .WADDR8(LUT_Pos[8]), .WADDR7(LUT_Pos[7]), .WADDR6(LUT_Pos[6]), 
            .WADDR5(LUT_Pos[5]), .WADDR4(LUT_Pos[4]), .WADDR3(LUT_Pos[3]), 
            .WADDR2(LUT_Pos[2]), .WADDR1(LUT_Pos[1]), .WADDR0(LUT_Pos[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(GND_net), .WDATA6(GND_net), 
            .WDATA5(GND_net), .WDATA4(GND_net), .WDATA3(GND_net), .WDATA2(GND_net), 
            .WDATA1(GND_net), .WDATA0(GND_net), .RCLKE(VCC_net), .RCLK(Main_Clock), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(Main_Clock), .WE(GND_net), 
            .RDATA11(\Sample_Value[1] ), .RDATA3(\Sample_Value[0] ));   /* synthesis lineinfo="@10(708[222],716[71])"*/
    defparam \iCE40UP.sp4k .INIT_0 = "0x0BBBCB774BFFD3EE3B883211B4FFCA662ECC49DD2755514477005EBB3CFFAE44";
    defparam \iCE40UP.sp4k .INIT_1 = "0xA4EEA82269FF451187FFAF55AD775FAA7BCC9900BD66D2FF94DD7077EE0082AA";
    defparam \iCE40UP.sp4k .INIT_2 = "0x06667255B6DDF1EED5881766213349DDEB55C1DD20222ECCC6AA48CCA4EE68EE";
    defparam \iCE40UP.sp4k .INIT_3 = "0x716629BB8C44D3EE23116CAA94DD7344CD11660096FF1CDD3566E799EB550AAA";
    defparam \iCE40UP.sp4k .INIT_4 = "0x6066E977707781991EFF6711F0FF8F7778FF47333033F3CCC2EED588C5997077";
    defparam \iCE40UP.sp4k .INIT_5 = "0x6ACC4FBB473377007700743348CC2B999D44D2FF84CC6BDDDF22909929BBF966";
    defparam \iCE40UP.sp4k .INIT_6 = "0xE2CC3EDD9B224377CA66F6997DAA5144CB772133C6AAE8660666C0CCAC66AA00";
    defparam \iCE40UP.sp4k .INIT_7 = "0x3744D2FF84CCA933FD22EC223DEE1CDD8F77BE558D55D6BB716626445C99A933";
    defparam \iCE40UP.sp4k .INIT_8 = "0xA3994622E866B6DD1BAAD7AA1FEE83BBCB777344FB4459CC1233B4FFCE2269FF";
    defparam \iCE40UP.sp4k .INIT_9 = "0x5366303306667166365548CC3DEEA822EB55F69935662CEE9D44C7BB743359CC";
    defparam \iCE40UP.sp4k .INIT_A = "0x49DD9099BF446DBB1233B4FF9B224D992133E2CCEE00EE002ECC2FDD65335500";
    defparam \iCE40UP.sp4k .INIT_B = "0x3A99BA113477FC33C0CC2ECCE1FF1FEEF0FF6E8887FF1899E0EE79EE6066F966";
    defparam \iCE40UP.sp4k .INIT_C = "0x7DAA7E99CA6683BB96FF66003B88EC2292BB63554C88BC77132249DDE866E0EE";
    defparam \iCE40UP.sp4k .INIT_D = "0x5277213336554733404438BB7DAA29BB48CC8E66BA11F877D6BBE4AA06660555";
    defparam \iCE40UP.sp4k .INIT_E = "0x7700E0EE92BBB4FFDB669900ED33AF555BEE5FAA1EFF2A8869FF514452776177";
    defparam \iCE40UP.sp4k .INIT_F = "0xC3FFA7DDEE00A8224EAA29BB47333566D2FFC488CD11BC772DFF3DEE0DDD1455";
    defparam \iCE40UP.sp4k .DATA_WIDTH_W = "2";
    defparam \iCE40UP.sp4k .DATA_WIDTH_R = "2";
    
endmodule

//
// Verilog Description of module \Adder(DIVISOR_BITS=11)_U1 
//

module \Adder(DIVISOR_BITS=11)_U1  (output \SM_Adder[0] , input reset_n_c, 
            input \Adder_Start[0] , input Main_Clock, input Adder_Clear, 
            input GND_net, output \Adder_Total[0][5] , output _28, output \Adder_Total[0][6] , 
            output _27, output \Adder_Total[0][0] , output \Adder_Total[0][3] , 
            output _30, output \Adder_Total[0][4] , output _29, output \Adder_Total[0][1] , 
            output _32, output \Adder_Total[0][2] , output _31, output _33, 
            output \Adder_Total[0][24] , output \Adder_Total[0][23] , output _2, 
            output \Adder_Total[0][21] , output \Adder_Total[0][22] , output \Adder_Total[0][19] , 
            output _14, output \Adder_Total[0][20] , output \Adder_Total[0][17] , 
            output _16, output \Adder_Total[0][18] , output _15, output \Adder_Total[0][15] , 
            output _18, output \Adder_Total[0][16] , output _17, output \Adder_Total[0][13] , 
            output _20, output \Adder_Total[0][14] , output _19, input [10:0]\Adder_Mult[0] , 
            input [15:0]Sample_Value, output n23, output n22, output n21, 
            output n20, output n19, output n18, output n17, output n16, 
            output n15, output n14, output n13, output n12, output n11, 
            output n10, output n9, output n8, output n7, output n6, 
            output n5, output n4, output n3, output \Adder_Total[0][11] , 
            output _22, output \Adder_Total[0][12] , output _21, input n7255, 
            input n7254, input n7253, input n7252, input n7251, input n7250, 
            input n7249, input n7248, input n7247, input n7246, input n7245, 
            output _23, input n7244, output _24, input n7243, output _25, 
            input n7242, output _26, input n7241, input n7240, input n7239, 
            input n7238, input n7237, input n7236, output \Adder_Total[0][10] , 
            output \Adder_Total[0][9] , output \Adder_Total[0][8] , output \Adder_Total[0][7] , 
            input n7209);
    
    (* is_clock=1 *) wire Main_Clock;   /* synthesis lineinfo="@11(18[7],18[17])"*/
    
    wire n3678;
    wire [1:0]n8_c;
    wire [31:0]n167;
    
    wire n6932, n6938, n6927, n8718, n12819, n8720, n6963, n8716, 
        n12816, n8714, n12813, n12792, n6946, n8736, n12846, n8734, 
        n12843, n8732, n12840, n8730, n12837, n8728, n12834, n6944, 
        n8726, n12831, n6942, n6936, n6925, n6934, n6923, n6921, 
        n6919, n8724, n12828, n6917, n6915, n6913, n6910, n6908, 
        n6906, n6904, n6902, n6900, n6898, n6896, n6894, n8722, 
        n12825, n12822, VCC_net, GND_net_c;
    
    (* lut_function="(A+!(B))" *) LUT4 i1194_2_lut_2_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .Z(n3678));
    defparam i1194_2_lut_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i5191_3_lut_3_lut (.A(\SM_Adder[0] ), 
            .B(reset_n_c), .C(\Adder_Start[0] ), .Z(n8_c[0]));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5191_3_lut_3_lut.INIT = "0x4040";
    (* lut_function="(A (B))" *) LUT4 i5090_2_lut (.A(n167[18]), .B(reset_n_c), 
            .Z(n6932));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5090_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i0 (.D(n6963), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][0] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i0.REGSET = "RESET";
    defparam o_Accumulator__i0.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5103_2_lut (.A(n167[21]), .B(reset_n_c), 
            .Z(n6938));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5103_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5079_2_lut (.A(n167[17]), .B(reset_n_c), 
            .Z(n6927));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5079_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\Adder_Total[0][5] ), .C0(_28), 
        .D0(n8718), .CI0(n8718), .A1(GND_net), .B1(\Adder_Total[0][6] ), 
        .C1(_27), .D1(n12819), .CI1(n12819), .CO0(n12819), .CO1(n8720), 
        .S0(n167[5]), .S1(n167[6]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i24 (.D(n6946), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][24] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i24.REGSET = "RESET";
    defparam o_Accumulator__i24.SRMODE = "ASYNC";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\Adder_Total[0][3] ), .C0(_30), 
        .D0(n8716), .CI0(n8716), .A1(GND_net), .B1(\Adder_Total[0][4] ), 
        .C1(_29), .D1(n12816), .CI1(n12816), .CO0(n12816), .CO1(n8718), 
        .S0(n167[3]), .S1(n167[4]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(\Adder_Total[0][1] ), .C0(_32), 
        .D0(n8714), .CI0(n8714), .A1(GND_net), .B1(\Adder_Total[0][2] ), 
        .C1(_31), .D1(n12813), .CI1(n12813), .CO0(n12813), .CO1(n8716), 
        .S0(n167[1]), .S1(n167[2]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\Adder_Total[0][0] ), .C1(_33), .D1(n12792), .CI1(n12792), 
        .CO0(n12792), .CO1(n8714), .S1(n167[0]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i23 (.D(n6944), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][23] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i23.REGSET = "RESET";
    defparam o_Accumulator__i23.SRMODE = "ASYNC";
    FA2 add_7_add_5_25 (.A0(GND_net), .B0(\Adder_Total[0][23] ), .C0(_2), 
        .D0(n8736), .CI0(n8736), .A1(GND_net), .B1(\Adder_Total[0][24] ), 
        .C1(_2), .D1(n12846), .CI1(n12846), .CO0(n12846), .S0(n167[23]), 
        .S1(n167[24]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_25.INIT0 = "0xc33c";
    defparam add_7_add_5_25.INIT1 = "0xc33c";
    FA2 add_7_add_5_23 (.A0(GND_net), .B0(\Adder_Total[0][21] ), .C0(_2), 
        .D0(n8734), .CI0(n8734), .A1(GND_net), .B1(\Adder_Total[0][22] ), 
        .C1(_2), .D1(n12843), .CI1(n12843), .CO0(n12843), .CO1(n8736), 
        .S0(n167[21]), .S1(n167[22]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_23.INIT0 = "0xc33c";
    defparam add_7_add_5_23.INIT1 = "0xc33c";
    FA2 add_7_add_5_21 (.A0(GND_net), .B0(\Adder_Total[0][19] ), .C0(_14), 
        .D0(n8732), .CI0(n8732), .A1(GND_net), .B1(\Adder_Total[0][20] ), 
        .C1(_2), .D1(n12840), .CI1(n12840), .CO0(n12840), .CO1(n8734), 
        .S0(n167[19]), .S1(n167[20]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_21.INIT0 = "0xc33c";
    defparam add_7_add_5_21.INIT1 = "0xc33c";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\Adder_Total[0][17] ), .C0(_16), 
        .D0(n8730), .CI0(n8730), .A1(GND_net), .B1(\Adder_Total[0][18] ), 
        .C1(_15), .D1(n12837), .CI1(n12837), .CO0(n12837), .CO1(n8732), 
        .S0(n167[17]), .S1(n167[18]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\Adder_Total[0][15] ), .C0(_18), 
        .D0(n8728), .CI0(n8728), .A1(GND_net), .B1(\Adder_Total[0][16] ), 
        .C1(_17), .D1(n12834), .CI1(n12834), .CO0(n12834), .CO1(n8730), 
        .S0(n167[15]), .S1(n167[16]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i22 (.D(n6942), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][22] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i22.REGSET = "RESET";
    defparam o_Accumulator__i22.SRMODE = "ASYNC";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\Adder_Total[0][13] ), .C0(_20), 
        .D0(n8726), .CI0(n8726), .A1(GND_net), .B1(\Adder_Total[0][14] ), 
        .C1(_19), .D1(n12831), .CI1(n12831), .CO0(n12831), .CO1(n8728), 
        .S0(n167[13]), .S1(n167[14]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5107_2_lut (.A(n167[22]), .B(reset_n_c), 
            .Z(n6942));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5107_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i21 (.D(n6938), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][21] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i21.REGSET = "RESET";
    defparam o_Accumulator__i21.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i20 (.D(n6936), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][20] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i20.REGSET = "RESET";
    defparam o_Accumulator__i20.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5108_2_lut (.A(n167[23]), .B(reset_n_c), 
            .Z(n6944));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5108_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i19 (.D(n6934), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][19] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i19.REGSET = "RESET";
    defparam o_Accumulator__i19.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5131_2_lut (.A(n167[0]), .B(reset_n_c), 
            .Z(n6963));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5131_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5078_2_lut (.A(n167[16]), .B(reset_n_c), 
            .Z(n6925));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5078_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i18 (.D(n6932), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][18] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i18.REGSET = "RESET";
    defparam o_Accumulator__i18.SRMODE = "ASYNC";
    MAC16 mult_3 (.CLK(GND_net), .CE(GND_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(GND_net), .A14(GND_net), .A13(GND_net), .A12(GND_net), 
          .A11(GND_net), .A10(\Adder_Mult[0] [10]), .A9(\Adder_Mult[0] [9]), 
          .A8(\Adder_Mult[0] [8]), .A7(\Adder_Mult[0] [7]), .A6(\Adder_Mult[0] [6]), 
          .A5(\Adder_Mult[0] [5]), .A4(\Adder_Mult[0] [4]), .A3(\Adder_Mult[0] [3]), 
          .A2(\Adder_Mult[0] [2]), .A1(\Adder_Mult[0] [1]), .A0(\Adder_Mult[0] [0]), 
          .B15(Sample_Value[15]), .B14(Sample_Value[14]), .B13(Sample_Value[13]), 
          .B12(Sample_Value[12]), .B11(Sample_Value[11]), .B10(Sample_Value[10]), 
          .B9(Sample_Value[9]), .B8(Sample_Value[8]), .B7(Sample_Value[7]), 
          .B6(Sample_Value[6]), .B5(Sample_Value[5]), .B4(Sample_Value[4]), 
          .B3(Sample_Value[3]), .B2(Sample_Value[2]), .B1(Sample_Value[1]), 
          .B0(Sample_Value[0]), .D15(GND_net), .D14(GND_net), .D13(GND_net), 
          .D12(GND_net), .D11(GND_net), .D10(GND_net), .D9(GND_net), 
          .D8(GND_net), .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), 
          .D3(GND_net), .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(GND_net), 
          .IRSTBOT(GND_net), .ORSTTOP(GND_net), .ORSTBOT(GND_net), .OLOADTOP(GND_net), 
          .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), 
          .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), 
          .SIGNEXTIN(GND_net), .O31(n3), .O30(n4), .O29(n5), .O28(n6), 
          .O27(n7), .O26(n8), .O25(n9), .O24(n10), .O23(n11), .O22(n12), 
          .O21(n13), .O20(n14), .O19(n15), .O18(n16), .O17(n17), .O16(n18), 
          .O15(n19), .O14(n20), .O13(n21), .O12(n22), .O11(n23));   /* synthesis lineinfo="@3(40[25],40[46])"*/
    defparam mult_3.NEG_TRIGGER = "0b0";
    defparam mult_3.A_REG = "0b0";
    defparam mult_3.B_REG = "0b0";
    defparam mult_3.C_REG = "0b0";
    defparam mult_3.D_REG = "0b0";
    defparam mult_3.TOP_8x8_MULT_REG = "0b0";
    defparam mult_3.BOT_8x8_MULT_REG = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam mult_3.PIPELINE_16x16_MULT_REG2 = "0b0";
    defparam mult_3.TOPOUTPUT_SELECT = "0b11";
    defparam mult_3.TOPADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.TOPADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.TOPADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.BOTOUTPUT_SELECT = "0b11";
    defparam mult_3.BOTADDSUB_LOWERINPUT = "0b00";
    defparam mult_3.BOTADDSUB_UPPERINPUT = "0b0";
    defparam mult_3.BOTADDSUB_CARRYSELECT = "0b00";
    defparam mult_3.MODE_8x8 = "0b0";
    defparam mult_3.A_SIGNED = "0b1";
    defparam mult_3.B_SIGNED = "0b1";
    (* lut_function="(A (B))" *) LUT4 i5077_2_lut (.A(n167[15]), .B(reset_n_c), 
            .Z(n6923));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5077_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5076_2_lut (.A(n167[14]), .B(reset_n_c), 
            .Z(n6921));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5076_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i17 (.D(n6927), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][17] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i17.REGSET = "RESET";
    defparam o_Accumulator__i17.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5075_2_lut (.A(n167[13]), .B(reset_n_c), 
            .Z(n6919));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5075_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res3__i21 (.D(n7255), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_2));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i21.REGSET = "RESET";
    defparam Working_Total_res1_res3__i21.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\Adder_Total[0][11] ), .C0(_22), 
        .D0(n8724), .CI0(n8724), .A1(GND_net), .B1(\Adder_Total[0][12] ), 
        .C1(_21), .D1(n12828), .CI1(n12828), .CO0(n12828), .CO1(n8726), 
        .S0(n167[11]), .S1(n167[12]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5074_2_lut (.A(n167[12]), .B(reset_n_c), 
            .Z(n6917));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5074_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5073_2_lut (.A(n167[11]), .B(reset_n_c), 
            .Z(n6915));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5073_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5070_2_lut (.A(n167[10]), .B(reset_n_c), 
            .Z(n6913));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5070_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res3__i20 (.D(n7254), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_14));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i20.REGSET = "RESET";
    defparam Working_Total_res1_res3__i20.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i19 (.D(n7253), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_15));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i19.REGSET = "RESET";
    defparam Working_Total_res1_res3__i19.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i18 (.D(n7252), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_16));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i18.REGSET = "RESET";
    defparam Working_Total_res1_res3__i18.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i17 (.D(n7251), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_17));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i17.REGSET = "RESET";
    defparam Working_Total_res1_res3__i17.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i16 (.D(n7250), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_18));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i16.REGSET = "RESET";
    defparam Working_Total_res1_res3__i16.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i15 (.D(n7249), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_19));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i15.REGSET = "RESET";
    defparam Working_Total_res1_res3__i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i14 (.D(n7248), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_20));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i14.REGSET = "RESET";
    defparam Working_Total_res1_res3__i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i13 (.D(n7247), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_21));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i13.REGSET = "RESET";
    defparam Working_Total_res1_res3__i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i12 (.D(n7246), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_22));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i12.REGSET = "RESET";
    defparam Working_Total_res1_res3__i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i11 (.D(n7245), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_23));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i11.REGSET = "RESET";
    defparam Working_Total_res1_res3__i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i10 (.D(n7244), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_24));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i10.REGSET = "RESET";
    defparam Working_Total_res1_res3__i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i9 (.D(n7243), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_25));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i9.REGSET = "RESET";
    defparam Working_Total_res1_res3__i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i8 (.D(n7242), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_26));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i8.REGSET = "RESET";
    defparam Working_Total_res1_res3__i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i7 (.D(n7241), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_27));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i7.REGSET = "RESET";
    defparam Working_Total_res1_res3__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i6 (.D(n7240), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_28));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i6.REGSET = "RESET";
    defparam Working_Total_res1_res3__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i5 (.D(n7239), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_29));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i5.REGSET = "RESET";
    defparam Working_Total_res1_res3__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5064_2_lut (.A(n167[9]), .B(reset_n_c), 
            .Z(n6910));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5064_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res3__i4 (.D(n7238), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_30));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i4.REGSET = "RESET";
    defparam Working_Total_res1_res3__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ Working_Total_res1_res3__i3 (.D(n7237), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_31));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i3.REGSET = "RESET";
    defparam Working_Total_res1_res3__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5063_2_lut (.A(n167[8]), .B(reset_n_c), 
            .Z(n6908));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5063_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res3__i2 (.D(n7236), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_32));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i2.REGSET = "RESET";
    defparam Working_Total_res1_res3__i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i16 (.D(n6925), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][16] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i16.REGSET = "RESET";
    defparam o_Accumulator__i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i15 (.D(n6923), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][15] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i15.REGSET = "RESET";
    defparam o_Accumulator__i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i14 (.D(n6921), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][14] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i14.REGSET = "RESET";
    defparam o_Accumulator__i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i13 (.D(n6919), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][13] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i13.REGSET = "RESET";
    defparam o_Accumulator__i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i12 (.D(n6917), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][12] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i12.REGSET = "RESET";
    defparam o_Accumulator__i12.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5102_2_lut (.A(n167[20]), .B(reset_n_c), 
            .Z(n6936));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5102_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i11 (.D(n6915), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][11] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i11.REGSET = "RESET";
    defparam o_Accumulator__i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i10 (.D(n6913), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][10] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i10.REGSET = "RESET";
    defparam o_Accumulator__i10.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5062_2_lut (.A(n167[7]), .B(reset_n_c), 
            .Z(n6906));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5062_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5061_2_lut (.A(n167[6]), .B(reset_n_c), 
            .Z(n6904));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5061_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5060_2_lut (.A(n167[5]), .B(reset_n_c), 
            .Z(n6902));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5060_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i9 (.D(n6910), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][9] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i9.REGSET = "RESET";
    defparam o_Accumulator__i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i8 (.D(n6908), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][8] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i8.REGSET = "RESET";
    defparam o_Accumulator__i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i7 (.D(n6906), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][7] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i7.REGSET = "RESET";
    defparam o_Accumulator__i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i6 (.D(n6904), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][6] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i6.REGSET = "RESET";
    defparam o_Accumulator__i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i5 (.D(n6902), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][5] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i5.REGSET = "RESET";
    defparam o_Accumulator__i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i4 (.D(n6900), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][4] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i4.REGSET = "RESET";
    defparam o_Accumulator__i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i3 (.D(n6898), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][3] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i3.REGSET = "RESET";
    defparam o_Accumulator__i3.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5059_2_lut (.A(n167[4]), .B(reset_n_c), 
            .Z(n6900));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5059_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i2 (.D(n6896), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][2] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i2.REGSET = "RESET";
    defparam o_Accumulator__i2.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5058_2_lut (.A(n167[3]), .B(reset_n_c), 
            .Z(n6898));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5058_2_lut.INIT = "0x8888";
    FD1P3XZ Working_Total_res1_res3__i1 (.D(n7209), .SP(VCC_net), .CK(Main_Clock), 
            .SR(GND_net_c), .Q(_33));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam Working_Total_res1_res3__i1.REGSET = "RESET";
    defparam Working_Total_res1_res3__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i5057_2_lut (.A(n167[2]), .B(reset_n_c), 
            .Z(n6896));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5057_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ o_Accumulator__i1 (.D(n6894), 
            .SP(n3678), .CK(Main_Clock), .SR(Adder_Clear), .Q(\Adder_Total[0][1] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam o_Accumulator__i1.REGSET = "RESET";
    defparam o_Accumulator__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i5053_2_lut (.A(n167[1]), .B(reset_n_c), 
            .Z(n6894));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5053_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\Adder_Total[0][9] ), .C0(_24), 
        .D0(n8722), .CI0(n8722), .A1(GND_net), .B1(\Adder_Total[0][10] ), 
        .C1(_23), .D1(n12825), .CI1(n12825), .CO0(n12825), .CO1(n8724), 
        .S0(n167[9]), .S1(n167[10]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5091_2_lut (.A(n167[19]), .B(reset_n_c), 
            .Z(n6934));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5091_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i5109_2_lut (.A(n167[24]), .B(reset_n_c), 
            .Z(n6946));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam i5109_2_lut.INIT = "0x8888";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\Adder_Total[0][7] ), .C0(_26), 
        .D0(n8720), .CI0(n8720), .A1(GND_net), .B1(\Adder_Total[0][8] ), 
        .C1(_25), .D1(n12822), .CI1(n12822), .CO0(n12822), .CO1(n8722), 
        .S0(n167[7]), .S1(n167[8]));   /* synthesis lineinfo="@3(50[24],50[72])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=35, LSE_RCOL=4, LSE_LLINE=81, LSE_RLINE=90 *) FD1P3XZ SM_Adder__i0 (.D(n8_c[0]), 
            .SP(VCC_net), .CK(Main_Clock), .SR(Adder_Clear), .Q(\SM_Adder[0] ));   /* synthesis lineinfo="@3(28[3],56[6])"*/
    defparam SM_Adder__i0.REGSET = "RESET";
    defparam SM_Adder__i0.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net));
    
endmodule
