
noret.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b4e4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  0800b674  0800b674  0001b674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000018  0800b744  0800b744  0001b744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          000000c8  0800b75c  0800b75c  0001b75c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b824  0800b824  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b824  0800b824  0001b824  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b828  0800b828  0001b828  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800b82c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          0000086c  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200008fc  200008fc  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000034  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .comment      0000009e  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
 14 .debug_line   0001b2d7  00000000  00000000  00020162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   0002a31b  00000000  00000000  0003b439  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000076d0  00000000  00000000  00065754  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001720  00000000  00000000  0006ce28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf8cc  00000000  00000000  0006e548  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_ranges 00001738  00000000  00000000  0013de18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  000236a3  00000000  00000000  0013f550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005a48  00000000  00000000  00162bf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00007bb7  00000000  00000000  0016863c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <deregister_tm_clones>:
 8000190:	4803      	ldr	r0, [pc, #12]	; (80001a0 <deregister_tm_clones+0x10>)
 8000192:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <deregister_tm_clones+0x14>)
 8000194:	4283      	cmp	r3, r0
 8000196:	d002      	beq.n	800019e <deregister_tm_clones+0xe>
 8000198:	4b03      	ldr	r3, [pc, #12]	; (80001a8 <deregister_tm_clones+0x18>)
 800019a:	b103      	cbz	r3, 800019e <deregister_tm_clones+0xe>
 800019c:	4718      	bx	r3
 800019e:	4770      	bx	lr
 80001a0:	20000090 	.word	0x20000090
 80001a4:	20000090 	.word	0x20000090
 80001a8:	00000000 	.word	0x00000000

080001ac <register_tm_clones>:
 80001ac:	4805      	ldr	r0, [pc, #20]	; (80001c4 <register_tm_clones+0x18>)
 80001ae:	4906      	ldr	r1, [pc, #24]	; (80001c8 <register_tm_clones+0x1c>)
 80001b0:	1a0b      	subs	r3, r1, r0
 80001b2:	0fd9      	lsrs	r1, r3, #31
 80001b4:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 80001b8:	1049      	asrs	r1, r1, #1
 80001ba:	d002      	beq.n	80001c2 <register_tm_clones+0x16>
 80001bc:	4b03      	ldr	r3, [pc, #12]	; (80001cc <register_tm_clones+0x20>)
 80001be:	b103      	cbz	r3, 80001c2 <register_tm_clones+0x16>
 80001c0:	4718      	bx	r3
 80001c2:	4770      	bx	lr
 80001c4:	20000090 	.word	0x20000090
 80001c8:	20000090 	.word	0x20000090
 80001cc:	00000000 	.word	0x00000000

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c06      	ldr	r4, [pc, #24]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b943      	cbnz	r3, 80001ea <__do_global_dtors_aux+0x1a>
 80001d8:	f7ff ffda 	bl	8000190 <deregister_tm_clones>
 80001dc:	4b04      	ldr	r3, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	b113      	cbz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001e0:	4804      	ldr	r0, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x24>)
 80001e2:	f3af 8000 	nop.w
 80001e6:	2301      	movs	r3, #1
 80001e8:	7023      	strb	r3, [r4, #0]
 80001ea:	bd10      	pop	{r4, pc}
 80001ec:	20000090 	.word	0x20000090
 80001f0:	00000000 	.word	0x00000000
 80001f4:	0800b65c 	.word	0x0800b65c

080001f8 <frame_dummy>:
 80001f8:	b508      	push	{r3, lr}
 80001fa:	4b04      	ldr	r3, [pc, #16]	; (800020c <frame_dummy+0x14>)
 80001fc:	b11b      	cbz	r3, 8000206 <frame_dummy+0xe>
 80001fe:	4904      	ldr	r1, [pc, #16]	; (8000210 <frame_dummy+0x18>)
 8000200:	4804      	ldr	r0, [pc, #16]	; (8000214 <frame_dummy+0x1c>)
 8000202:	f3af 8000 	nop.w
 8000206:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800020a:	e7cf      	b.n	80001ac <register_tm_clones>
 800020c:	00000000 	.word	0x00000000
 8000210:	20000094 	.word	0x20000094
 8000214:	0800b65c 	.word	0x0800b65c

08000218 <divides>:
 8000218:	b082      	sub	sp, #8
 800021a:	9001      	str	r0, [sp, #4]
 800021c:	9100      	str	r1, [sp, #0]
 800021e:	9800      	ldr	r0, [sp, #0]
 8000220:	9901      	ldr	r1, [sp, #4]
 8000222:	fbb0 f2f1 	udiv	r2, r0, r1
 8000226:	fb02 0011 	mls	r0, r2, r1, r0
 800022a:	fab0 f080 	clz	r0, r0
 800022e:	0940      	lsrs	r0, r0, #5
 8000230:	b002      	add	sp, #8
 8000232:	f000 fb73 	bl	800091c <MasterBackward>
 8000236:	bf00      	nop

08000238 <even>:
 8000238:	b580      	push	{r7, lr}
 800023a:	466f      	mov	r7, sp
 800023c:	b082      	sub	sp, #8
 800023e:	9001      	str	r0, [sp, #4]
 8000240:	9901      	ldr	r1, [sp, #4]

08000242 <even_0_FORPUSH>:
 8000242:	f240 0e00 	movw	lr, #0
 8000246:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 800024a:	b500      	push	{lr}
 800024c:	2002      	movs	r0, #2
 800024e:	f7ff ffe3 	bl	8000218 <divides>
 8000252:	b002      	add	sp, #8
 8000254:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000258:	f000 fb60 	bl	800091c <MasterBackward>

0800025c <prime>:
 800025c:	b580      	push	{r7, lr}
 800025e:	466f      	mov	r7, sp
 8000260:	b084      	sub	sp, #16
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	9802      	ldr	r0, [sp, #8]

08000266 <prime_4_FORPUSH>:
 8000266:	f240 0e0c 	movw	lr, #12
 800026a:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 800026e:	b500      	push	{lr}
 8000270:	f7ff ffe2 	bl	8000238 <even>
 8000274:	b140      	cbz	r0, 8000288 <prime_4_FORPUSH+0x22>
 8000276:	e7ff      	b.n	8000278 <prime_4_FORPUSH+0x12>
 8000278:	9802      	ldr	r0, [sp, #8]
 800027a:	3802      	subs	r0, #2
 800027c:	fab0 f080 	clz	r0, r0
 8000280:	0940      	lsrs	r0, r0, #5
 8000282:	f807 0c01 	strb.w	r0, [r7, #-1]
 8000286:	e024      	b.n	80002d2 <prime_8_FORPUSH+0x34>
 8000288:	2003      	movs	r0, #3
 800028a:	9001      	str	r0, [sp, #4]
 800028c:	e7ff      	b.n	800028e <prime_4_FORPUSH+0x28>
 800028e:	9801      	ldr	r0, [sp, #4]
 8000290:	4340      	muls	r0, r0
 8000292:	9902      	ldr	r1, [sp, #8]
 8000294:	4288      	cmp	r0, r1
 8000296:	d814      	bhi.n	80002c2 <prime_8_FORPUSH+0x24>
 8000298:	e7ff      	b.n	800029a <prime_4_FORPUSH+0x34>
 800029a:	9801      	ldr	r0, [sp, #4]
 800029c:	9902      	ldr	r1, [sp, #8]

0800029e <prime_8_FORPUSH>:
 800029e:	f240 0e18 	movw	lr, #24
 80002a2:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 80002a6:	b500      	push	{lr}
 80002a8:	f7ff ffb6 	bl	8000218 <divides>
 80002ac:	b120      	cbz	r0, 80002b8 <prime_8_FORPUSH+0x1a>
 80002ae:	e7ff      	b.n	80002b0 <prime_8_FORPUSH+0x12>
 80002b0:	2000      	movs	r0, #0
 80002b2:	f807 0c01 	strb.w	r0, [r7, #-1]
 80002b6:	e00c      	b.n	80002d2 <prime_8_FORPUSH+0x34>
 80002b8:	e7ff      	b.n	80002ba <prime_8_FORPUSH+0x1c>
 80002ba:	9801      	ldr	r0, [sp, #4]
 80002bc:	3002      	adds	r0, #2
 80002be:	9001      	str	r0, [sp, #4]
 80002c0:	e7e5      	b.n	800028e <prime_4_FORPUSH+0x28>
 80002c2:	9802      	ldr	r0, [sp, #8]
 80002c4:	2100      	movs	r1, #0
 80002c6:	2801      	cmp	r0, #1
 80002c8:	bf88      	it	hi
 80002ca:	2101      	movhi	r1, #1
 80002cc:	f807 1c01 	strb.w	r1, [r7, #-1]
 80002d0:	e7ff      	b.n	80002d2 <prime_8_FORPUSH+0x34>
 80002d2:	f817 0c01 	ldrb.w	r0, [r7, #-1]
 80002d6:	b004      	add	sp, #16
 80002d8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80002dc:	f000 fb1e 	bl	800091c <MasterBackward>

080002e0 <swap>:
 80002e0:	b083      	sub	sp, #12
 80002e2:	9002      	str	r0, [sp, #8]
 80002e4:	9101      	str	r1, [sp, #4]
 80002e6:	9802      	ldr	r0, [sp, #8]
 80002e8:	6800      	ldr	r0, [r0, #0]
 80002ea:	9000      	str	r0, [sp, #0]
 80002ec:	9801      	ldr	r0, [sp, #4]
 80002ee:	6800      	ldr	r0, [r0, #0]
 80002f0:	9902      	ldr	r1, [sp, #8]
 80002f2:	6008      	str	r0, [r1, #0]
 80002f4:	9800      	ldr	r0, [sp, #0]
 80002f6:	9901      	ldr	r1, [sp, #4]
 80002f8:	6008      	str	r0, [r1, #0]
 80002fa:	b003      	add	sp, #12
 80002fc:	f000 fb0e 	bl	800091c <MasterBackward>

08000300 <benchmark>:
 8000300:	b5d0      	push	{r4, r6, r7, lr}
 8000302:	af02      	add	r7, sp, #8

08000304 <benchmark_12_FORPUSH>:
 8000304:	f240 0e24 	movw	lr, #36	; 0x24
 8000308:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 800030c:	b500      	push	{lr}
 800030e:	f240 04b0 	movw	r4, #176	; 0xb0
 8000312:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8000316:	f240 01b4 	movw	r1, #180	; 0xb4
 800031a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800031e:	4620      	mov	r0, r4
 8000320:	f7ff ffde 	bl	80002e0 <swap>
 8000324:	6820      	ldr	r0, [r4, #0]

08000326 <benchmark_16_FORPUSH>:
 8000326:	f240 0e30 	movw	lr, #48	; 0x30
 800032a:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 800032e:	b500      	push	{lr}
 8000330:	f7ff ff94 	bl	800025c <prime>
 8000334:	4601      	mov	r1, r0
 8000336:	2000      	movs	r0, #0
 8000338:	b181      	cbz	r1, 800035c <benchmark_20_FORPUSH+0x16>
 800033a:	e7ff      	b.n	800033c <benchmark_16_FORPUSH+0x16>
 800033c:	f240 00b4 	movw	r0, #180	; 0xb4
 8000340:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000344:	6800      	ldr	r0, [r0, #0]

08000346 <benchmark_20_FORPUSH>:
 8000346:	f240 0e3c 	movw	lr, #60	; 0x3c
 800034a:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 800034e:	b500      	push	{lr}
 8000350:	f7ff ff84 	bl	800025c <prime>
 8000354:	2800      	cmp	r0, #0
 8000356:	bf18      	it	ne
 8000358:	2001      	movne	r0, #1
 800035a:	e7ff      	b.n	800035c <benchmark_20_FORPUSH+0x16>
 800035c:	2101      	movs	r1, #1
 800035e:	ea21 0000 	bic.w	r0, r1, r0
 8000362:	f240 01ac 	movw	r1, #172	; 0xac
 8000366:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800036a:	6008      	str	r0, [r1, #0]
 800036c:	2000      	movs	r0, #0
 800036e:	e8bd 40d0 	ldmia.w	sp!, {r4, r6, r7, lr}
 8000372:	f000 fad3 	bl	800091c <MasterBackward>
 8000376:	bf00      	nop

08000378 <initialise_benchmark>:
 8000378:	f240 00b0 	movw	r0, #176	; 0xb0
 800037c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000380:	f245 4191 	movw	r1, #21649	; 0x5491
 8000384:	6001      	str	r1, [r0, #0]
 8000386:	f240 00b4 	movw	r0, #180	; 0xb4
 800038a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800038e:	f24d 41d7 	movw	r1, #54487	; 0xd4d7
 8000392:	f2c0 0107 	movt	r1, #7
 8000396:	6001      	str	r1, [r0, #0]
 8000398:	f000 fac0 	bl	800091c <MasterBackward>

0800039c <verify_benchmark>:
 800039c:	b083      	sub	sp, #12
 800039e:	9001      	str	r0, [sp, #4]
 80003a0:	2000      	movs	r0, #0
 80003a2:	9000      	str	r0, [sp, #0]
 80003a4:	f240 00ac 	movw	r0, #172	; 0xac
 80003a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80003ac:	6800      	ldr	r0, [r0, #0]
 80003ae:	9900      	ldr	r1, [sp, #0]
 80003b0:	4288      	cmp	r0, r1
 80003b2:	d003      	beq.n	80003bc <verify_benchmark+0x20>
 80003b4:	e7ff      	b.n	80003b6 <verify_benchmark+0x1a>
 80003b6:	2000      	movs	r0, #0
 80003b8:	9002      	str	r0, [sp, #8]
 80003ba:	e002      	b.n	80003c2 <verify_benchmark+0x26>
 80003bc:	2001      	movs	r0, #1
 80003be:	9002      	str	r0, [sp, #8]
 80003c0:	e7ff      	b.n	80003c2 <verify_benchmark+0x26>
 80003c2:	9802      	ldr	r0, [sp, #8]
 80003c4:	b003      	add	sp, #12
 80003c6:	f000 faa9 	bl	800091c <MasterBackward>
 80003ca:	bf00      	nop

080003cc <__io_putchar>:
 80003cc:	b580      	push	{r7, lr}
 80003ce:	466f      	mov	r7, sp
 80003d0:	b082      	sub	sp, #8
 80003d2:	9001      	str	r0, [sp, #4]
 80003d4:	f240 00b8 	movw	r0, #184	; 0xb8
 80003d8:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80003dc:	a901      	add	r1, sp, #4
 80003de:	2201      	movs	r2, #1
 80003e0:	2364      	movs	r3, #100	; 0x64
 80003e2:	f007 faeb 	bl	80079bc <HAL_UART_Transmit>
 80003e6:	9801      	ldr	r0, [sp, #4]
 80003e8:	b002      	add	sp, #8
 80003ea:	bd80      	pop	{r7, pc}

080003ec <main>:
 80003ec:	b580      	push	{r7, lr}
 80003ee:	466f      	mov	r7, sp
 80003f0:	b084      	sub	sp, #16
 80003f2:	f8df 0548 	ldr.w	r0, [pc, #1352]	; 800093c <fail_back+0x2>
 80003f6:	f8df 1548 	ldr.w	r1, [pc, #1352]	; 8000940 <fail_back+0x6>
 80003fa:	6001      	str	r1, [r0, #0]
 80003fc:	2000      	movs	r0, #0
 80003fe:	9003      	str	r0, [sp, #12]
 8000400:	f003 fde6 	bl	8003fd0 <HAL_Init>

08000404 <main_24_FORPUSH>:
 8000404:	f240 0e48 	movw	lr, #72	; 0x48
 8000408:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 800040c:	b500      	push	{lr}
 800040e:	f000 f855 	bl	80004bc <SystemClock_Config>

08000412 <main_28_FORPUSH>:
 8000412:	f240 0e54 	movw	lr, #84	; 0x54
 8000416:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 800041a:	b500      	push	{lr}
 800041c:	f000 f8bc 	bl	8000598 <MX_GPIO_Init>

08000420 <main_32_FORPUSH>:
 8000420:	f240 0e60 	movw	lr, #96	; 0x60
 8000424:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 8000428:	b500      	push	{lr}
 800042a:	f000 f9bb 	bl	80007a4 <MX_I2C1_Init>

0800042e <main_36_FORPUSH>:
 800042e:	f240 0e6c 	movw	lr, #108	; 0x6c
 8000432:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 8000436:	b500      	push	{lr}
 8000438:	f000 f9de 	bl	80007f8 <MX_I2S3_Init>

0800043c <main_40_FORPUSH>:
 800043c:	f240 0e78 	movw	lr, #120	; 0x78
 8000440:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 8000444:	b500      	push	{lr}
 8000446:	f000 fa01 	bl	800084c <MX_SPI1_Init>
 800044a:	f00a fdff 	bl	800b04c <MX_USB_HOST_Init>

0800044e <main_44_FORPUSH>:
 800044e:	f240 0e84 	movw	lr, #132	; 0x84
 8000452:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 8000456:	b500      	push	{lr}
 8000458:	f000 fa24 	bl	80008a4 <MX_USART2_UART_Init>
 800045c:	f003 fe1e 	bl	800409c <HAL_GetTick>
 8000460:	9002      	str	r0, [sp, #8]

08000462 <main_48_FORPUSH>:
 8000462:	f240 0e90 	movw	lr, #144	; 0x90
 8000466:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 800046a:	b500      	push	{lr}
 800046c:	f7ff ff84 	bl	8000378 <initialise_benchmark>
 8000470:	e7ff      	b.n	8000472 <main_48_FORPUSH+0x10>
 8000472:	f00a fe11 	bl	800b098 <MX_USB_HOST_Process>
 8000476:	2000      	movs	r0, #0
 8000478:	9001      	str	r0, [sp, #4]
 800047a:	e7ff      	b.n	800047c <main_48_FORPUSH+0x1a>
 800047c:	9801      	ldr	r0, [sp, #4]
 800047e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8000482:	da0c      	bge.n	800049e <main_52_FORPUSH+0x18>
 8000484:	e7ff      	b.n	8000486 <main_52_FORPUSH>

08000486 <main_52_FORPUSH>:
 8000486:	f240 0e9c 	movw	lr, #156	; 0x9c
 800048a:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 800048e:	b500      	push	{lr}
 8000490:	f7ff ff36 	bl	8000300 <benchmark>
 8000494:	e7ff      	b.n	8000496 <main_52_FORPUSH+0x10>
 8000496:	9801      	ldr	r0, [sp, #4]
 8000498:	3001      	adds	r0, #1
 800049a:	9001      	str	r0, [sp, #4]
 800049c:	e7ee      	b.n	800047c <main_48_FORPUSH+0x1a>
 800049e:	f003 fdfd 	bl	800409c <HAL_GetTick>
 80004a2:	9902      	ldr	r1, [sp, #8]
 80004a4:	1a41      	subs	r1, r0, r1
 80004a6:	f24b 60f4 	movw	r0, #46836	; 0xb6f4
 80004aa:	f6c0 0000 	movt	r0, #2048	; 0x800
 80004ae:	f000 ffd3 	bl	8001458 <iprintf>
 80004b2:	f003 fdf3 	bl	800409c <HAL_GetTick>
 80004b6:	9002      	str	r0, [sp, #8]
 80004b8:	e7db      	b.n	8000472 <main_48_FORPUSH+0x10>
 80004ba:	bf00      	nop

080004bc <SystemClock_Config>:
 80004bc:	b580      	push	{r7, lr}
 80004be:	466f      	mov	r7, sp
 80004c0:	b094      	sub	sp, #80	; 0x50
 80004c2:	a808      	add	r0, sp, #32
 80004c4:	2130      	movs	r1, #48	; 0x30
 80004c6:	f000 fe17 	bl	80010f8 <__aeabi_memclr>
 80004ca:	2000      	movs	r0, #0
 80004cc:	9007      	str	r0, [sp, #28]
 80004ce:	9006      	str	r0, [sp, #24]
 80004d0:	9005      	str	r0, [sp, #20]
 80004d2:	9004      	str	r0, [sp, #16]
 80004d4:	9003      	str	r0, [sp, #12]
 80004d6:	e7ff      	b.n	80004d8 <SystemClock_Config+0x1c>
 80004d8:	2000      	movs	r0, #0
 80004da:	9002      	str	r0, [sp, #8]
 80004dc:	f643 0040 	movw	r0, #14400	; 0x3840
 80004e0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80004e4:	6801      	ldr	r1, [r0, #0]
 80004e6:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80004ea:	6001      	str	r1, [r0, #0]
 80004ec:	6800      	ldr	r0, [r0, #0]
 80004ee:	f000 5080 	and.w	r0, r0, #268435456	; 0x10000000
 80004f2:	9002      	str	r0, [sp, #8]
 80004f4:	9802      	ldr	r0, [sp, #8]
 80004f6:	e7ff      	b.n	80004f8 <SystemClock_Config+0x3c>
 80004f8:	e7ff      	b.n	80004fa <SystemClock_Config+0x3e>
 80004fa:	2000      	movs	r0, #0
 80004fc:	9001      	str	r0, [sp, #4]
 80004fe:	f247 0000 	movw	r0, #28672	; 0x7000
 8000502:	f2c4 0000 	movt	r0, #16384	; 0x4000
 8000506:	6801      	ldr	r1, [r0, #0]
 8000508:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800050c:	6001      	str	r1, [r0, #0]
 800050e:	6800      	ldr	r0, [r0, #0]
 8000510:	f400 4080 	and.w	r0, r0, #16384	; 0x4000
 8000514:	9001      	str	r0, [sp, #4]
 8000516:	9801      	ldr	r0, [sp, #4]
 8000518:	e7ff      	b.n	800051a <SystemClock_Config+0x5e>
 800051a:	2001      	movs	r0, #1
 800051c:	9008      	str	r0, [sp, #32]
 800051e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000522:	9009      	str	r0, [sp, #36]	; 0x24
 8000524:	2002      	movs	r0, #2
 8000526:	900e      	str	r0, [sp, #56]	; 0x38
 8000528:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800052c:	910f      	str	r1, [sp, #60]	; 0x3c
 800052e:	2108      	movs	r1, #8
 8000530:	9110      	str	r1, [sp, #64]	; 0x40
 8000532:	f44f 71a8 	mov.w	r1, #336	; 0x150
 8000536:	9111      	str	r1, [sp, #68]	; 0x44
 8000538:	9012      	str	r0, [sp, #72]	; 0x48
 800053a:	2007      	movs	r0, #7
 800053c:	9013      	str	r0, [sp, #76]	; 0x4c
 800053e:	a808      	add	r0, sp, #32
 8000540:	f006 fb8e 	bl	8006c60 <HAL_RCC_OscConfig>
 8000544:	b140      	cbz	r0, 8000558 <SystemClock_Config_56_FORPUSH+0x10>
 8000546:	e7ff      	b.n	8000548 <SystemClock_Config_56_FORPUSH>

08000548 <SystemClock_Config_56_FORPUSH>:
 8000548:	f240 0ea8 	movw	lr, #168	; 0xa8
 800054c:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 8000550:	b500      	push	{lr}
 8000552:	f000 f9cd 	bl	80008f0 <Error_Handler>
 8000556:	e7ff      	b.n	8000558 <SystemClock_Config_56_FORPUSH+0x10>
 8000558:	200f      	movs	r0, #15
 800055a:	9003      	str	r0, [sp, #12]
 800055c:	2002      	movs	r0, #2
 800055e:	9004      	str	r0, [sp, #16]
 8000560:	2000      	movs	r0, #0
 8000562:	9005      	str	r0, [sp, #20]
 8000564:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8000568:	9006      	str	r0, [sp, #24]
 800056a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800056e:	9007      	str	r0, [sp, #28]
 8000570:	a803      	add	r0, sp, #12
 8000572:	2105      	movs	r1, #5
 8000574:	f006 fdec 	bl	8007150 <HAL_RCC_ClockConfig>
 8000578:	b140      	cbz	r0, 800058c <SystemClock_Config_60_FORPUSH+0x10>
 800057a:	e7ff      	b.n	800057c <SystemClock_Config_60_FORPUSH>

0800057c <SystemClock_Config_60_FORPUSH>:
 800057c:	f240 0eb4 	movw	lr, #180	; 0xb4
 8000580:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 8000584:	b500      	push	{lr}
 8000586:	f000 f9b3 	bl	80008f0 <Error_Handler>
 800058a:	e7ff      	b.n	800058c <SystemClock_Config_60_FORPUSH+0x10>
 800058c:	b014      	add	sp, #80	; 0x50
 800058e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000592:	f000 f9c3 	bl	800091c <MasterBackward>
 8000596:	bf00      	nop

08000598 <MX_GPIO_Init>:
 8000598:	b5f0      	push	{r4, r5, r6, r7, lr}
 800059a:	af03      	add	r7, sp, #12
 800059c:	e92d 0f00 	stmdb	sp!, {r8, r9, sl, fp}
 80005a0:	b08b      	sub	sp, #44	; 0x2c
 80005a2:	2000      	movs	r0, #0
 80005a4:	900a      	str	r0, [sp, #40]	; 0x28
 80005a6:	9009      	str	r0, [sp, #36]	; 0x24
 80005a8:	9008      	str	r0, [sp, #32]
 80005aa:	9007      	str	r0, [sp, #28]
 80005ac:	9006      	str	r0, [sp, #24]
 80005ae:	e7ff      	b.n	80005b0 <MX_GPIO_Init+0x18>
 80005b0:	2000      	movs	r0, #0
 80005b2:	9005      	str	r0, [sp, #20]
 80005b4:	f643 0030 	movw	r0, #14384	; 0x3830
 80005b8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80005bc:	6801      	ldr	r1, [r0, #0]
 80005be:	f041 0110 	orr.w	r1, r1, #16
 80005c2:	6001      	str	r1, [r0, #0]
 80005c4:	6800      	ldr	r0, [r0, #0]
 80005c6:	f000 0010 	and.w	r0, r0, #16
 80005ca:	9005      	str	r0, [sp, #20]
 80005cc:	9805      	ldr	r0, [sp, #20]
 80005ce:	e7ff      	b.n	80005d0 <MX_GPIO_Init+0x38>
 80005d0:	e7ff      	b.n	80005d2 <MX_GPIO_Init+0x3a>
 80005d2:	2000      	movs	r0, #0
 80005d4:	9004      	str	r0, [sp, #16]
 80005d6:	f643 0030 	movw	r0, #14384	; 0x3830
 80005da:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80005de:	6801      	ldr	r1, [r0, #0]
 80005e0:	f041 0104 	orr.w	r1, r1, #4
 80005e4:	6001      	str	r1, [r0, #0]
 80005e6:	6800      	ldr	r0, [r0, #0]
 80005e8:	f000 0004 	and.w	r0, r0, #4
 80005ec:	9004      	str	r0, [sp, #16]
 80005ee:	9804      	ldr	r0, [sp, #16]
 80005f0:	e7ff      	b.n	80005f2 <MX_GPIO_Init+0x5a>
 80005f2:	e7ff      	b.n	80005f4 <MX_GPIO_Init+0x5c>
 80005f4:	2000      	movs	r0, #0
 80005f6:	9003      	str	r0, [sp, #12]
 80005f8:	f643 0030 	movw	r0, #14384	; 0x3830
 80005fc:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000600:	6801      	ldr	r1, [r0, #0]
 8000602:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8000606:	6001      	str	r1, [r0, #0]
 8000608:	6800      	ldr	r0, [r0, #0]
 800060a:	f000 0080 	and.w	r0, r0, #128	; 0x80
 800060e:	9003      	str	r0, [sp, #12]
 8000610:	9803      	ldr	r0, [sp, #12]
 8000612:	e7ff      	b.n	8000614 <MX_GPIO_Init+0x7c>
 8000614:	e7ff      	b.n	8000616 <MX_GPIO_Init+0x7e>
 8000616:	2000      	movs	r0, #0
 8000618:	9002      	str	r0, [sp, #8]
 800061a:	f643 0030 	movw	r0, #14384	; 0x3830
 800061e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000622:	6801      	ldr	r1, [r0, #0]
 8000624:	f041 0101 	orr.w	r1, r1, #1
 8000628:	6001      	str	r1, [r0, #0]
 800062a:	6800      	ldr	r0, [r0, #0]
 800062c:	f000 0001 	and.w	r0, r0, #1
 8000630:	9002      	str	r0, [sp, #8]
 8000632:	9802      	ldr	r0, [sp, #8]
 8000634:	e7ff      	b.n	8000636 <MX_GPIO_Init+0x9e>
 8000636:	e7ff      	b.n	8000638 <MX_GPIO_Init+0xa0>
 8000638:	2000      	movs	r0, #0
 800063a:	9001      	str	r0, [sp, #4]
 800063c:	f643 0030 	movw	r0, #14384	; 0x3830
 8000640:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000644:	6801      	ldr	r1, [r0, #0]
 8000646:	f041 0102 	orr.w	r1, r1, #2
 800064a:	6001      	str	r1, [r0, #0]
 800064c:	6800      	ldr	r0, [r0, #0]
 800064e:	f000 0002 	and.w	r0, r0, #2
 8000652:	9001      	str	r0, [sp, #4]
 8000654:	9801      	ldr	r0, [sp, #4]
 8000656:	e7ff      	b.n	8000658 <MX_GPIO_Init+0xc0>
 8000658:	e7ff      	b.n	800065a <MX_GPIO_Init+0xc2>
 800065a:	2000      	movs	r0, #0
 800065c:	9000      	str	r0, [sp, #0]
 800065e:	f643 0030 	movw	r0, #14384	; 0x3830
 8000662:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000666:	6801      	ldr	r1, [r0, #0]
 8000668:	f041 0108 	orr.w	r1, r1, #8
 800066c:	6001      	str	r1, [r0, #0]
 800066e:	6800      	ldr	r0, [r0, #0]
 8000670:	f000 0008 	and.w	r0, r0, #8
 8000674:	9000      	str	r0, [sp, #0]
 8000676:	9800      	ldr	r0, [sp, #0]
 8000678:	e7ff      	b.n	800067a <MX_GPIO_Init+0xe2>
 800067a:	f241 0900 	movw	r9, #4096	; 0x1000
 800067e:	f2c4 0902 	movt	r9, #16386	; 0x4002
 8000682:	f04f 0808 	mov.w	r8, #8
 8000686:	2500      	movs	r5, #0
 8000688:	4648      	mov	r0, r9
 800068a:	2108      	movs	r1, #8
 800068c:	2200      	movs	r2, #0
 800068e:	f004 f8df 	bl	8004850 <HAL_GPIO_WritePin>
 8000692:	f640 0400 	movw	r4, #2048	; 0x800
 8000696:	f2c4 0402 	movt	r4, #16386	; 0x4002
 800069a:	f04f 0a01 	mov.w	sl, #1
 800069e:	4620      	mov	r0, r4
 80006a0:	2101      	movs	r1, #1
 80006a2:	2201      	movs	r2, #1
 80006a4:	f004 f8d4 	bl	8004850 <HAL_GPIO_WritePin>
 80006a8:	f640 4000 	movw	r0, #3072	; 0xc00
 80006ac:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80006b0:	f24f 0110 	movw	r1, #61456	; 0xf010
 80006b4:	2200      	movs	r2, #0
 80006b6:	f004 f8cb 	bl	8004850 <HAL_GPIO_WritePin>
 80006ba:	f8cd 8018 	str.w	r8, [sp, #24]
 80006be:	f8cd a01c 	str.w	sl, [sp, #28]
 80006c2:	9508      	str	r5, [sp, #32]
 80006c4:	9509      	str	r5, [sp, #36]	; 0x24
 80006c6:	ae06      	add	r6, sp, #24
 80006c8:	4648      	mov	r0, r9
 80006ca:	4631      	mov	r1, r6
 80006cc:	f003 fe28 	bl	8004320 <HAL_GPIO_Init>
 80006d0:	f8cd a018 	str.w	sl, [sp, #24]
 80006d4:	f8cd a01c 	str.w	sl, [sp, #28]
 80006d8:	9508      	str	r5, [sp, #32]
 80006da:	9509      	str	r5, [sp, #36]	; 0x24
 80006dc:	4620      	mov	r0, r4
 80006de:	4631      	mov	r1, r6
 80006e0:	f003 fe1e 	bl	8004320 <HAL_GPIO_Init>
 80006e4:	f8cd 8018 	str.w	r8, [sp, #24]
 80006e8:	f04f 0b02 	mov.w	fp, #2
 80006ec:	f8cd b01c 	str.w	fp, [sp, #28]
 80006f0:	9508      	str	r5, [sp, #32]
 80006f2:	9509      	str	r5, [sp, #36]	; 0x24
 80006f4:	f04f 0905 	mov.w	r9, #5
 80006f8:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 80006fc:	4620      	mov	r0, r4
 80006fe:	4631      	mov	r1, r6
 8000700:	f003 fe0e 	bl	8004320 <HAL_GPIO_Init>
 8000704:	f8cd a018 	str.w	sl, [sp, #24]
 8000708:	f44f 1890 	mov.w	r8, #1179648	; 0x120000
 800070c:	f8cd 801c 	str.w	r8, [sp, #28]
 8000710:	9508      	str	r5, [sp, #32]
 8000712:	2000      	movs	r0, #0
 8000714:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000718:	4631      	mov	r1, r6
 800071a:	f003 fe01 	bl	8004320 <HAL_GPIO_Init>
 800071e:	2004      	movs	r0, #4
 8000720:	9006      	str	r0, [sp, #24]
 8000722:	9507      	str	r5, [sp, #28]
 8000724:	9508      	str	r5, [sp, #32]
 8000726:	f240 4400 	movw	r4, #1024	; 0x400
 800072a:	f2c4 0402 	movt	r4, #16386	; 0x4002
 800072e:	4620      	mov	r0, r4
 8000730:	4631      	mov	r1, r6
 8000732:	f003 fdf5 	bl	8004320 <HAL_GPIO_Init>
 8000736:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800073a:	9006      	str	r0, [sp, #24]
 800073c:	f8cd b01c 	str.w	fp, [sp, #28]
 8000740:	9508      	str	r5, [sp, #32]
 8000742:	9509      	str	r5, [sp, #36]	; 0x24
 8000744:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 8000748:	4620      	mov	r0, r4
 800074a:	4631      	mov	r1, r6
 800074c:	f003 fde8 	bl	8004320 <HAL_GPIO_Init>
 8000750:	f24f 0010 	movw	r0, #61456	; 0xf010
 8000754:	9006      	str	r0, [sp, #24]
 8000756:	f8cd a01c 	str.w	sl, [sp, #28]
 800075a:	9508      	str	r5, [sp, #32]
 800075c:	9509      	str	r5, [sp, #36]	; 0x24
 800075e:	f640 4400 	movw	r4, #3072	; 0xc00
 8000762:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8000766:	4620      	mov	r0, r4
 8000768:	4631      	mov	r1, r6
 800076a:	f003 fdd9 	bl	8004320 <HAL_GPIO_Init>
 800076e:	2020      	movs	r0, #32
 8000770:	9006      	str	r0, [sp, #24]
 8000772:	9507      	str	r5, [sp, #28]
 8000774:	9508      	str	r5, [sp, #32]
 8000776:	4620      	mov	r0, r4
 8000778:	4631      	mov	r1, r6
 800077a:	f003 fdd1 	bl	8004320 <HAL_GPIO_Init>
 800077e:	f8cd b018 	str.w	fp, [sp, #24]
 8000782:	f8cd 801c 	str.w	r8, [sp, #28]
 8000786:	9508      	str	r5, [sp, #32]
 8000788:	f241 0000 	movw	r0, #4096	; 0x1000
 800078c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000790:	4631      	mov	r1, r6
 8000792:	f003 fdc5 	bl	8004320 <HAL_GPIO_Init>
 8000796:	b00b      	add	sp, #44	; 0x2c
 8000798:	e8bd 0f00 	ldmia.w	sp!, {r8, r9, sl, fp}
 800079c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80007a0:	f000 f8bc 	bl	800091c <MasterBackward>

080007a4 <MX_I2C1_Init>:
 80007a4:	b580      	push	{r7, lr}
 80007a6:	466f      	mov	r7, sp
 80007a8:	f240 1004 	movw	r0, #260	; 0x104
 80007ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80007b0:	f245 4100 	movw	r1, #21504	; 0x5400
 80007b4:	f2c4 0100 	movt	r1, #16384	; 0x4000
 80007b8:	6001      	str	r1, [r0, #0]
 80007ba:	f248 61a0 	movw	r1, #34464	; 0x86a0
 80007be:	f2c0 0101 	movt	r1, #1
 80007c2:	6041      	str	r1, [r0, #4]
 80007c4:	2100      	movs	r1, #0
 80007c6:	6081      	str	r1, [r0, #8]
 80007c8:	60c1      	str	r1, [r0, #12]
 80007ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007ce:	6102      	str	r2, [r0, #16]
 80007d0:	6141      	str	r1, [r0, #20]
 80007d2:	6181      	str	r1, [r0, #24]
 80007d4:	61c1      	str	r1, [r0, #28]
 80007d6:	6201      	str	r1, [r0, #32]
 80007d8:	f005 fc5e 	bl	8006098 <HAL_I2C_Init>
 80007dc:	b140      	cbz	r0, 80007f0 <MX_I2C1_Init_64_FORPUSH+0x10>
 80007de:	e7ff      	b.n	80007e0 <MX_I2C1_Init_64_FORPUSH>

080007e0 <MX_I2C1_Init_64_FORPUSH>:
 80007e0:	f240 0ec0 	movw	lr, #192	; 0xc0
 80007e4:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 80007e8:	b500      	push	{lr}
 80007ea:	f000 f881 	bl	80008f0 <Error_Handler>
 80007ee:	e7ff      	b.n	80007f0 <MX_I2C1_Init_64_FORPUSH+0x10>
 80007f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80007f4:	f000 f892 	bl	800091c <MasterBackward>

080007f8 <MX_I2S3_Init>:
 80007f8:	b580      	push	{r7, lr}
 80007fa:	466f      	mov	r7, sp
 80007fc:	f240 1060 	movw	r0, #352	; 0x160
 8000800:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000804:	f643 4100 	movw	r1, #15360	; 0x3c00
 8000808:	f2c4 0100 	movt	r1, #16384	; 0x4000
 800080c:	6001      	str	r1, [r0, #0]
 800080e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000812:	6041      	str	r1, [r0, #4]
 8000814:	2200      	movs	r2, #0
 8000816:	6082      	str	r2, [r0, #8]
 8000818:	60c2      	str	r2, [r0, #12]
 800081a:	6101      	str	r1, [r0, #16]
 800081c:	f247 7100 	movw	r1, #30464	; 0x7700
 8000820:	f2c0 0101 	movt	r1, #1
 8000824:	6141      	str	r1, [r0, #20]
 8000826:	6182      	str	r2, [r0, #24]
 8000828:	61c2      	str	r2, [r0, #28]
 800082a:	6202      	str	r2, [r0, #32]
 800082c:	f005 fd78 	bl	8006320 <HAL_I2S_Init>
 8000830:	b140      	cbz	r0, 8000844 <MX_I2S3_Init_68_FORPUSH+0x10>
 8000832:	e7ff      	b.n	8000834 <MX_I2S3_Init_68_FORPUSH>

08000834 <MX_I2S3_Init_68_FORPUSH>:
 8000834:	f240 0ecc 	movw	lr, #204	; 0xcc
 8000838:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 800083c:	b500      	push	{lr}
 800083e:	f000 f857 	bl	80008f0 <Error_Handler>
 8000842:	e7ff      	b.n	8000844 <MX_I2S3_Init_68_FORPUSH+0x10>
 8000844:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000848:	f000 f868 	bl	800091c <MasterBackward>

0800084c <MX_SPI1_Init>:
 800084c:	b580      	push	{r7, lr}
 800084e:	466f      	mov	r7, sp
 8000850:	f240 10ac 	movw	r0, #428	; 0x1ac
 8000854:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000858:	f243 0100 	movw	r1, #12288	; 0x3000
 800085c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8000860:	6001      	str	r1, [r0, #0]
 8000862:	f44f 7182 	mov.w	r1, #260	; 0x104
 8000866:	6041      	str	r1, [r0, #4]
 8000868:	2100      	movs	r1, #0
 800086a:	6081      	str	r1, [r0, #8]
 800086c:	60c1      	str	r1, [r0, #12]
 800086e:	6101      	str	r1, [r0, #16]
 8000870:	6141      	str	r1, [r0, #20]
 8000872:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000876:	6182      	str	r2, [r0, #24]
 8000878:	61c1      	str	r1, [r0, #28]
 800087a:	6201      	str	r1, [r0, #32]
 800087c:	6241      	str	r1, [r0, #36]	; 0x24
 800087e:	6281      	str	r1, [r0, #40]	; 0x28
 8000880:	210a      	movs	r1, #10
 8000882:	62c1      	str	r1, [r0, #44]	; 0x2c
 8000884:	f006 ffc4 	bl	8007810 <HAL_SPI_Init>
 8000888:	b140      	cbz	r0, 800089c <MX_SPI1_Init_72_FORPUSH+0x10>
 800088a:	e7ff      	b.n	800088c <MX_SPI1_Init_72_FORPUSH>

0800088c <MX_SPI1_Init_72_FORPUSH>:
 800088c:	f240 0ed8 	movw	lr, #216	; 0xd8
 8000890:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 8000894:	b500      	push	{lr}
 8000896:	f000 f82b 	bl	80008f0 <Error_Handler>
 800089a:	e7ff      	b.n	800089c <MX_SPI1_Init_72_FORPUSH+0x10>
 800089c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80008a0:	f000 f83c 	bl	800091c <MasterBackward>

080008a4 <MX_USART2_UART_Init>:
 80008a4:	b580      	push	{r7, lr}
 80008a6:	466f      	mov	r7, sp
 80008a8:	f240 00b8 	movw	r0, #184	; 0xb8
 80008ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80008b0:	f244 4100 	movw	r1, #17408	; 0x4400
 80008b4:	f2c4 0100 	movt	r1, #16384	; 0x4000
 80008b8:	6001      	str	r1, [r0, #0]
 80008ba:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80008be:	6041      	str	r1, [r0, #4]
 80008c0:	2100      	movs	r1, #0
 80008c2:	6081      	str	r1, [r0, #8]
 80008c4:	60c1      	str	r1, [r0, #12]
 80008c6:	6101      	str	r1, [r0, #16]
 80008c8:	220c      	movs	r2, #12
 80008ca:	6142      	str	r2, [r0, #20]
 80008cc:	6181      	str	r1, [r0, #24]
 80008ce:	61c1      	str	r1, [r0, #28]
 80008d0:	f007 f827 	bl	8007922 <HAL_UART_Init>
 80008d4:	b140      	cbz	r0, 80008e8 <MX_USART2_UART_Init_76_FORPUSH+0x10>
 80008d6:	e7ff      	b.n	80008d8 <MX_USART2_UART_Init_76_FORPUSH>

080008d8 <MX_USART2_UART_Init_76_FORPUSH>:
 80008d8:	f240 0ee4 	movw	lr, #228	; 0xe4
 80008dc:	f6c0 0e0c 	movt	lr, #2060	; 0x80c
 80008e0:	b500      	push	{lr}
 80008e2:	f000 f805 	bl	80008f0 <Error_Handler>
 80008e6:	e7ff      	b.n	80008e8 <MX_USART2_UART_Init_76_FORPUSH+0x10>
 80008e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80008ec:	f000 f816 	bl	800091c <MasterBackward>

080008f0 <Error_Handler>:
 80008f0:	b672      	cpsid	i
 80008f2:	e7ff      	b.n	80008f4 <Error_Handler+0x4>
 80008f4:	e7fe      	b.n	80008f4 <Error_Handler+0x4>

080008f6 <MasterForward>:
 80008f6:	b40f      	push	{r0, r1, r2, r3}
 80008f8:	9804      	ldr	r0, [sp, #16]
 80008fa:	6801      	ldr	r1, [r0, #0]
 80008fc:	4571      	cmp	r1, lr
 80008fe:	d10c      	bne.n	800091a <fail>
 8000900:	490e      	ldr	r1, [pc, #56]	; (800093c <fail_back+0x2>)
 8000902:	680a      	ldr	r2, [r1, #0]
 8000904:	6010      	str	r0, [r2, #0]
 8000906:	f102 0204 	add.w	r2, r2, #4
 800090a:	600a      	str	r2, [r1, #0]
 800090c:	e8bd 400f 	ldmia.w	sp!, {r0, r1, r2, r3, lr}
 8000910:	f10e 0e04 	add.w	lr, lr, #4
 8000914:	f8de e000 	ldr.w	lr, [lr]
 8000918:	4770      	bx	lr

0800091a <fail>:
 800091a:	4770      	bx	lr

0800091c <MasterBackward>:
 800091c:	4907      	ldr	r1, [pc, #28]	; (800093c <fail_back+0x2>)
 800091e:	680a      	ldr	r2, [r1, #0]
 8000920:	f1a2 0204 	sub.w	r2, r2, #4
 8000924:	6813      	ldr	r3, [r2, #0]
 8000926:	f103 0308 	add.w	r3, r3, #8
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4573      	cmp	r3, lr
 800092e:	d104      	bne.n	800093a <fail_back>
 8000930:	6813      	ldr	r3, [r2, #0]
 8000932:	f8d3 e000 	ldr.w	lr, [r3]
 8000936:	600a      	str	r2, [r1, #0]
 8000938:	4770      	bx	lr

0800093a <fail_back>:
 800093a:	4770      	bx	lr
 800093c:	20010000 	.word	0x20010000
 8000940:	20010004 	.word	0x20010004

08000944 <HAL_MspInit>:
 8000944:	b580      	push	{r7, lr}
 8000946:	466f      	mov	r7, sp
 8000948:	b082      	sub	sp, #8
 800094a:	e7ff      	b.n	800094c <HAL_MspInit+0x8>
 800094c:	2000      	movs	r0, #0
 800094e:	9001      	str	r0, [sp, #4]
 8000950:	f643 0044 	movw	r0, #14404	; 0x3844
 8000954:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000958:	6801      	ldr	r1, [r0, #0]
 800095a:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800095e:	6001      	str	r1, [r0, #0]
 8000960:	6800      	ldr	r0, [r0, #0]
 8000962:	f400 4080 	and.w	r0, r0, #16384	; 0x4000
 8000966:	9001      	str	r0, [sp, #4]
 8000968:	9801      	ldr	r0, [sp, #4]
 800096a:	e7ff      	b.n	800096c <HAL_MspInit+0x28>
 800096c:	e7ff      	b.n	800096e <HAL_MspInit+0x2a>
 800096e:	2000      	movs	r0, #0
 8000970:	9000      	str	r0, [sp, #0]
 8000972:	f643 0040 	movw	r0, #14400	; 0x3840
 8000976:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800097a:	6801      	ldr	r1, [r0, #0]
 800097c:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8000980:	6001      	str	r1, [r0, #0]
 8000982:	6800      	ldr	r0, [r0, #0]
 8000984:	f000 5080 	and.w	r0, r0, #268435456	; 0x10000000
 8000988:	9000      	str	r0, [sp, #0]
 800098a:	9800      	ldr	r0, [sp, #0]
 800098c:	e7ff      	b.n	800098e <HAL_MspInit+0x4a>
 800098e:	2007      	movs	r0, #7
 8000990:	f003 fc84 	bl	800429c <HAL_NVIC_SetPriorityGrouping>
 8000994:	b002      	add	sp, #8
 8000996:	bd80      	pop	{r7, pc}

08000998 <HAL_I2C_MspInit>:
 8000998:	b580      	push	{r7, lr}
 800099a:	466f      	mov	r7, sp
 800099c:	b088      	sub	sp, #32
 800099e:	9007      	str	r0, [sp, #28]
 80009a0:	2000      	movs	r0, #0
 80009a2:	9006      	str	r0, [sp, #24]
 80009a4:	9005      	str	r0, [sp, #20]
 80009a6:	9004      	str	r0, [sp, #16]
 80009a8:	9003      	str	r0, [sp, #12]
 80009aa:	9002      	str	r0, [sp, #8]
 80009ac:	9807      	ldr	r0, [sp, #28]
 80009ae:	6800      	ldr	r0, [r0, #0]
 80009b0:	f245 4100 	movw	r1, #21504	; 0x5400
 80009b4:	f2c4 0100 	movt	r1, #16384	; 0x4000
 80009b8:	4288      	cmp	r0, r1
 80009ba:	d135      	bne.n	8000a28 <HAL_I2C_MspInit+0x90>
 80009bc:	e7ff      	b.n	80009be <HAL_I2C_MspInit+0x26>
 80009be:	e7ff      	b.n	80009c0 <HAL_I2C_MspInit+0x28>
 80009c0:	2000      	movs	r0, #0
 80009c2:	9001      	str	r0, [sp, #4]
 80009c4:	f643 0030 	movw	r0, #14384	; 0x3830
 80009c8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80009cc:	6801      	ldr	r1, [r0, #0]
 80009ce:	f041 0102 	orr.w	r1, r1, #2
 80009d2:	6001      	str	r1, [r0, #0]
 80009d4:	6800      	ldr	r0, [r0, #0]
 80009d6:	f000 0002 	and.w	r0, r0, #2
 80009da:	9001      	str	r0, [sp, #4]
 80009dc:	9801      	ldr	r0, [sp, #4]
 80009de:	e7ff      	b.n	80009e0 <HAL_I2C_MspInit+0x48>
 80009e0:	f44f 7010 	mov.w	r0, #576	; 0x240
 80009e4:	9002      	str	r0, [sp, #8]
 80009e6:	2012      	movs	r0, #18
 80009e8:	9003      	str	r0, [sp, #12]
 80009ea:	2001      	movs	r0, #1
 80009ec:	9004      	str	r0, [sp, #16]
 80009ee:	2000      	movs	r0, #0
 80009f0:	9005      	str	r0, [sp, #20]
 80009f2:	2004      	movs	r0, #4
 80009f4:	9006      	str	r0, [sp, #24]
 80009f6:	f240 4000 	movw	r0, #1024	; 0x400
 80009fa:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80009fe:	a902      	add	r1, sp, #8
 8000a00:	f003 fc8e 	bl	8004320 <HAL_GPIO_Init>
 8000a04:	e7ff      	b.n	8000a06 <HAL_I2C_MspInit+0x6e>
 8000a06:	2000      	movs	r0, #0
 8000a08:	9000      	str	r0, [sp, #0]
 8000a0a:	f643 0040 	movw	r0, #14400	; 0x3840
 8000a0e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000a12:	6801      	ldr	r1, [r0, #0]
 8000a14:	f441 1100 	orr.w	r1, r1, #2097152	; 0x200000
 8000a18:	6001      	str	r1, [r0, #0]
 8000a1a:	6800      	ldr	r0, [r0, #0]
 8000a1c:	f400 1000 	and.w	r0, r0, #2097152	; 0x200000
 8000a20:	9000      	str	r0, [sp, #0]
 8000a22:	9800      	ldr	r0, [sp, #0]
 8000a24:	e7ff      	b.n	8000a26 <HAL_I2C_MspInit+0x8e>
 8000a26:	e7ff      	b.n	8000a28 <HAL_I2C_MspInit+0x90>
 8000a28:	b008      	add	sp, #32
 8000a2a:	bd80      	pop	{r7, pc}

08000a2c <HAL_I2C_MspDeInit>:
 8000a2c:	b5d0      	push	{r4, r6, r7, lr}
 8000a2e:	af02      	add	r7, sp, #8
 8000a30:	b082      	sub	sp, #8
 8000a32:	9001      	str	r0, [sp, #4]
 8000a34:	9801      	ldr	r0, [sp, #4]
 8000a36:	6800      	ldr	r0, [r0, #0]
 8000a38:	f245 4100 	movw	r1, #21504	; 0x5400
 8000a3c:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8000a40:	4288      	cmp	r0, r1
 8000a42:	d116      	bne.n	8000a72 <HAL_I2C_MspDeInit+0x46>
 8000a44:	e7ff      	b.n	8000a46 <HAL_I2C_MspDeInit+0x1a>
 8000a46:	f643 0040 	movw	r0, #14400	; 0x3840
 8000a4a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000a4e:	6801      	ldr	r1, [r0, #0]
 8000a50:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
 8000a54:	6001      	str	r1, [r0, #0]
 8000a56:	f240 4400 	movw	r4, #1024	; 0x400
 8000a5a:	f2c4 0402 	movt	r4, #16386	; 0x4002
 8000a5e:	4620      	mov	r0, r4
 8000a60:	2140      	movs	r1, #64	; 0x40
 8000a62:	f003 fdf9 	bl	8004658 <HAL_GPIO_DeInit>
 8000a66:	4620      	mov	r0, r4
 8000a68:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a6c:	f003 fdf4 	bl	8004658 <HAL_GPIO_DeInit>
 8000a70:	e7ff      	b.n	8000a72 <HAL_I2C_MspDeInit+0x46>
 8000a72:	b002      	add	sp, #8
 8000a74:	bdd0      	pop	{r4, r6, r7, pc}
 8000a76:	bf00      	nop

08000a78 <HAL_I2S_MspInit>:
 8000a78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a7a:	af03      	add	r7, sp, #12
 8000a7c:	f84d 8d04 	str.w	r8, [sp, #-4]!
 8000a80:	b08e      	sub	sp, #56	; 0x38
 8000a82:	900d      	str	r0, [sp, #52]	; 0x34
 8000a84:	2000      	movs	r0, #0
 8000a86:	900c      	str	r0, [sp, #48]	; 0x30
 8000a88:	900b      	str	r0, [sp, #44]	; 0x2c
 8000a8a:	900a      	str	r0, [sp, #40]	; 0x28
 8000a8c:	9009      	str	r0, [sp, #36]	; 0x24
 8000a8e:	9008      	str	r0, [sp, #32]
 8000a90:	9007      	str	r0, [sp, #28]
 8000a92:	9006      	str	r0, [sp, #24]
 8000a94:	9005      	str	r0, [sp, #20]
 8000a96:	9004      	str	r0, [sp, #16]
 8000a98:	980d      	ldr	r0, [sp, #52]	; 0x34
 8000a9a:	6800      	ldr	r0, [r0, #0]
 8000a9c:	f643 4100 	movw	r1, #15360	; 0x3c00
 8000aa0:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8000aa4:	4288      	cmp	r0, r1
 8000aa6:	d163      	bne.n	8000b70 <HAL_I2S_MspInit+0xf8>
 8000aa8:	e7ff      	b.n	8000aaa <HAL_I2S_MspInit+0x32>
 8000aaa:	2001      	movs	r0, #1
 8000aac:	9004      	str	r0, [sp, #16]
 8000aae:	20c0      	movs	r0, #192	; 0xc0
 8000ab0:	9005      	str	r0, [sp, #20]
 8000ab2:	2002      	movs	r0, #2
 8000ab4:	9006      	str	r0, [sp, #24]
 8000ab6:	a804      	add	r0, sp, #16
 8000ab8:	f006 fd6a 	bl	8007590 <HAL_RCCEx_PeriphCLKConfig>
 8000abc:	b118      	cbz	r0, 8000ac6 <HAL_I2S_MspInit+0x4e>
 8000abe:	e7ff      	b.n	8000ac0 <HAL_I2S_MspInit+0x48>
 8000ac0:	f7ff ff16 	bl	80008f0 <Error_Handler>
 8000ac4:	e7ff      	b.n	8000ac6 <HAL_I2S_MspInit+0x4e>
 8000ac6:	e7ff      	b.n	8000ac8 <HAL_I2S_MspInit+0x50>
 8000ac8:	2000      	movs	r0, #0
 8000aca:	9003      	str	r0, [sp, #12]
 8000acc:	f643 0040 	movw	r0, #14400	; 0x3840
 8000ad0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000ad4:	6801      	ldr	r1, [r0, #0]
 8000ad6:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8000ada:	6001      	str	r1, [r0, #0]
 8000adc:	6800      	ldr	r0, [r0, #0]
 8000ade:	f400 4000 	and.w	r0, r0, #32768	; 0x8000
 8000ae2:	9003      	str	r0, [sp, #12]
 8000ae4:	9803      	ldr	r0, [sp, #12]
 8000ae6:	e7ff      	b.n	8000ae8 <HAL_I2S_MspInit+0x70>
 8000ae8:	e7ff      	b.n	8000aea <HAL_I2S_MspInit+0x72>
 8000aea:	2000      	movs	r0, #0
 8000aec:	9002      	str	r0, [sp, #8]
 8000aee:	f643 0030 	movw	r0, #14384	; 0x3830
 8000af2:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000af6:	6801      	ldr	r1, [r0, #0]
 8000af8:	f041 0101 	orr.w	r1, r1, #1
 8000afc:	6001      	str	r1, [r0, #0]
 8000afe:	6800      	ldr	r0, [r0, #0]
 8000b00:	f000 0001 	and.w	r0, r0, #1
 8000b04:	9002      	str	r0, [sp, #8]
 8000b06:	9802      	ldr	r0, [sp, #8]
 8000b08:	e7ff      	b.n	8000b0a <HAL_I2S_MspInit+0x92>
 8000b0a:	e7ff      	b.n	8000b0c <HAL_I2S_MspInit+0x94>
 8000b0c:	2000      	movs	r0, #0
 8000b0e:	9001      	str	r0, [sp, #4]
 8000b10:	f643 0030 	movw	r0, #14384	; 0x3830
 8000b14:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000b18:	6801      	ldr	r1, [r0, #0]
 8000b1a:	f041 0104 	orr.w	r1, r1, #4
 8000b1e:	6001      	str	r1, [r0, #0]
 8000b20:	6800      	ldr	r0, [r0, #0]
 8000b22:	f000 0004 	and.w	r0, r0, #4
 8000b26:	9001      	str	r0, [sp, #4]
 8000b28:	9801      	ldr	r0, [sp, #4]
 8000b2a:	e7ff      	b.n	8000b2c <HAL_I2S_MspInit+0xb4>
 8000b2c:	2010      	movs	r0, #16
 8000b2e:	9008      	str	r0, [sp, #32]
 8000b30:	f04f 0802 	mov.w	r8, #2
 8000b34:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 8000b38:	2600      	movs	r6, #0
 8000b3a:	960a      	str	r6, [sp, #40]	; 0x28
 8000b3c:	960b      	str	r6, [sp, #44]	; 0x2c
 8000b3e:	2506      	movs	r5, #6
 8000b40:	950c      	str	r5, [sp, #48]	; 0x30
 8000b42:	2000      	movs	r0, #0
 8000b44:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000b48:	ac08      	add	r4, sp, #32
 8000b4a:	4621      	mov	r1, r4
 8000b4c:	f003 fbe8 	bl	8004320 <HAL_GPIO_Init>
 8000b50:	f44f 50a4 	mov.w	r0, #5248	; 0x1480
 8000b54:	9008      	str	r0, [sp, #32]
 8000b56:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 8000b5a:	960a      	str	r6, [sp, #40]	; 0x28
 8000b5c:	960b      	str	r6, [sp, #44]	; 0x2c
 8000b5e:	950c      	str	r5, [sp, #48]	; 0x30
 8000b60:	f640 0000 	movw	r0, #2048	; 0x800
 8000b64:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000b68:	4621      	mov	r1, r4
 8000b6a:	f003 fbd9 	bl	8004320 <HAL_GPIO_Init>
 8000b6e:	e7ff      	b.n	8000b70 <HAL_I2S_MspInit+0xf8>
 8000b70:	b00e      	add	sp, #56	; 0x38
 8000b72:	f85d 8b04 	ldr.w	r8, [sp], #4
 8000b76:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000b78 <HAL_I2S_MspDeInit>:
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	466f      	mov	r7, sp
 8000b7c:	b082      	sub	sp, #8
 8000b7e:	9001      	str	r0, [sp, #4]
 8000b80:	9801      	ldr	r0, [sp, #4]
 8000b82:	6800      	ldr	r0, [r0, #0]
 8000b84:	f643 4100 	movw	r1, #15360	; 0x3c00
 8000b88:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8000b8c:	4288      	cmp	r0, r1
 8000b8e:	d117      	bne.n	8000bc0 <HAL_I2S_MspDeInit+0x48>
 8000b90:	e7ff      	b.n	8000b92 <HAL_I2S_MspDeInit+0x1a>
 8000b92:	f643 0040 	movw	r0, #14400	; 0x3840
 8000b96:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000b9a:	6801      	ldr	r1, [r0, #0]
 8000b9c:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8000ba0:	6001      	str	r1, [r0, #0]
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000ba8:	2110      	movs	r1, #16
 8000baa:	f003 fd55 	bl	8004658 <HAL_GPIO_DeInit>
 8000bae:	f640 0000 	movw	r0, #2048	; 0x800
 8000bb2:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000bb6:	f44f 51a4 	mov.w	r1, #5248	; 0x1480
 8000bba:	f003 fd4d 	bl	8004658 <HAL_GPIO_DeInit>
 8000bbe:	e7ff      	b.n	8000bc0 <HAL_I2S_MspDeInit+0x48>
 8000bc0:	b002      	add	sp, #8
 8000bc2:	bd80      	pop	{r7, pc}

08000bc4 <HAL_SPI_MspInit>:
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	466f      	mov	r7, sp
 8000bc8:	b088      	sub	sp, #32
 8000bca:	9007      	str	r0, [sp, #28]
 8000bcc:	2000      	movs	r0, #0
 8000bce:	9006      	str	r0, [sp, #24]
 8000bd0:	9005      	str	r0, [sp, #20]
 8000bd2:	9004      	str	r0, [sp, #16]
 8000bd4:	9003      	str	r0, [sp, #12]
 8000bd6:	9002      	str	r0, [sp, #8]
 8000bd8:	9807      	ldr	r0, [sp, #28]
 8000bda:	6800      	ldr	r0, [r0, #0]
 8000bdc:	f243 0100 	movw	r1, #12288	; 0x3000
 8000be0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8000be4:	4288      	cmp	r0, r1
 8000be6:	d132      	bne.n	8000c4e <HAL_SPI_MspInit+0x8a>
 8000be8:	e7ff      	b.n	8000bea <HAL_SPI_MspInit+0x26>
 8000bea:	e7ff      	b.n	8000bec <HAL_SPI_MspInit+0x28>
 8000bec:	2000      	movs	r0, #0
 8000bee:	9001      	str	r0, [sp, #4]
 8000bf0:	f643 0044 	movw	r0, #14404	; 0x3844
 8000bf4:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000bf8:	6801      	ldr	r1, [r0, #0]
 8000bfa:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8000bfe:	6001      	str	r1, [r0, #0]
 8000c00:	6800      	ldr	r0, [r0, #0]
 8000c02:	f400 5080 	and.w	r0, r0, #4096	; 0x1000
 8000c06:	9001      	str	r0, [sp, #4]
 8000c08:	9801      	ldr	r0, [sp, #4]
 8000c0a:	e7ff      	b.n	8000c0c <HAL_SPI_MspInit+0x48>
 8000c0c:	e7ff      	b.n	8000c0e <HAL_SPI_MspInit+0x4a>
 8000c0e:	2000      	movs	r0, #0
 8000c10:	9000      	str	r0, [sp, #0]
 8000c12:	f643 0030 	movw	r0, #14384	; 0x3830
 8000c16:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000c1a:	6801      	ldr	r1, [r0, #0]
 8000c1c:	f041 0101 	orr.w	r1, r1, #1
 8000c20:	6001      	str	r1, [r0, #0]
 8000c22:	6800      	ldr	r0, [r0, #0]
 8000c24:	f000 0001 	and.w	r0, r0, #1
 8000c28:	9000      	str	r0, [sp, #0]
 8000c2a:	9800      	ldr	r0, [sp, #0]
 8000c2c:	e7ff      	b.n	8000c2e <HAL_SPI_MspInit+0x6a>
 8000c2e:	20e0      	movs	r0, #224	; 0xe0
 8000c30:	9002      	str	r0, [sp, #8]
 8000c32:	2002      	movs	r0, #2
 8000c34:	9003      	str	r0, [sp, #12]
 8000c36:	2000      	movs	r0, #0
 8000c38:	9004      	str	r0, [sp, #16]
 8000c3a:	9005      	str	r0, [sp, #20]
 8000c3c:	2005      	movs	r0, #5
 8000c3e:	9006      	str	r0, [sp, #24]
 8000c40:	2000      	movs	r0, #0
 8000c42:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000c46:	a902      	add	r1, sp, #8
 8000c48:	f003 fb6a 	bl	8004320 <HAL_GPIO_Init>
 8000c4c:	e7ff      	b.n	8000c4e <HAL_SPI_MspInit+0x8a>
 8000c4e:	b008      	add	sp, #32
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop

08000c54 <HAL_SPI_MspDeInit>:
 8000c54:	b580      	push	{r7, lr}
 8000c56:	466f      	mov	r7, sp
 8000c58:	b082      	sub	sp, #8
 8000c5a:	9001      	str	r0, [sp, #4]
 8000c5c:	9801      	ldr	r0, [sp, #4]
 8000c5e:	6800      	ldr	r0, [r0, #0]
 8000c60:	f243 0100 	movw	r1, #12288	; 0x3000
 8000c64:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8000c68:	4288      	cmp	r0, r1
 8000c6a:	d10f      	bne.n	8000c8c <HAL_SPI_MspDeInit+0x38>
 8000c6c:	e7ff      	b.n	8000c6e <HAL_SPI_MspDeInit+0x1a>
 8000c6e:	f643 0044 	movw	r0, #14404	; 0x3844
 8000c72:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000c76:	6801      	ldr	r1, [r0, #0]
 8000c78:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8000c7c:	6001      	str	r1, [r0, #0]
 8000c7e:	2000      	movs	r0, #0
 8000c80:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000c84:	21e0      	movs	r1, #224	; 0xe0
 8000c86:	f003 fce7 	bl	8004658 <HAL_GPIO_DeInit>
 8000c8a:	e7ff      	b.n	8000c8c <HAL_SPI_MspDeInit+0x38>
 8000c8c:	b002      	add	sp, #8
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <HAL_UART_MspInit>:
 8000c90:	b580      	push	{r7, lr}
 8000c92:	466f      	mov	r7, sp
 8000c94:	b088      	sub	sp, #32
 8000c96:	9007      	str	r0, [sp, #28]
 8000c98:	2000      	movs	r0, #0
 8000c9a:	9006      	str	r0, [sp, #24]
 8000c9c:	9005      	str	r0, [sp, #20]
 8000c9e:	9004      	str	r0, [sp, #16]
 8000ca0:	9003      	str	r0, [sp, #12]
 8000ca2:	9002      	str	r0, [sp, #8]
 8000ca4:	9807      	ldr	r0, [sp, #28]
 8000ca6:	6800      	ldr	r0, [r0, #0]
 8000ca8:	f244 4100 	movw	r1, #17408	; 0x4400
 8000cac:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8000cb0:	4288      	cmp	r0, r1
 8000cb2:	d133      	bne.n	8000d1c <HAL_UART_MspInit+0x8c>
 8000cb4:	e7ff      	b.n	8000cb6 <HAL_UART_MspInit+0x26>
 8000cb6:	e7ff      	b.n	8000cb8 <HAL_UART_MspInit+0x28>
 8000cb8:	2000      	movs	r0, #0
 8000cba:	9001      	str	r0, [sp, #4]
 8000cbc:	f643 0040 	movw	r0, #14400	; 0x3840
 8000cc0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000cc4:	6801      	ldr	r1, [r0, #0]
 8000cc6:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8000cca:	6001      	str	r1, [r0, #0]
 8000ccc:	6800      	ldr	r0, [r0, #0]
 8000cce:	f400 3000 	and.w	r0, r0, #131072	; 0x20000
 8000cd2:	9001      	str	r0, [sp, #4]
 8000cd4:	9801      	ldr	r0, [sp, #4]
 8000cd6:	e7ff      	b.n	8000cd8 <HAL_UART_MspInit+0x48>
 8000cd8:	e7ff      	b.n	8000cda <HAL_UART_MspInit+0x4a>
 8000cda:	2000      	movs	r0, #0
 8000cdc:	9000      	str	r0, [sp, #0]
 8000cde:	f643 0030 	movw	r0, #14384	; 0x3830
 8000ce2:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000ce6:	6801      	ldr	r1, [r0, #0]
 8000ce8:	f041 0101 	orr.w	r1, r1, #1
 8000cec:	6001      	str	r1, [r0, #0]
 8000cee:	6800      	ldr	r0, [r0, #0]
 8000cf0:	f000 0001 	and.w	r0, r0, #1
 8000cf4:	9000      	str	r0, [sp, #0]
 8000cf6:	9800      	ldr	r0, [sp, #0]
 8000cf8:	e7ff      	b.n	8000cfa <HAL_UART_MspInit+0x6a>
 8000cfa:	200c      	movs	r0, #12
 8000cfc:	9002      	str	r0, [sp, #8]
 8000cfe:	2002      	movs	r0, #2
 8000d00:	9003      	str	r0, [sp, #12]
 8000d02:	2000      	movs	r0, #0
 8000d04:	9004      	str	r0, [sp, #16]
 8000d06:	2003      	movs	r0, #3
 8000d08:	9005      	str	r0, [sp, #20]
 8000d0a:	2007      	movs	r0, #7
 8000d0c:	9006      	str	r0, [sp, #24]
 8000d0e:	2000      	movs	r0, #0
 8000d10:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000d14:	a902      	add	r1, sp, #8
 8000d16:	f003 fb03 	bl	8004320 <HAL_GPIO_Init>
 8000d1a:	e7ff      	b.n	8000d1c <HAL_UART_MspInit+0x8c>
 8000d1c:	b008      	add	sp, #32
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <HAL_UART_MspDeInit>:
 8000d20:	b580      	push	{r7, lr}
 8000d22:	466f      	mov	r7, sp
 8000d24:	b082      	sub	sp, #8
 8000d26:	9001      	str	r0, [sp, #4]
 8000d28:	9801      	ldr	r0, [sp, #4]
 8000d2a:	6800      	ldr	r0, [r0, #0]
 8000d2c:	f244 4100 	movw	r1, #17408	; 0x4400
 8000d30:	f2c4 0100 	movt	r1, #16384	; 0x4000
 8000d34:	4288      	cmp	r0, r1
 8000d36:	d10f      	bne.n	8000d58 <HAL_UART_MspDeInit+0x38>
 8000d38:	e7ff      	b.n	8000d3a <HAL_UART_MspDeInit+0x1a>
 8000d3a:	f643 0040 	movw	r0, #14400	; 0x3840
 8000d3e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000d42:	6801      	ldr	r1, [r0, #0]
 8000d44:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
 8000d48:	6001      	str	r1, [r0, #0]
 8000d4a:	2000      	movs	r0, #0
 8000d4c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000d50:	210c      	movs	r1, #12
 8000d52:	f003 fc81 	bl	8004658 <HAL_GPIO_DeInit>
 8000d56:	e7ff      	b.n	8000d58 <HAL_UART_MspDeInit+0x38>
 8000d58:	b002      	add	sp, #8
 8000d5a:	bd80      	pop	{r7, pc}

08000d5c <NMI_Handler>:
 8000d5c:	e7ff      	b.n	8000d5e <NMI_Handler+0x2>
 8000d5e:	e7fe      	b.n	8000d5e <NMI_Handler+0x2>

08000d60 <HardFault_Handler>:
 8000d60:	e7ff      	b.n	8000d62 <HardFault_Handler+0x2>
 8000d62:	e7fe      	b.n	8000d62 <HardFault_Handler+0x2>

08000d64 <MemManage_Handler>:
 8000d64:	e7ff      	b.n	8000d66 <MemManage_Handler+0x2>
 8000d66:	e7fe      	b.n	8000d66 <MemManage_Handler+0x2>

08000d68 <BusFault_Handler>:
 8000d68:	e7ff      	b.n	8000d6a <BusFault_Handler+0x2>
 8000d6a:	e7fe      	b.n	8000d6a <BusFault_Handler+0x2>

08000d6c <UsageFault_Handler>:
 8000d6c:	e7ff      	b.n	8000d6e <UsageFault_Handler+0x2>
 8000d6e:	e7fe      	b.n	8000d6e <UsageFault_Handler+0x2>

08000d70 <SVC_Handler>:
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop

08000d74 <DebugMon_Handler>:
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop

08000d78 <PendSV_Handler>:
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop

08000d7c <SysTick_Handler>:
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	466f      	mov	r7, sp
 8000d80:	f003 f978 	bl	8004074 <HAL_IncTick>
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop

08000d88 <OTG_FS_IRQHandler>:
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	466f      	mov	r7, sp
 8000d8c:	f240 50f8 	movw	r0, #1528	; 0x5f8
 8000d90:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000d94:	f003 ffe0 	bl	8004d58 <HAL_HCD_IRQHandler>
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop

08000d9c <initialise_monitor_handles>:
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop

08000da0 <_getpid>:
 8000da0:	2001      	movs	r0, #1
 8000da2:	4770      	bx	lr

08000da4 <_kill>:
 8000da4:	b580      	push	{r7, lr}
 8000da6:	466f      	mov	r7, sp
 8000da8:	b082      	sub	sp, #8
 8000daa:	9001      	str	r0, [sp, #4]
 8000dac:	9100      	str	r1, [sp, #0]
 8000dae:	f000 f9f5 	bl	800119c <__errno>
 8000db2:	2116      	movs	r1, #22
 8000db4:	6001      	str	r1, [r0, #0]
 8000db6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000dba:	b002      	add	sp, #8
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop

08000dc0 <_exit>:
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	466f      	mov	r7, sp
 8000dc4:	b082      	sub	sp, #8
 8000dc6:	9001      	str	r0, [sp, #4]
 8000dc8:	9801      	ldr	r0, [sp, #4]
 8000dca:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000dce:	f7ff ffe9 	bl	8000da4 <_kill>
 8000dd2:	e7ff      	b.n	8000dd4 <_exit+0x14>
 8000dd4:	e7fe      	b.n	8000dd4 <_exit+0x14>
 8000dd6:	bf00      	nop

08000dd8 <_read>:
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	466f      	mov	r7, sp
 8000ddc:	b084      	sub	sp, #16
 8000dde:	9003      	str	r0, [sp, #12]
 8000de0:	9102      	str	r1, [sp, #8]
 8000de2:	9201      	str	r2, [sp, #4]
 8000de4:	2000      	movs	r0, #0
 8000de6:	9000      	str	r0, [sp, #0]
 8000de8:	e7ff      	b.n	8000dea <_read+0x12>
 8000dea:	9800      	ldr	r0, [sp, #0]
 8000dec:	9901      	ldr	r1, [sp, #4]
 8000dee:	4288      	cmp	r0, r1
 8000df0:	da0b      	bge.n	8000e0a <_read+0x32>
 8000df2:	e7ff      	b.n	8000df4 <_read+0x1c>
 8000df4:	f3af 8000 	nop.w
 8000df8:	9902      	ldr	r1, [sp, #8]
 8000dfa:	1c4a      	adds	r2, r1, #1
 8000dfc:	9202      	str	r2, [sp, #8]
 8000dfe:	7008      	strb	r0, [r1, #0]
 8000e00:	e7ff      	b.n	8000e02 <_read+0x2a>
 8000e02:	9800      	ldr	r0, [sp, #0]
 8000e04:	3001      	adds	r0, #1
 8000e06:	9000      	str	r0, [sp, #0]
 8000e08:	e7ef      	b.n	8000dea <_read+0x12>
 8000e0a:	9801      	ldr	r0, [sp, #4]
 8000e0c:	b004      	add	sp, #16
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <_write>:
 8000e10:	b580      	push	{r7, lr}
 8000e12:	466f      	mov	r7, sp
 8000e14:	b084      	sub	sp, #16
 8000e16:	9003      	str	r0, [sp, #12]
 8000e18:	9102      	str	r1, [sp, #8]
 8000e1a:	9201      	str	r2, [sp, #4]
 8000e1c:	2000      	movs	r0, #0
 8000e1e:	9000      	str	r0, [sp, #0]
 8000e20:	e7ff      	b.n	8000e22 <_write+0x12>
 8000e22:	9800      	ldr	r0, [sp, #0]
 8000e24:	9901      	ldr	r1, [sp, #4]
 8000e26:	4288      	cmp	r0, r1
 8000e28:	da0b      	bge.n	8000e42 <_write+0x32>
 8000e2a:	e7ff      	b.n	8000e2c <_write+0x1c>
 8000e2c:	9802      	ldr	r0, [sp, #8]
 8000e2e:	1c41      	adds	r1, r0, #1
 8000e30:	9102      	str	r1, [sp, #8]
 8000e32:	7800      	ldrb	r0, [r0, #0]
 8000e34:	f7ff faca 	bl	80003cc <__io_putchar>
 8000e38:	e7ff      	b.n	8000e3a <_write+0x2a>
 8000e3a:	9800      	ldr	r0, [sp, #0]
 8000e3c:	3001      	adds	r0, #1
 8000e3e:	9000      	str	r0, [sp, #0]
 8000e40:	e7ef      	b.n	8000e22 <_write+0x12>
 8000e42:	9801      	ldr	r0, [sp, #4]
 8000e44:	b004      	add	sp, #16
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <_close>:
 8000e48:	b081      	sub	sp, #4
 8000e4a:	9000      	str	r0, [sp, #0]
 8000e4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e50:	b001      	add	sp, #4
 8000e52:	4770      	bx	lr

08000e54 <_fstat>:
 8000e54:	b082      	sub	sp, #8
 8000e56:	9001      	str	r0, [sp, #4]
 8000e58:	9100      	str	r1, [sp, #0]
 8000e5a:	9800      	ldr	r0, [sp, #0]
 8000e5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e60:	6041      	str	r1, [r0, #4]
 8000e62:	2000      	movs	r0, #0
 8000e64:	b002      	add	sp, #8
 8000e66:	4770      	bx	lr

08000e68 <_isatty>:
 8000e68:	b081      	sub	sp, #4
 8000e6a:	9000      	str	r0, [sp, #0]
 8000e6c:	2001      	movs	r0, #1
 8000e6e:	b001      	add	sp, #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop

08000e74 <_lseek>:
 8000e74:	b083      	sub	sp, #12
 8000e76:	9002      	str	r0, [sp, #8]
 8000e78:	9101      	str	r1, [sp, #4]
 8000e7a:	9200      	str	r2, [sp, #0]
 8000e7c:	2000      	movs	r0, #0
 8000e7e:	b003      	add	sp, #12
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop

08000e84 <_open>:
 8000e84:	b082      	sub	sp, #8
 8000e86:	9001      	str	r0, [sp, #4]
 8000e88:	9100      	str	r1, [sp, #0]
 8000e8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000e8e:	b002      	add	sp, #8
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop

08000e94 <_wait>:
 8000e94:	b580      	push	{r7, lr}
 8000e96:	466f      	mov	r7, sp
 8000e98:	b082      	sub	sp, #8
 8000e9a:	9001      	str	r0, [sp, #4]
 8000e9c:	f000 f97e 	bl	800119c <__errno>
 8000ea0:	210a      	movs	r1, #10
 8000ea2:	6001      	str	r1, [r0, #0]
 8000ea4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ea8:	b002      	add	sp, #8
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <_unlink>:
 8000eac:	b580      	push	{r7, lr}
 8000eae:	466f      	mov	r7, sp
 8000eb0:	b082      	sub	sp, #8
 8000eb2:	9001      	str	r0, [sp, #4]
 8000eb4:	f000 f972 	bl	800119c <__errno>
 8000eb8:	2102      	movs	r1, #2
 8000eba:	6001      	str	r1, [r0, #0]
 8000ebc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ec0:	b002      	add	sp, #8
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <_times>:
 8000ec4:	b081      	sub	sp, #4
 8000ec6:	9000      	str	r0, [sp, #0]
 8000ec8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ecc:	b001      	add	sp, #4
 8000ece:	4770      	bx	lr

08000ed0 <_stat>:
 8000ed0:	b082      	sub	sp, #8
 8000ed2:	9001      	str	r0, [sp, #4]
 8000ed4:	9100      	str	r1, [sp, #0]
 8000ed6:	9800      	ldr	r0, [sp, #0]
 8000ed8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000edc:	6041      	str	r1, [r0, #4]
 8000ede:	2000      	movs	r0, #0
 8000ee0:	b002      	add	sp, #8
 8000ee2:	4770      	bx	lr

08000ee4 <_link>:
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	466f      	mov	r7, sp
 8000ee8:	b082      	sub	sp, #8
 8000eea:	9001      	str	r0, [sp, #4]
 8000eec:	9100      	str	r1, [sp, #0]
 8000eee:	f000 f955 	bl	800119c <__errno>
 8000ef2:	211f      	movs	r1, #31
 8000ef4:	6001      	str	r1, [r0, #0]
 8000ef6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000efa:	b002      	add	sp, #8
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop

08000f00 <_fork>:
 8000f00:	b580      	push	{r7, lr}
 8000f02:	466f      	mov	r7, sp
 8000f04:	f000 f94a 	bl	800119c <__errno>
 8000f08:	210b      	movs	r1, #11
 8000f0a:	6001      	str	r1, [r0, #0]
 8000f0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop

08000f14 <_execve>:
 8000f14:	b580      	push	{r7, lr}
 8000f16:	466f      	mov	r7, sp
 8000f18:	b084      	sub	sp, #16
 8000f1a:	9003      	str	r0, [sp, #12]
 8000f1c:	9102      	str	r1, [sp, #8]
 8000f1e:	9201      	str	r2, [sp, #4]
 8000f20:	f000 f93c 	bl	800119c <__errno>
 8000f24:	210c      	movs	r1, #12
 8000f26:	6001      	str	r1, [r0, #0]
 8000f28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f2c:	b004      	add	sp, #16
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <_sbrk>:
 8000f30:	b580      	push	{r7, lr}
 8000f32:	466f      	mov	r7, sp
 8000f34:	b086      	sub	sp, #24
 8000f36:	9004      	str	r0, [sp, #16]
 8000f38:	f240 4000 	movw	r0, #1024	; 0x400
 8000f3c:	f2c0 0000 	movt	r0, #0
 8000f40:	f240 0100 	movw	r1, #0
 8000f44:	f2c2 0102 	movt	r1, #8194	; 0x2002
 8000f48:	1a08      	subs	r0, r1, r0
 8000f4a:	9003      	str	r0, [sp, #12]
 8000f4c:	9803      	ldr	r0, [sp, #12]
 8000f4e:	9002      	str	r0, [sp, #8]
 8000f50:	f240 2008 	movw	r0, #520	; 0x208
 8000f54:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000f58:	6800      	ldr	r0, [r0, #0]
 8000f5a:	b950      	cbnz	r0, 8000f72 <_sbrk+0x42>
 8000f5c:	e7ff      	b.n	8000f5e <_sbrk+0x2e>
 8000f5e:	f240 2008 	movw	r0, #520	; 0x208
 8000f62:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000f66:	f640 1100 	movw	r1, #2304	; 0x900
 8000f6a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8000f6e:	6001      	str	r1, [r0, #0]
 8000f70:	e7ff      	b.n	8000f72 <_sbrk+0x42>
 8000f72:	f240 2008 	movw	r0, #520	; 0x208
 8000f76:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000f7a:	6800      	ldr	r0, [r0, #0]
 8000f7c:	9904      	ldr	r1, [sp, #16]
 8000f7e:	4408      	add	r0, r1
 8000f80:	9902      	ldr	r1, [sp, #8]
 8000f82:	4288      	cmp	r0, r1
 8000f84:	d908      	bls.n	8000f98 <_sbrk+0x68>
 8000f86:	e7ff      	b.n	8000f88 <_sbrk+0x58>
 8000f88:	f000 f908 	bl	800119c <__errno>
 8000f8c:	210c      	movs	r1, #12
 8000f8e:	6001      	str	r1, [r0, #0]
 8000f90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f94:	9005      	str	r0, [sp, #20]
 8000f96:	e00c      	b.n	8000fb2 <_sbrk+0x82>
 8000f98:	f240 2008 	movw	r0, #520	; 0x208
 8000f9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000fa0:	6801      	ldr	r1, [r0, #0]
 8000fa2:	9101      	str	r1, [sp, #4]
 8000fa4:	9904      	ldr	r1, [sp, #16]
 8000fa6:	6802      	ldr	r2, [r0, #0]
 8000fa8:	4411      	add	r1, r2
 8000faa:	6001      	str	r1, [r0, #0]
 8000fac:	9801      	ldr	r0, [sp, #4]
 8000fae:	9005      	str	r0, [sp, #20]
 8000fb0:	e7ff      	b.n	8000fb2 <_sbrk+0x82>
 8000fb2:	9805      	ldr	r0, [sp, #20]
 8000fb4:	b006      	add	sp, #24
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <SystemInit>:
 8000fb8:	f64e 5088 	movw	r0, #60808	; 0xed88
 8000fbc:	f2ce 0000 	movt	r0, #57344	; 0xe000
 8000fc0:	6801      	ldr	r1, [r0, #0]
 8000fc2:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000fc6:	6001      	str	r1, [r0, #0]
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop

08000fcc <SystemCoreClockUpdate>:
 8000fcc:	b085      	sub	sp, #20
 8000fce:	2000      	movs	r0, #0
 8000fd0:	9004      	str	r0, [sp, #16]
 8000fd2:	9003      	str	r0, [sp, #12]
 8000fd4:	2102      	movs	r1, #2
 8000fd6:	9102      	str	r1, [sp, #8]
 8000fd8:	9001      	str	r0, [sp, #4]
 8000fda:	9100      	str	r1, [sp, #0]
 8000fdc:	f643 0008 	movw	r0, #14344	; 0x3808
 8000fe0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000fe4:	6800      	ldr	r0, [r0, #0]
 8000fe6:	f000 000c 	and.w	r0, r0, #12
 8000fea:	9004      	str	r0, [sp, #16]
 8000fec:	9804      	ldr	r0, [sp, #16]
 8000fee:	b130      	cbz	r0, 8000ffe <SystemCoreClockUpdate+0x32>
 8000ff0:	e7ff      	b.n	8000ff2 <SystemCoreClockUpdate+0x26>
 8000ff2:	2804      	cmp	r0, #4
 8000ff4:	d00d      	beq.n	8001012 <SystemCoreClockUpdate+0x46>
 8000ff6:	e7ff      	b.n	8000ff8 <SystemCoreClockUpdate+0x2c>
 8000ff8:	2808      	cmp	r0, #8
 8000ffa:	d014      	beq.n	8001026 <SystemCoreClockUpdate+0x5a>
 8000ffc:	e059      	b.n	80010b2 <SystemCoreClockUpdate+0xe6>
 8000ffe:	f240 0000 	movw	r0, #0
 8001002:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8001006:	f242 4100 	movw	r1, #9216	; 0x2400
 800100a:	f2c0 01f4 	movt	r1, #244	; 0xf4
 800100e:	6001      	str	r1, [r0, #0]
 8001010:	e059      	b.n	80010c6 <SystemCoreClockUpdate+0xfa>
 8001012:	f240 0000 	movw	r0, #0
 8001016:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800101a:	f241 2100 	movw	r1, #4608	; 0x1200
 800101e:	f2c0 017a 	movt	r1, #122	; 0x7a
 8001022:	6001      	str	r1, [r0, #0]
 8001024:	e04f      	b.n	80010c6 <SystemCoreClockUpdate+0xfa>
 8001026:	f643 0004 	movw	r0, #14340	; 0x3804
 800102a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 800102e:	6801      	ldr	r1, [r0, #0]
 8001030:	f3c1 5180 	ubfx	r1, r1, #22, #1
 8001034:	9101      	str	r1, [sp, #4]
 8001036:	6800      	ldr	r0, [r0, #0]
 8001038:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800103c:	9000      	str	r0, [sp, #0]
 800103e:	9801      	ldr	r0, [sp, #4]
 8001040:	b188      	cbz	r0, 8001066 <SystemCoreClockUpdate+0x9a>
 8001042:	e7ff      	b.n	8001044 <SystemCoreClockUpdate+0x78>
 8001044:	9800      	ldr	r0, [sp, #0]
 8001046:	f241 2100 	movw	r1, #4608	; 0x1200
 800104a:	f2c0 017a 	movt	r1, #122	; 0x7a
 800104e:	fbb1 f0f0 	udiv	r0, r1, r0
 8001052:	f643 0104 	movw	r1, #14340	; 0x3804
 8001056:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800105a:	6809      	ldr	r1, [r1, #0]
 800105c:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001060:	4348      	muls	r0, r1
 8001062:	9003      	str	r0, [sp, #12]
 8001064:	e010      	b.n	8001088 <SystemCoreClockUpdate+0xbc>
 8001066:	9800      	ldr	r0, [sp, #0]
 8001068:	f242 4100 	movw	r1, #9216	; 0x2400
 800106c:	f2c0 01f4 	movt	r1, #244	; 0xf4
 8001070:	fbb1 f0f0 	udiv	r0, r1, r0
 8001074:	f643 0104 	movw	r1, #14340	; 0x3804
 8001078:	f2c4 0102 	movt	r1, #16386	; 0x4002
 800107c:	6809      	ldr	r1, [r1, #0]
 800107e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001082:	4348      	muls	r0, r1
 8001084:	9003      	str	r0, [sp, #12]
 8001086:	e7ff      	b.n	8001088 <SystemCoreClockUpdate+0xbc>
 8001088:	f643 0004 	movw	r0, #14340	; 0x3804
 800108c:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001090:	6800      	ldr	r0, [r0, #0]
 8001092:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
 8001096:	2102      	movs	r1, #2
 8001098:	eb01 30d0 	add.w	r0, r1, r0, lsr #15
 800109c:	9002      	str	r0, [sp, #8]
 800109e:	9803      	ldr	r0, [sp, #12]
 80010a0:	9902      	ldr	r1, [sp, #8]
 80010a2:	fbb0 f0f1 	udiv	r0, r0, r1
 80010a6:	f240 0100 	movw	r1, #0
 80010aa:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80010ae:	6008      	str	r0, [r1, #0]
 80010b0:	e009      	b.n	80010c6 <SystemCoreClockUpdate+0xfa>
 80010b2:	f240 0000 	movw	r0, #0
 80010b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80010ba:	f242 4100 	movw	r1, #9216	; 0x2400
 80010be:	f2c0 01f4 	movt	r1, #244	; 0xf4
 80010c2:	6001      	str	r1, [r0, #0]
 80010c4:	e7ff      	b.n	80010c6 <SystemCoreClockUpdate+0xfa>
 80010c6:	f643 0008 	movw	r0, #14344	; 0x3808
 80010ca:	f2c4 0002 	movt	r0, #16386	; 0x4002
 80010ce:	6800      	ldr	r0, [r0, #0]
 80010d0:	b2c0      	uxtb	r0, r0
 80010d2:	0900      	lsrs	r0, r0, #4
 80010d4:	f24b 6174 	movw	r1, #46708	; 0xb674
 80010d8:	f6c0 0100 	movt	r1, #2048	; 0x800
 80010dc:	5c08      	ldrb	r0, [r1, r0]
 80010de:	9004      	str	r0, [sp, #16]
 80010e0:	9804      	ldr	r0, [sp, #16]
 80010e2:	f240 0100 	movw	r1, #0
 80010e6:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80010ea:	680a      	ldr	r2, [r1, #0]
 80010ec:	fa22 f000 	lsr.w	r0, r2, r0
 80010f0:	6008      	str	r0, [r1, #0]
 80010f2:	b005      	add	sp, #20
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop

080010f8 <__aeabi_memclr>:
 80010f8:	2200      	movs	r2, #0
 80010fa:	f000 b801 	b.w	8001100 <__aeabi_memset>
 80010fe:	bf00      	nop

08001100 <__aeabi_memset>:
 8001100:	b470      	push	{r4, r5, r6}
 8001102:	0784      	lsls	r4, r0, #30
 8001104:	d046      	beq.n	8001194 <__aeabi_memset+0x94>
 8001106:	1e4c      	subs	r4, r1, #1
 8001108:	2900      	cmp	r1, #0
 800110a:	d041      	beq.n	8001190 <__aeabi_memset+0x90>
 800110c:	b2d5      	uxtb	r5, r2
 800110e:	4603      	mov	r3, r0
 8001110:	e002      	b.n	8001118 <__aeabi_memset+0x18>
 8001112:	1e61      	subs	r1, r4, #1
 8001114:	b3e4      	cbz	r4, 8001190 <__aeabi_memset+0x90>
 8001116:	460c      	mov	r4, r1
 8001118:	f803 5b01 	strb.w	r5, [r3], #1
 800111c:	0799      	lsls	r1, r3, #30
 800111e:	d1f8      	bne.n	8001112 <__aeabi_memset+0x12>
 8001120:	2c03      	cmp	r4, #3
 8001122:	d92e      	bls.n	8001182 <__aeabi_memset+0x82>
 8001124:	b2d5      	uxtb	r5, r2
 8001126:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800112a:	2c0f      	cmp	r4, #15
 800112c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8001130:	d919      	bls.n	8001166 <__aeabi_memset+0x66>
 8001132:	4626      	mov	r6, r4
 8001134:	f103 0110 	add.w	r1, r3, #16
 8001138:	3e10      	subs	r6, #16
 800113a:	2e0f      	cmp	r6, #15
 800113c:	f841 5c10 	str.w	r5, [r1, #-16]
 8001140:	f841 5c0c 	str.w	r5, [r1, #-12]
 8001144:	f841 5c08 	str.w	r5, [r1, #-8]
 8001148:	f841 5c04 	str.w	r5, [r1, #-4]
 800114c:	f101 0110 	add.w	r1, r1, #16
 8001150:	d8f2      	bhi.n	8001138 <__aeabi_memset+0x38>
 8001152:	f1a4 0110 	sub.w	r1, r4, #16
 8001156:	f021 010f 	bic.w	r1, r1, #15
 800115a:	f004 040f 	and.w	r4, r4, #15
 800115e:	3110      	adds	r1, #16
 8001160:	2c03      	cmp	r4, #3
 8001162:	440b      	add	r3, r1
 8001164:	d90d      	bls.n	8001182 <__aeabi_memset+0x82>
 8001166:	461e      	mov	r6, r3
 8001168:	4621      	mov	r1, r4
 800116a:	3904      	subs	r1, #4
 800116c:	2903      	cmp	r1, #3
 800116e:	f846 5b04 	str.w	r5, [r6], #4
 8001172:	d8fa      	bhi.n	800116a <__aeabi_memset+0x6a>
 8001174:	1f21      	subs	r1, r4, #4
 8001176:	f021 0103 	bic.w	r1, r1, #3
 800117a:	3104      	adds	r1, #4
 800117c:	440b      	add	r3, r1
 800117e:	f004 0403 	and.w	r4, r4, #3
 8001182:	b12c      	cbz	r4, 8001190 <__aeabi_memset+0x90>
 8001184:	b2d2      	uxtb	r2, r2
 8001186:	441c      	add	r4, r3
 8001188:	f803 2b01 	strb.w	r2, [r3], #1
 800118c:	42a3      	cmp	r3, r4
 800118e:	d1fb      	bne.n	8001188 <__aeabi_memset+0x88>
 8001190:	bc70      	pop	{r4, r5, r6}
 8001192:	4770      	bx	lr
 8001194:	460c      	mov	r4, r1
 8001196:	4603      	mov	r3, r0
 8001198:	e7c2      	b.n	8001120 <__aeabi_memset+0x20>
	...

0800119c <__errno>:
 800119c:	4b01      	ldr	r3, [pc, #4]	; (80011a4 <__errno+0x8>)
 800119e:	6818      	ldr	r0, [r3, #0]
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	20000004 	.word	0x20000004

080011a8 <__libc_init_array>:
 80011a8:	b570      	push	{r4, r5, r6, lr}
 80011aa:	4e0d      	ldr	r6, [pc, #52]	; (80011e0 <__libc_init_array+0x38>)
 80011ac:	4d0d      	ldr	r5, [pc, #52]	; (80011e4 <__libc_init_array+0x3c>)
 80011ae:	1b76      	subs	r6, r6, r5
 80011b0:	10b6      	asrs	r6, r6, #2
 80011b2:	d006      	beq.n	80011c2 <__libc_init_array+0x1a>
 80011b4:	2400      	movs	r4, #0
 80011b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80011ba:	3401      	adds	r4, #1
 80011bc:	4798      	blx	r3
 80011be:	42a6      	cmp	r6, r4
 80011c0:	d1f9      	bne.n	80011b6 <__libc_init_array+0xe>
 80011c2:	4e09      	ldr	r6, [pc, #36]	; (80011e8 <__libc_init_array+0x40>)
 80011c4:	4d09      	ldr	r5, [pc, #36]	; (80011ec <__libc_init_array+0x44>)
 80011c6:	1b76      	subs	r6, r6, r5
 80011c8:	f00a fa48 	bl	800b65c <_init>
 80011cc:	10b6      	asrs	r6, r6, #2
 80011ce:	d006      	beq.n	80011de <__libc_init_array+0x36>
 80011d0:	2400      	movs	r4, #0
 80011d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80011d6:	3401      	adds	r4, #1
 80011d8:	4798      	blx	r3
 80011da:	42a6      	cmp	r6, r4
 80011dc:	d1f9      	bne.n	80011d2 <__libc_init_array+0x2a>
 80011de:	bd70      	pop	{r4, r5, r6, pc}
 80011e0:	0800b824 	.word	0x0800b824
 80011e4:	0800b824 	.word	0x0800b824
 80011e8:	0800b828 	.word	0x0800b828
 80011ec:	0800b824 	.word	0x0800b824

080011f0 <malloc>:
 80011f0:	4b02      	ldr	r3, [pc, #8]	; (80011fc <malloc+0xc>)
 80011f2:	4601      	mov	r1, r0
 80011f4:	6818      	ldr	r0, [r3, #0]
 80011f6:	f000 b8bf 	b.w	8001378 <_malloc_r>
 80011fa:	bf00      	nop
 80011fc:	20000004 	.word	0x20000004

08001200 <free>:
 8001200:	4b02      	ldr	r3, [pc, #8]	; (800120c <free+0xc>)
 8001202:	4601      	mov	r1, r0
 8001204:	6818      	ldr	r0, [r3, #0]
 8001206:	f000 b855 	b.w	80012b4 <_free_r>
 800120a:	bf00      	nop
 800120c:	20000004 	.word	0x20000004

08001210 <memset>:
 8001210:	0783      	lsls	r3, r0, #30
 8001212:	b530      	push	{r4, r5, lr}
 8001214:	d048      	beq.n	80012a8 <memset+0x98>
 8001216:	1e54      	subs	r4, r2, #1
 8001218:	2a00      	cmp	r2, #0
 800121a:	d03f      	beq.n	800129c <memset+0x8c>
 800121c:	b2ca      	uxtb	r2, r1
 800121e:	4603      	mov	r3, r0
 8001220:	e001      	b.n	8001226 <memset+0x16>
 8001222:	3c01      	subs	r4, #1
 8001224:	d33a      	bcc.n	800129c <memset+0x8c>
 8001226:	f803 2b01 	strb.w	r2, [r3], #1
 800122a:	079d      	lsls	r5, r3, #30
 800122c:	d1f9      	bne.n	8001222 <memset+0x12>
 800122e:	2c03      	cmp	r4, #3
 8001230:	d92d      	bls.n	800128e <memset+0x7e>
 8001232:	b2cd      	uxtb	r5, r1
 8001234:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8001238:	2c0f      	cmp	r4, #15
 800123a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800123e:	d936      	bls.n	80012ae <memset+0x9e>
 8001240:	f1a4 0210 	sub.w	r2, r4, #16
 8001244:	f022 0c0f 	bic.w	ip, r2, #15
 8001248:	f103 0e20 	add.w	lr, r3, #32
 800124c:	44e6      	add	lr, ip
 800124e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8001252:	f103 0210 	add.w	r2, r3, #16
 8001256:	e942 5504 	strd	r5, r5, [r2, #-16]
 800125a:	e942 5502 	strd	r5, r5, [r2, #-8]
 800125e:	3210      	adds	r2, #16
 8001260:	4572      	cmp	r2, lr
 8001262:	d1f8      	bne.n	8001256 <memset+0x46>
 8001264:	f10c 0201 	add.w	r2, ip, #1
 8001268:	f014 0f0c 	tst.w	r4, #12
 800126c:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8001270:	f004 0c0f 	and.w	ip, r4, #15
 8001274:	d013      	beq.n	800129e <memset+0x8e>
 8001276:	f1ac 0304 	sub.w	r3, ip, #4
 800127a:	f023 0303 	bic.w	r3, r3, #3
 800127e:	3304      	adds	r3, #4
 8001280:	4413      	add	r3, r2
 8001282:	f842 5b04 	str.w	r5, [r2], #4
 8001286:	4293      	cmp	r3, r2
 8001288:	d1fb      	bne.n	8001282 <memset+0x72>
 800128a:	f00c 0403 	and.w	r4, ip, #3
 800128e:	b12c      	cbz	r4, 800129c <memset+0x8c>
 8001290:	b2ca      	uxtb	r2, r1
 8001292:	441c      	add	r4, r3
 8001294:	f803 2b01 	strb.w	r2, [r3], #1
 8001298:	429c      	cmp	r4, r3
 800129a:	d1fb      	bne.n	8001294 <memset+0x84>
 800129c:	bd30      	pop	{r4, r5, pc}
 800129e:	4664      	mov	r4, ip
 80012a0:	4613      	mov	r3, r2
 80012a2:	2c00      	cmp	r4, #0
 80012a4:	d1f4      	bne.n	8001290 <memset+0x80>
 80012a6:	e7f9      	b.n	800129c <memset+0x8c>
 80012a8:	4603      	mov	r3, r0
 80012aa:	4614      	mov	r4, r2
 80012ac:	e7bf      	b.n	800122e <memset+0x1e>
 80012ae:	461a      	mov	r2, r3
 80012b0:	46a4      	mov	ip, r4
 80012b2:	e7e0      	b.n	8001276 <memset+0x66>

080012b4 <_free_r>:
 80012b4:	2900      	cmp	r1, #0
 80012b6:	d058      	beq.n	800136a <_free_r+0xb6>
 80012b8:	b530      	push	{r4, r5, lr}
 80012ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80012be:	b083      	sub	sp, #12
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	f1a1 0404 	sub.w	r4, r1, #4
 80012c6:	bfb8      	it	lt
 80012c8:	18e4      	addlt	r4, r4, r3
 80012ca:	9001      	str	r0, [sp, #4]
 80012cc:	f000 fa50 	bl	8001770 <__malloc_lock>
 80012d0:	4a28      	ldr	r2, [pc, #160]	; (8001374 <_free_r+0xc0>)
 80012d2:	9801      	ldr	r0, [sp, #4]
 80012d4:	6813      	ldr	r3, [r2, #0]
 80012d6:	b133      	cbz	r3, 80012e6 <_free_r+0x32>
 80012d8:	42a3      	cmp	r3, r4
 80012da:	d90d      	bls.n	80012f8 <_free_r+0x44>
 80012dc:	6821      	ldr	r1, [r4, #0]
 80012de:	eb04 0c01 	add.w	ip, r4, r1
 80012e2:	4563      	cmp	r3, ip
 80012e4:	d02f      	beq.n	8001346 <_free_r+0x92>
 80012e6:	6063      	str	r3, [r4, #4]
 80012e8:	6014      	str	r4, [r2, #0]
 80012ea:	b003      	add	sp, #12
 80012ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80012f0:	f000 ba40 	b.w	8001774 <__malloc_unlock>
 80012f4:	42a3      	cmp	r3, r4
 80012f6:	d810      	bhi.n	800131a <_free_r+0x66>
 80012f8:	461a      	mov	r2, r3
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d1f9      	bne.n	80012f4 <_free_r+0x40>
 8001300:	6811      	ldr	r1, [r2, #0]
 8001302:	eb02 0c01 	add.w	ip, r2, r1
 8001306:	4564      	cmp	r4, ip
 8001308:	d019      	beq.n	800133e <_free_r+0x8a>
 800130a:	d32f      	bcc.n	800136c <_free_r+0xb8>
 800130c:	6063      	str	r3, [r4, #4]
 800130e:	6054      	str	r4, [r2, #4]
 8001310:	b003      	add	sp, #12
 8001312:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001316:	f000 ba2d 	b.w	8001774 <__malloc_unlock>
 800131a:	6811      	ldr	r1, [r2, #0]
 800131c:	eb02 0c01 	add.w	ip, r2, r1
 8001320:	45a4      	cmp	ip, r4
 8001322:	d016      	beq.n	8001352 <_free_r+0x9e>
 8001324:	d822      	bhi.n	800136c <_free_r+0xb8>
 8001326:	6821      	ldr	r1, [r4, #0]
 8001328:	eb04 0c01 	add.w	ip, r4, r1
 800132c:	4563      	cmp	r3, ip
 800132e:	d1ed      	bne.n	800130c <_free_r+0x58>
 8001330:	681d      	ldr	r5, [r3, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	4429      	add	r1, r5
 8001336:	e9c4 1300 	strd	r1, r3, [r4]
 800133a:	6054      	str	r4, [r2, #4]
 800133c:	e7d5      	b.n	80012ea <_free_r+0x36>
 800133e:	6823      	ldr	r3, [r4, #0]
 8001340:	4419      	add	r1, r3
 8001342:	6011      	str	r1, [r2, #0]
 8001344:	e7d1      	b.n	80012ea <_free_r+0x36>
 8001346:	681d      	ldr	r5, [r3, #0]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	4429      	add	r1, r5
 800134c:	e9c4 1300 	strd	r1, r3, [r4]
 8001350:	e7ca      	b.n	80012e8 <_free_r+0x34>
 8001352:	6824      	ldr	r4, [r4, #0]
 8001354:	4421      	add	r1, r4
 8001356:	1854      	adds	r4, r2, r1
 8001358:	42a3      	cmp	r3, r4
 800135a:	6011      	str	r1, [r2, #0]
 800135c:	d1c5      	bne.n	80012ea <_free_r+0x36>
 800135e:	e9d3 4300 	ldrd	r4, r3, [r3]
 8001362:	4421      	add	r1, r4
 8001364:	e9c2 1300 	strd	r1, r3, [r2]
 8001368:	e7bf      	b.n	80012ea <_free_r+0x36>
 800136a:	4770      	bx	lr
 800136c:	230c      	movs	r3, #12
 800136e:	6003      	str	r3, [r0, #0]
 8001370:	e7bb      	b.n	80012ea <_free_r+0x36>
 8001372:	bf00      	nop
 8001374:	2000020c 	.word	0x2000020c

08001378 <_malloc_r>:
 8001378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800137a:	1ccd      	adds	r5, r1, #3
 800137c:	f025 0503 	bic.w	r5, r5, #3
 8001380:	3508      	adds	r5, #8
 8001382:	2d0c      	cmp	r5, #12
 8001384:	bf38      	it	cc
 8001386:	250c      	movcc	r5, #12
 8001388:	2d00      	cmp	r5, #0
 800138a:	4606      	mov	r6, r0
 800138c:	db23      	blt.n	80013d6 <_malloc_r+0x5e>
 800138e:	42a9      	cmp	r1, r5
 8001390:	d821      	bhi.n	80013d6 <_malloc_r+0x5e>
 8001392:	4f25      	ldr	r7, [pc, #148]	; (8001428 <_malloc_r+0xb0>)
 8001394:	f000 f9ec 	bl	8001770 <__malloc_lock>
 8001398:	683a      	ldr	r2, [r7, #0]
 800139a:	b322      	cbz	r2, 80013e6 <_malloc_r+0x6e>
 800139c:	4614      	mov	r4, r2
 800139e:	e003      	b.n	80013a8 <_malloc_r+0x30>
 80013a0:	6863      	ldr	r3, [r4, #4]
 80013a2:	4622      	mov	r2, r4
 80013a4:	b1fb      	cbz	r3, 80013e6 <_malloc_r+0x6e>
 80013a6:	461c      	mov	r4, r3
 80013a8:	6823      	ldr	r3, [r4, #0]
 80013aa:	1b5b      	subs	r3, r3, r5
 80013ac:	d4f8      	bmi.n	80013a0 <_malloc_r+0x28>
 80013ae:	2b0b      	cmp	r3, #11
 80013b0:	d815      	bhi.n	80013de <_malloc_r+0x66>
 80013b2:	6863      	ldr	r3, [r4, #4]
 80013b4:	4294      	cmp	r4, r2
 80013b6:	bf0c      	ite	eq
 80013b8:	603b      	streq	r3, [r7, #0]
 80013ba:	6053      	strne	r3, [r2, #4]
 80013bc:	4630      	mov	r0, r6
 80013be:	f000 f9d9 	bl	8001774 <__malloc_unlock>
 80013c2:	f104 000b 	add.w	r0, r4, #11
 80013c6:	1d23      	adds	r3, r4, #4
 80013c8:	f020 0007 	bic.w	r0, r0, #7
 80013cc:	1ac2      	subs	r2, r0, r3
 80013ce:	d001      	beq.n	80013d4 <_malloc_r+0x5c>
 80013d0:	1a1b      	subs	r3, r3, r0
 80013d2:	50a3      	str	r3, [r4, r2]
 80013d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80013d6:	230c      	movs	r3, #12
 80013d8:	6033      	str	r3, [r6, #0]
 80013da:	2000      	movs	r0, #0
 80013dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80013de:	6023      	str	r3, [r4, #0]
 80013e0:	441c      	add	r4, r3
 80013e2:	6025      	str	r5, [r4, #0]
 80013e4:	e7ea      	b.n	80013bc <_malloc_r+0x44>
 80013e6:	6879      	ldr	r1, [r7, #4]
 80013e8:	b1c9      	cbz	r1, 800141e <_malloc_r+0xa6>
 80013ea:	4629      	mov	r1, r5
 80013ec:	4630      	mov	r0, r6
 80013ee:	f000 f84d 	bl	800148c <_sbrk_r>
 80013f2:	1c43      	adds	r3, r0, #1
 80013f4:	d00c      	beq.n	8001410 <_malloc_r+0x98>
 80013f6:	1cc4      	adds	r4, r0, #3
 80013f8:	f024 0403 	bic.w	r4, r4, #3
 80013fc:	42a0      	cmp	r0, r4
 80013fe:	d005      	beq.n	800140c <_malloc_r+0x94>
 8001400:	1a21      	subs	r1, r4, r0
 8001402:	4630      	mov	r0, r6
 8001404:	f000 f842 	bl	800148c <_sbrk_r>
 8001408:	3001      	adds	r0, #1
 800140a:	d001      	beq.n	8001410 <_malloc_r+0x98>
 800140c:	6025      	str	r5, [r4, #0]
 800140e:	e7d5      	b.n	80013bc <_malloc_r+0x44>
 8001410:	230c      	movs	r3, #12
 8001412:	4630      	mov	r0, r6
 8001414:	6033      	str	r3, [r6, #0]
 8001416:	f000 f9ad 	bl	8001774 <__malloc_unlock>
 800141a:	2000      	movs	r0, #0
 800141c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800141e:	4630      	mov	r0, r6
 8001420:	f000 f834 	bl	800148c <_sbrk_r>
 8001424:	6078      	str	r0, [r7, #4]
 8001426:	e7e0      	b.n	80013ea <_malloc_r+0x72>
 8001428:	2000020c 	.word	0x2000020c

0800142c <_iprintf_r>:
 800142c:	b40e      	push	{r1, r2, r3}
 800142e:	b510      	push	{r4, lr}
 8001430:	4604      	mov	r4, r0
 8001432:	b083      	sub	sp, #12
 8001434:	b108      	cbz	r0, 800143a <_iprintf_r+0xe>
 8001436:	6983      	ldr	r3, [r0, #24]
 8001438:	b15b      	cbz	r3, 8001452 <_iprintf_r+0x26>
 800143a:	ab06      	add	r3, sp, #24
 800143c:	68a1      	ldr	r1, [r4, #8]
 800143e:	9a05      	ldr	r2, [sp, #20]
 8001440:	9301      	str	r3, [sp, #4]
 8001442:	4620      	mov	r0, r4
 8001444:	f000 f9dc 	bl	8001800 <_vfiprintf_r>
 8001448:	b003      	add	sp, #12
 800144a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800144e:	b003      	add	sp, #12
 8001450:	4770      	bx	lr
 8001452:	f000 f929 	bl	80016a8 <__sinit>
 8001456:	e7f0      	b.n	800143a <_iprintf_r+0xe>

08001458 <iprintf>:
 8001458:	b40f      	push	{r0, r1, r2, r3}
 800145a:	b510      	push	{r4, lr}
 800145c:	4b0a      	ldr	r3, [pc, #40]	; (8001488 <iprintf+0x30>)
 800145e:	681c      	ldr	r4, [r3, #0]
 8001460:	b082      	sub	sp, #8
 8001462:	b10c      	cbz	r4, 8001468 <iprintf+0x10>
 8001464:	69a3      	ldr	r3, [r4, #24]
 8001466:	b15b      	cbz	r3, 8001480 <iprintf+0x28>
 8001468:	ab05      	add	r3, sp, #20
 800146a:	68a1      	ldr	r1, [r4, #8]
 800146c:	9a04      	ldr	r2, [sp, #16]
 800146e:	9301      	str	r3, [sp, #4]
 8001470:	4620      	mov	r0, r4
 8001472:	f000 f9c5 	bl	8001800 <_vfiprintf_r>
 8001476:	b002      	add	sp, #8
 8001478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800147c:	b004      	add	sp, #16
 800147e:	4770      	bx	lr
 8001480:	4620      	mov	r0, r4
 8001482:	f000 f911 	bl	80016a8 <__sinit>
 8001486:	e7ef      	b.n	8001468 <iprintf+0x10>
 8001488:	20000004 	.word	0x20000004

0800148c <_sbrk_r>:
 800148c:	b538      	push	{r3, r4, r5, lr}
 800148e:	4d07      	ldr	r5, [pc, #28]	; (80014ac <_sbrk_r+0x20>)
 8001490:	2200      	movs	r2, #0
 8001492:	4604      	mov	r4, r0
 8001494:	4608      	mov	r0, r1
 8001496:	602a      	str	r2, [r5, #0]
 8001498:	f7ff fd4a 	bl	8000f30 <_sbrk>
 800149c:	1c43      	adds	r3, r0, #1
 800149e:	d000      	beq.n	80014a2 <_sbrk_r+0x16>
 80014a0:	bd38      	pop	{r3, r4, r5, pc}
 80014a2:	682b      	ldr	r3, [r5, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d0fb      	beq.n	80014a0 <_sbrk_r+0x14>
 80014a8:	6023      	str	r3, [r4, #0]
 80014aa:	bd38      	pop	{r3, r4, r5, pc}
 80014ac:	20000214 	.word	0x20000214

080014b0 <__fp_lock>:
 80014b0:	2000      	movs	r0, #0
 80014b2:	4770      	bx	lr

080014b4 <_cleanup_r>:
 80014b4:	4901      	ldr	r1, [pc, #4]	; (80014bc <_cleanup_r+0x8>)
 80014b6:	f000 b937 	b.w	8001728 <_fwalk_reent>
 80014ba:	bf00      	nop
 80014bc:	0800223d 	.word	0x0800223d

080014c0 <__fp_unlock>:
 80014c0:	2000      	movs	r0, #0
 80014c2:	4770      	bx	lr

080014c4 <__sfmoreglue>:
 80014c4:	b570      	push	{r4, r5, r6, lr}
 80014c6:	2268      	movs	r2, #104	; 0x68
 80014c8:	1e4d      	subs	r5, r1, #1
 80014ca:	fb02 f505 	mul.w	r5, r2, r5
 80014ce:	460e      	mov	r6, r1
 80014d0:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80014d4:	f7ff ff50 	bl	8001378 <_malloc_r>
 80014d8:	4604      	mov	r4, r0
 80014da:	b140      	cbz	r0, 80014ee <__sfmoreglue+0x2a>
 80014dc:	2100      	movs	r1, #0
 80014de:	300c      	adds	r0, #12
 80014e0:	e9c4 1600 	strd	r1, r6, [r4]
 80014e4:	60a0      	str	r0, [r4, #8]
 80014e6:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80014ea:	f7ff fe91 	bl	8001210 <memset>
 80014ee:	4620      	mov	r0, r4
 80014f0:	bd70      	pop	{r4, r5, r6, pc}
 80014f2:	bf00      	nop

080014f4 <__sfp>:
 80014f4:	4b27      	ldr	r3, [pc, #156]	; (8001594 <__sfp+0xa0>)
 80014f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80014fa:	681e      	ldr	r6, [r3, #0]
 80014fc:	69b3      	ldr	r3, [r6, #24]
 80014fe:	4607      	mov	r7, r0
 8001500:	b353      	cbz	r3, 8001558 <__sfp+0x64>
 8001502:	3648      	adds	r6, #72	; 0x48
 8001504:	f04f 0804 	mov.w	r8, #4
 8001508:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800150c:	3b01      	subs	r3, #1
 800150e:	d504      	bpl.n	800151a <__sfp+0x26>
 8001510:	e01e      	b.n	8001550 <__sfp+0x5c>
 8001512:	1c5a      	adds	r2, r3, #1
 8001514:	f104 0468 	add.w	r4, r4, #104	; 0x68
 8001518:	d01a      	beq.n	8001550 <__sfp+0x5c>
 800151a:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800151e:	3b01      	subs	r3, #1
 8001520:	2d00      	cmp	r5, #0
 8001522:	d1f6      	bne.n	8001512 <__sfp+0x1e>
 8001524:	4b1c      	ldr	r3, [pc, #112]	; (8001598 <__sfp+0xa4>)
 8001526:	6665      	str	r5, [r4, #100]	; 0x64
 8001528:	e9c4 5500 	strd	r5, r5, [r4]
 800152c:	e9c4 5302 	strd	r5, r3, [r4, #8]
 8001530:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8001534:	61a5      	str	r5, [r4, #24]
 8001536:	2208      	movs	r2, #8
 8001538:	4629      	mov	r1, r5
 800153a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800153e:	f7ff fe67 	bl	8001210 <memset>
 8001542:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8001546:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800154a:	4620      	mov	r0, r4
 800154c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001550:	6835      	ldr	r5, [r6, #0]
 8001552:	b12d      	cbz	r5, 8001560 <__sfp+0x6c>
 8001554:	462e      	mov	r6, r5
 8001556:	e7d7      	b.n	8001508 <__sfp+0x14>
 8001558:	4630      	mov	r0, r6
 800155a:	f000 f81f 	bl	800159c <__sinit.part.0>
 800155e:	e7d0      	b.n	8001502 <__sfp+0xe>
 8001560:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8001564:	4638      	mov	r0, r7
 8001566:	f7ff ff07 	bl	8001378 <_malloc_r>
 800156a:	4604      	mov	r4, r0
 800156c:	b168      	cbz	r0, 800158a <__sfp+0x96>
 800156e:	6005      	str	r5, [r0, #0]
 8001570:	f8c0 8004 	str.w	r8, [r0, #4]
 8001574:	300c      	adds	r0, #12
 8001576:	4629      	mov	r1, r5
 8001578:	60a0      	str	r0, [r4, #8]
 800157a:	4625      	mov	r5, r4
 800157c:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8001580:	f7ff fe46 	bl	8001210 <memset>
 8001584:	6034      	str	r4, [r6, #0]
 8001586:	462e      	mov	r6, r5
 8001588:	e7be      	b.n	8001508 <__sfp+0x14>
 800158a:	230c      	movs	r3, #12
 800158c:	6030      	str	r0, [r6, #0]
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	e7db      	b.n	800154a <__sfp+0x56>
 8001592:	bf00      	nop
 8001594:	0800b690 	.word	0x0800b690
 8001598:	ffff0001 	.word	0xffff0001

0800159c <__sinit.part.0>:
 800159c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80015a0:	4b34      	ldr	r3, [pc, #208]	; (8001674 <__sinit.part.0+0xd8>)
 80015a2:	4935      	ldr	r1, [pc, #212]	; (8001678 <__sinit.part.0+0xdc>)
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	6281      	str	r1, [r0, #40]	; 0x28
 80015a8:	4290      	cmp	r0, r2
 80015aa:	f04f 0300 	mov.w	r3, #0
 80015ae:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80015b2:	6503      	str	r3, [r0, #80]	; 0x50
 80015b4:	bf04      	itt	eq
 80015b6:	2301      	moveq	r3, #1
 80015b8:	6183      	streq	r3, [r0, #24]
 80015ba:	4605      	mov	r5, r0
 80015bc:	f7ff ff9a 	bl	80014f4 <__sfp>
 80015c0:	6068      	str	r0, [r5, #4]
 80015c2:	4628      	mov	r0, r5
 80015c4:	f7ff ff96 	bl	80014f4 <__sfp>
 80015c8:	60a8      	str	r0, [r5, #8]
 80015ca:	4628      	mov	r0, r5
 80015cc:	f7ff ff92 	bl	80014f4 <__sfp>
 80015d0:	686f      	ldr	r7, [r5, #4]
 80015d2:	60e8      	str	r0, [r5, #12]
 80015d4:	2400      	movs	r4, #0
 80015d6:	2304      	movs	r3, #4
 80015d8:	e9c7 4302 	strd	r4, r3, [r7, #8]
 80015dc:	2208      	movs	r2, #8
 80015de:	4621      	mov	r1, r4
 80015e0:	e9c7 4400 	strd	r4, r4, [r7]
 80015e4:	e9c7 4404 	strd	r4, r4, [r7, #16]
 80015e8:	667c      	str	r4, [r7, #100]	; 0x64
 80015ea:	61bc      	str	r4, [r7, #24]
 80015ec:	f107 005c 	add.w	r0, r7, #92	; 0x5c
 80015f0:	f7ff fe0e 	bl	8001210 <memset>
 80015f4:	f8df b08c 	ldr.w	fp, [pc, #140]	; 8001684 <__sinit.part.0+0xe8>
 80015f8:	68ae      	ldr	r6, [r5, #8]
 80015fa:	f8df a08c 	ldr.w	sl, [pc, #140]	; 8001688 <__sinit.part.0+0xec>
 80015fe:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800168c <__sinit.part.0+0xf0>
 8001602:	f8df 808c 	ldr.w	r8, [pc, #140]	; 8001690 <__sinit.part.0+0xf4>
 8001606:	4b1d      	ldr	r3, [pc, #116]	; (800167c <__sinit.part.0+0xe0>)
 8001608:	f8c7 a028 	str.w	sl, [r7, #40]	; 0x28
 800160c:	e9c7 7b08 	strd	r7, fp, [r7, #32]
 8001610:	f8c7 902c 	str.w	r9, [r7, #44]	; 0x2c
 8001614:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
 8001618:	2208      	movs	r2, #8
 800161a:	60f3      	str	r3, [r6, #12]
 800161c:	e9c6 4400 	strd	r4, r4, [r6]
 8001620:	e9c6 4404 	strd	r4, r4, [r6, #16]
 8001624:	6674      	str	r4, [r6, #100]	; 0x64
 8001626:	60b4      	str	r4, [r6, #8]
 8001628:	61b4      	str	r4, [r6, #24]
 800162a:	4621      	mov	r1, r4
 800162c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 8001630:	f7ff fdee 	bl	8001210 <memset>
 8001634:	e9c6 6b08 	strd	r6, fp, [r6, #32]
 8001638:	e9c6 a90a 	strd	sl, r9, [r6, #40]	; 0x28
 800163c:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
 8001640:	68ee      	ldr	r6, [r5, #12]
 8001642:	4b0f      	ldr	r3, [pc, #60]	; (8001680 <__sinit.part.0+0xe4>)
 8001644:	60f3      	str	r3, [r6, #12]
 8001646:	e9c6 4400 	strd	r4, r4, [r6]
 800164a:	e9c6 4404 	strd	r4, r4, [r6, #16]
 800164e:	6674      	str	r4, [r6, #100]	; 0x64
 8001650:	60b4      	str	r4, [r6, #8]
 8001652:	61b4      	str	r4, [r6, #24]
 8001654:	4621      	mov	r1, r4
 8001656:	2208      	movs	r2, #8
 8001658:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 800165c:	f7ff fdd8 	bl	8001210 <memset>
 8001660:	2301      	movs	r3, #1
 8001662:	e9c6 6b08 	strd	r6, fp, [r6, #32]
 8001666:	e9c6 980b 	strd	r9, r8, [r6, #44]	; 0x2c
 800166a:	f8c6 a028 	str.w	sl, [r6, #40]	; 0x28
 800166e:	61ab      	str	r3, [r5, #24]
 8001670:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001674:	0800b690 	.word	0x0800b690
 8001678:	080014b5 	.word	0x080014b5
 800167c:	00010009 	.word	0x00010009
 8001680:	00020012 	.word	0x00020012
 8001684:	08001e7d 	.word	0x08001e7d
 8001688:	08001ea5 	.word	0x08001ea5
 800168c:	08001ee5 	.word	0x08001ee5
 8001690:	08001f05 	.word	0x08001f05

08001694 <_cleanup>:
 8001694:	4b02      	ldr	r3, [pc, #8]	; (80016a0 <_cleanup+0xc>)
 8001696:	4903      	ldr	r1, [pc, #12]	; (80016a4 <_cleanup+0x10>)
 8001698:	6818      	ldr	r0, [r3, #0]
 800169a:	f000 b845 	b.w	8001728 <_fwalk_reent>
 800169e:	bf00      	nop
 80016a0:	0800b690 	.word	0x0800b690
 80016a4:	0800223d 	.word	0x0800223d

080016a8 <__sinit>:
 80016a8:	6983      	ldr	r3, [r0, #24]
 80016aa:	b903      	cbnz	r3, 80016ae <__sinit+0x6>
 80016ac:	e776      	b.n	800159c <__sinit.part.0>
 80016ae:	4770      	bx	lr

080016b0 <__sfp_lock_acquire>:
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop

080016b4 <__sfp_lock_release>:
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop

080016b8 <__sinit_lock_acquire>:
 80016b8:	4770      	bx	lr
 80016ba:	bf00      	nop

080016bc <__sinit_lock_release>:
 80016bc:	4770      	bx	lr
 80016be:	bf00      	nop

080016c0 <__fp_lock_all>:
 80016c0:	4b02      	ldr	r3, [pc, #8]	; (80016cc <__fp_lock_all+0xc>)
 80016c2:	4903      	ldr	r1, [pc, #12]	; (80016d0 <__fp_lock_all+0x10>)
 80016c4:	6818      	ldr	r0, [r3, #0]
 80016c6:	f000 b80f 	b.w	80016e8 <_fwalk>
 80016ca:	bf00      	nop
 80016cc:	20000004 	.word	0x20000004
 80016d0:	080014b1 	.word	0x080014b1

080016d4 <__fp_unlock_all>:
 80016d4:	4b02      	ldr	r3, [pc, #8]	; (80016e0 <__fp_unlock_all+0xc>)
 80016d6:	4903      	ldr	r1, [pc, #12]	; (80016e4 <__fp_unlock_all+0x10>)
 80016d8:	6818      	ldr	r0, [r3, #0]
 80016da:	f000 b805 	b.w	80016e8 <_fwalk>
 80016de:	bf00      	nop
 80016e0:	20000004 	.word	0x20000004
 80016e4:	080014c1 	.word	0x080014c1

080016e8 <_fwalk>:
 80016e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016ec:	4688      	mov	r8, r1
 80016ee:	f100 0748 	add.w	r7, r0, #72	; 0x48
 80016f2:	2600      	movs	r6, #0
 80016f4:	e9d7 5401 	ldrd	r5, r4, [r7, #4]
 80016f8:	3d01      	subs	r5, #1
 80016fa:	d40f      	bmi.n	800171c <_fwalk+0x34>
 80016fc:	89a3      	ldrh	r3, [r4, #12]
 80016fe:	2b01      	cmp	r3, #1
 8001700:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8001704:	d906      	bls.n	8001714 <_fwalk+0x2c>
 8001706:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800170a:	3301      	adds	r3, #1
 800170c:	4620      	mov	r0, r4
 800170e:	d001      	beq.n	8001714 <_fwalk+0x2c>
 8001710:	47c0      	blx	r8
 8001712:	4306      	orrs	r6, r0
 8001714:	1c6b      	adds	r3, r5, #1
 8001716:	f104 0468 	add.w	r4, r4, #104	; 0x68
 800171a:	d1ef      	bne.n	80016fc <_fwalk+0x14>
 800171c:	683f      	ldr	r7, [r7, #0]
 800171e:	2f00      	cmp	r7, #0
 8001720:	d1e8      	bne.n	80016f4 <_fwalk+0xc>
 8001722:	4630      	mov	r0, r6
 8001724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001728 <_fwalk_reent>:
 8001728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800172c:	4607      	mov	r7, r0
 800172e:	4688      	mov	r8, r1
 8001730:	f100 0648 	add.w	r6, r0, #72	; 0x48
 8001734:	f04f 0900 	mov.w	r9, #0
 8001738:	e9d6 5401 	ldrd	r5, r4, [r6, #4]
 800173c:	3d01      	subs	r5, #1
 800173e:	d411      	bmi.n	8001764 <_fwalk_reent+0x3c>
 8001740:	89a3      	ldrh	r3, [r4, #12]
 8001742:	2b01      	cmp	r3, #1
 8001744:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8001748:	d908      	bls.n	800175c <_fwalk_reent+0x34>
 800174a:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800174e:	3301      	adds	r3, #1
 8001750:	4621      	mov	r1, r4
 8001752:	d003      	beq.n	800175c <_fwalk_reent+0x34>
 8001754:	4638      	mov	r0, r7
 8001756:	47c0      	blx	r8
 8001758:	ea49 0900 	orr.w	r9, r9, r0
 800175c:	1c6b      	adds	r3, r5, #1
 800175e:	f104 0468 	add.w	r4, r4, #104	; 0x68
 8001762:	d1ed      	bne.n	8001740 <_fwalk_reent+0x18>
 8001764:	6836      	ldr	r6, [r6, #0]
 8001766:	2e00      	cmp	r6, #0
 8001768:	d1e6      	bne.n	8001738 <_fwalk_reent+0x10>
 800176a:	4648      	mov	r0, r9
 800176c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08001770 <__malloc_lock>:
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop

08001774 <__malloc_unlock>:
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop

08001778 <__sfputc_r>:
 8001778:	6893      	ldr	r3, [r2, #8]
 800177a:	3b01      	subs	r3, #1
 800177c:	2b00      	cmp	r3, #0
 800177e:	6093      	str	r3, [r2, #8]
 8001780:	da11      	bge.n	80017a6 <__sfputc_r+0x2e>
 8001782:	b410      	push	{r4}
 8001784:	6994      	ldr	r4, [r2, #24]
 8001786:	42a3      	cmp	r3, r4
 8001788:	db09      	blt.n	800179e <__sfputc_r+0x26>
 800178a:	290a      	cmp	r1, #10
 800178c:	d007      	beq.n	800179e <__sfputc_r+0x26>
 800178e:	6813      	ldr	r3, [r2, #0]
 8001790:	1c58      	adds	r0, r3, #1
 8001792:	6010      	str	r0, [r2, #0]
 8001794:	7019      	strb	r1, [r3, #0]
 8001796:	4608      	mov	r0, r1
 8001798:	f85d 4b04 	ldr.w	r4, [sp], #4
 800179c:	4770      	bx	lr
 800179e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80017a2:	f000 bbb3 	b.w	8001f0c <__swbuf_r>
 80017a6:	6813      	ldr	r3, [r2, #0]
 80017a8:	1c58      	adds	r0, r3, #1
 80017aa:	6010      	str	r0, [r2, #0]
 80017ac:	7019      	strb	r1, [r3, #0]
 80017ae:	4608      	mov	r0, r1
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop

080017b4 <__sfputs_r>:
 80017b4:	b19b      	cbz	r3, 80017de <__sfputs_r+0x2a>
 80017b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80017b8:	4413      	add	r3, r2
 80017ba:	4606      	mov	r6, r0
 80017bc:	460f      	mov	r7, r1
 80017be:	1e54      	subs	r4, r2, #1
 80017c0:	1e5d      	subs	r5, r3, #1
 80017c2:	e001      	b.n	80017c8 <__sfputs_r+0x14>
 80017c4:	42ac      	cmp	r4, r5
 80017c6:	d008      	beq.n	80017da <__sfputs_r+0x26>
 80017c8:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 80017cc:	463a      	mov	r2, r7
 80017ce:	4630      	mov	r0, r6
 80017d0:	f7ff ffd2 	bl	8001778 <__sfputc_r>
 80017d4:	1c43      	adds	r3, r0, #1
 80017d6:	d1f5      	bne.n	80017c4 <__sfputs_r+0x10>
 80017d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80017da:	2000      	movs	r0, #0
 80017dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80017de:	2000      	movs	r0, #0
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop

080017e4 <__sprint_r>:
 80017e4:	6893      	ldr	r3, [r2, #8]
 80017e6:	b510      	push	{r4, lr}
 80017e8:	4614      	mov	r4, r2
 80017ea:	b913      	cbnz	r3, 80017f2 <__sprint_r+0xe>
 80017ec:	6053      	str	r3, [r2, #4]
 80017ee:	4618      	mov	r0, r3
 80017f0:	bd10      	pop	{r4, pc}
 80017f2:	f000 fd8d 	bl	8002310 <__sfvwrite_r>
 80017f6:	2300      	movs	r3, #0
 80017f8:	e9c4 3301 	strd	r3, r3, [r4, #4]
 80017fc:	bd10      	pop	{r4, pc}
 80017fe:	bf00      	nop

08001800 <_vfiprintf_r>:
 8001800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001804:	4688      	mov	r8, r1
 8001806:	b09f      	sub	sp, #124	; 0x7c
 8001808:	4615      	mov	r5, r2
 800180a:	461c      	mov	r4, r3
 800180c:	4681      	mov	r9, r0
 800180e:	b118      	cbz	r0, 8001818 <_vfiprintf_r+0x18>
 8001810:	6983      	ldr	r3, [r0, #24]
 8001812:	2b00      	cmp	r3, #0
 8001814:	f000 80a2 	beq.w	800195c <_vfiprintf_r+0x15c>
 8001818:	4b92      	ldr	r3, [pc, #584]	; (8001a64 <_vfiprintf_r+0x264>)
 800181a:	4598      	cmp	r8, r3
 800181c:	f000 80a4 	beq.w	8001968 <_vfiprintf_r+0x168>
 8001820:	4b91      	ldr	r3, [pc, #580]	; (8001a68 <_vfiprintf_r+0x268>)
 8001822:	4598      	cmp	r8, r3
 8001824:	f000 80b1 	beq.w	800198a <_vfiprintf_r+0x18a>
 8001828:	4b90      	ldr	r3, [pc, #576]	; (8001a6c <_vfiprintf_r+0x26c>)
 800182a:	4598      	cmp	r8, r3
 800182c:	bf08      	it	eq
 800182e:	f8d9 800c 	ldreq.w	r8, [r9, #12]
 8001832:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8001836:	0718      	lsls	r0, r3, #28
 8001838:	f140 809d 	bpl.w	8001976 <_vfiprintf_r+0x176>
 800183c:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8001840:	2b00      	cmp	r3, #0
 8001842:	f000 8098 	beq.w	8001976 <_vfiprintf_r+0x176>
 8001846:	2300      	movs	r3, #0
 8001848:	930b      	str	r3, [sp, #44]	; 0x2c
 800184a:	7829      	ldrb	r1, [r5, #0]
 800184c:	4e88      	ldr	r6, [pc, #544]	; (8001a70 <_vfiprintf_r+0x270>)
 800184e:	9405      	str	r4, [sp, #20]
 8001850:	2320      	movs	r3, #32
 8001852:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
 8001856:	2330      	movs	r3, #48	; 0x30
 8001858:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
 800185c:	2701      	movs	r7, #1
 800185e:	2900      	cmp	r1, #0
 8001860:	d074      	beq.n	800194c <_vfiprintf_r+0x14c>
 8001862:	462c      	mov	r4, r5
 8001864:	460b      	mov	r3, r1
 8001866:	e004      	b.n	8001872 <_vfiprintf_r+0x72>
 8001868:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800186c:	2b00      	cmp	r3, #0
 800186e:	f000 808f 	beq.w	8001990 <_vfiprintf_r+0x190>
 8001872:	2b25      	cmp	r3, #37	; 0x25
 8001874:	d1f8      	bne.n	8001868 <_vfiprintf_r+0x68>
 8001876:	ebb4 0b05 	subs.w	fp, r4, r5
 800187a:	f040 808c 	bne.w	8001996 <_vfiprintf_r+0x196>
 800187e:	7823      	ldrb	r3, [r4, #0]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d063      	beq.n	800194c <_vfiprintf_r+0x14c>
 8001884:	2300      	movs	r3, #0
 8001886:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800188a:	e9cd 2307 	strd	r2, r3, [sp, #28]
 800188e:	9306      	str	r3, [sp, #24]
 8001890:	9309      	str	r3, [sp, #36]	; 0x24
 8001892:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
 8001896:	931c      	str	r3, [sp, #112]	; 0x70
 8001898:	3401      	adds	r4, #1
 800189a:	e004      	b.n	80018a6 <_vfiprintf_r+0xa6>
 800189c:	9a06      	ldr	r2, [sp, #24]
 800189e:	fa07 f303 	lsl.w	r3, r7, r3
 80018a2:	4313      	orrs	r3, r2
 80018a4:	9306      	str	r3, [sp, #24]
 80018a6:	4625      	mov	r5, r4
 80018a8:	2205      	movs	r2, #5
 80018aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80018ae:	4630      	mov	r0, r6
 80018b0:	f000 ff4e 	bl	8002750 <memchr>
 80018b4:	1b83      	subs	r3, r0, r6
 80018b6:	2800      	cmp	r0, #0
 80018b8:	d1f0      	bne.n	800189c <_vfiprintf_r+0x9c>
 80018ba:	9b06      	ldr	r3, [sp, #24]
 80018bc:	06d9      	lsls	r1, r3, #27
 80018be:	bf44      	itt	mi
 80018c0:	2220      	movmi	r2, #32
 80018c2:	f88d 205b 	strbmi.w	r2, [sp, #91]	; 0x5b
 80018c6:	7829      	ldrb	r1, [r5, #0]
 80018c8:	071a      	lsls	r2, r3, #28
 80018ca:	bf44      	itt	mi
 80018cc:	222b      	movmi	r2, #43	; 0x2b
 80018ce:	f88d 205b 	strbmi.w	r2, [sp, #91]	; 0x5b
 80018d2:	292a      	cmp	r1, #42	; 0x2a
 80018d4:	d170      	bne.n	80019b8 <_vfiprintf_r+0x1b8>
 80018d6:	9a05      	ldr	r2, [sp, #20]
 80018d8:	6811      	ldr	r1, [r2, #0]
 80018da:	3204      	adds	r2, #4
 80018dc:	2900      	cmp	r1, #0
 80018de:	9205      	str	r2, [sp, #20]
 80018e0:	f2c0 809b 	blt.w	8001a1a <_vfiprintf_r+0x21a>
 80018e4:	9109      	str	r1, [sp, #36]	; 0x24
 80018e6:	7869      	ldrb	r1, [r5, #1]
 80018e8:	3501      	adds	r5, #1
 80018ea:	292e      	cmp	r1, #46	; 0x2e
 80018ec:	d076      	beq.n	80019dc <_vfiprintf_r+0x1dc>
 80018ee:	4c61      	ldr	r4, [pc, #388]	; (8001a74 <_vfiprintf_r+0x274>)
 80018f0:	2203      	movs	r2, #3
 80018f2:	4620      	mov	r0, r4
 80018f4:	f000 ff2c 	bl	8002750 <memchr>
 80018f8:	b138      	cbz	r0, 800190a <_vfiprintf_r+0x10a>
 80018fa:	9b06      	ldr	r3, [sp, #24]
 80018fc:	1b00      	subs	r0, r0, r4
 80018fe:	2440      	movs	r4, #64	; 0x40
 8001900:	fa04 f000 	lsl.w	r0, r4, r0
 8001904:	4303      	orrs	r3, r0
 8001906:	9306      	str	r3, [sp, #24]
 8001908:	3501      	adds	r5, #1
 800190a:	f815 1b01 	ldrb.w	r1, [r5], #1
 800190e:	485a      	ldr	r0, [pc, #360]	; (8001a78 <_vfiprintf_r+0x278>)
 8001910:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
 8001914:	2206      	movs	r2, #6
 8001916:	f000 ff1b 	bl	8002750 <memchr>
 800191a:	2800      	cmp	r0, #0
 800191c:	f000 8083 	beq.w	8001a26 <_vfiprintf_r+0x226>
 8001920:	4b56      	ldr	r3, [pc, #344]	; (8001a7c <_vfiprintf_r+0x27c>)
 8001922:	2b00      	cmp	r3, #0
 8001924:	d06d      	beq.n	8001a02 <_vfiprintf_r+0x202>
 8001926:	aa05      	add	r2, sp, #20
 8001928:	9200      	str	r2, [sp, #0]
 800192a:	4b55      	ldr	r3, [pc, #340]	; (8001a80 <_vfiprintf_r+0x280>)
 800192c:	4642      	mov	r2, r8
 800192e:	a906      	add	r1, sp, #24
 8001930:	4648      	mov	r0, r9
 8001932:	f3af 8000 	nop.w
 8001936:	9003      	str	r0, [sp, #12]
 8001938:	9b03      	ldr	r3, [sp, #12]
 800193a:	3301      	adds	r3, #1
 800193c:	d006      	beq.n	800194c <_vfiprintf_r+0x14c>
 800193e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001940:	9a03      	ldr	r2, [sp, #12]
 8001942:	7829      	ldrb	r1, [r5, #0]
 8001944:	4413      	add	r3, r2
 8001946:	930b      	str	r3, [sp, #44]	; 0x2c
 8001948:	2900      	cmp	r1, #0
 800194a:	d18a      	bne.n	8001862 <_vfiprintf_r+0x62>
 800194c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8001950:	065b      	lsls	r3, r3, #25
 8001952:	d417      	bmi.n	8001984 <_vfiprintf_r+0x184>
 8001954:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8001956:	b01f      	add	sp, #124	; 0x7c
 8001958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800195c:	f7ff fea4 	bl	80016a8 <__sinit>
 8001960:	4b40      	ldr	r3, [pc, #256]	; (8001a64 <_vfiprintf_r+0x264>)
 8001962:	4598      	cmp	r8, r3
 8001964:	f47f af5c 	bne.w	8001820 <_vfiprintf_r+0x20>
 8001968:	f8d9 8004 	ldr.w	r8, [r9, #4]
 800196c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8001970:	0718      	lsls	r0, r3, #28
 8001972:	f53f af63 	bmi.w	800183c <_vfiprintf_r+0x3c>
 8001976:	4641      	mov	r1, r8
 8001978:	4648      	mov	r0, r9
 800197a:	f000 fb41 	bl	8002000 <__swsetup_r>
 800197e:	2800      	cmp	r0, #0
 8001980:	f43f af61 	beq.w	8001846 <_vfiprintf_r+0x46>
 8001984:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001988:	e7e5      	b.n	8001956 <_vfiprintf_r+0x156>
 800198a:	f8d9 8008 	ldr.w	r8, [r9, #8]
 800198e:	e750      	b.n	8001832 <_vfiprintf_r+0x32>
 8001990:	ebb4 0b05 	subs.w	fp, r4, r5
 8001994:	d0da      	beq.n	800194c <_vfiprintf_r+0x14c>
 8001996:	46aa      	mov	sl, r5
 8001998:	f1c5 0501 	rsb	r5, r5, #1
 800199c:	e003      	b.n	80019a6 <_vfiprintf_r+0x1a6>
 800199e:	4593      	cmp	fp, r2
 80019a0:	d936      	bls.n	8001a10 <_vfiprintf_r+0x210>
 80019a2:	f81a 1f01 	ldrb.w	r1, [sl, #1]!
 80019a6:	4642      	mov	r2, r8
 80019a8:	4648      	mov	r0, r9
 80019aa:	f7ff fee5 	bl	8001778 <__sfputc_r>
 80019ae:	3001      	adds	r0, #1
 80019b0:	eb05 020a 	add.w	r2, r5, sl
 80019b4:	d1f3      	bne.n	800199e <_vfiprintf_r+0x19e>
 80019b6:	e7c9      	b.n	800194c <_vfiprintf_r+0x14c>
 80019b8:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80019bc:	2a09      	cmp	r2, #9
 80019be:	d894      	bhi.n	80018ea <_vfiprintf_r+0xea>
 80019c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80019c2:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 80019c6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80019ca:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80019ce:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80019d2:	2a09      	cmp	r2, #9
 80019d4:	d9f5      	bls.n	80019c2 <_vfiprintf_r+0x1c2>
 80019d6:	292e      	cmp	r1, #46	; 0x2e
 80019d8:	9309      	str	r3, [sp, #36]	; 0x24
 80019da:	d188      	bne.n	80018ee <_vfiprintf_r+0xee>
 80019dc:	7869      	ldrb	r1, [r5, #1]
 80019de:	292a      	cmp	r1, #42	; 0x2a
 80019e0:	d12b      	bne.n	8001a3a <_vfiprintf_r+0x23a>
 80019e2:	9b05      	ldr	r3, [sp, #20]
 80019e4:	78a9      	ldrb	r1, [r5, #2]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	9207      	str	r2, [sp, #28]
 80019ea:	3304      	adds	r3, #4
 80019ec:	2a00      	cmp	r2, #0
 80019ee:	f105 0002 	add.w	r0, r5, #2
 80019f2:	9305      	str	r3, [sp, #20]
 80019f4:	bfb8      	it	lt
 80019f6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80019fa:	4605      	mov	r5, r0
 80019fc:	bfb8      	it	lt
 80019fe:	9307      	strlt	r3, [sp, #28]
 8001a00:	e775      	b.n	80018ee <_vfiprintf_r+0xee>
 8001a02:	9b05      	ldr	r3, [sp, #20]
 8001a04:	3307      	adds	r3, #7
 8001a06:	f023 0307 	bic.w	r3, r3, #7
 8001a0a:	3308      	adds	r3, #8
 8001a0c:	9305      	str	r3, [sp, #20]
 8001a0e:	e796      	b.n	800193e <_vfiprintf_r+0x13e>
 8001a10:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8001a12:	7823      	ldrb	r3, [r4, #0]
 8001a14:	445a      	add	r2, fp
 8001a16:	920b      	str	r2, [sp, #44]	; 0x2c
 8001a18:	e732      	b.n	8001880 <_vfiprintf_r+0x80>
 8001a1a:	4249      	negs	r1, r1
 8001a1c:	f043 0302 	orr.w	r3, r3, #2
 8001a20:	9109      	str	r1, [sp, #36]	; 0x24
 8001a22:	9306      	str	r3, [sp, #24]
 8001a24:	e75f      	b.n	80018e6 <_vfiprintf_r+0xe6>
 8001a26:	aa05      	add	r2, sp, #20
 8001a28:	9200      	str	r2, [sp, #0]
 8001a2a:	4b15      	ldr	r3, [pc, #84]	; (8001a80 <_vfiprintf_r+0x280>)
 8001a2c:	4642      	mov	r2, r8
 8001a2e:	a906      	add	r1, sp, #24
 8001a30:	4648      	mov	r0, r9
 8001a32:	f000 f8cb 	bl	8001bcc <_printf_i>
 8001a36:	9003      	str	r0, [sp, #12]
 8001a38:	e77e      	b.n	8001938 <_vfiprintf_r+0x138>
 8001a3a:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8001a3e:	2300      	movs	r3, #0
 8001a40:	2a09      	cmp	r2, #9
 8001a42:	9307      	str	r3, [sp, #28]
 8001a44:	f105 0501 	add.w	r5, r5, #1
 8001a48:	f63f af51 	bhi.w	80018ee <_vfiprintf_r+0xee>
 8001a4c:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 8001a50:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001a54:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 8001a58:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8001a5c:	2a09      	cmp	r2, #9
 8001a5e:	d9f5      	bls.n	8001a4c <_vfiprintf_r+0x24c>
 8001a60:	9307      	str	r3, [sp, #28]
 8001a62:	e744      	b.n	80018ee <_vfiprintf_r+0xee>
 8001a64:	0800b6d4 	.word	0x0800b6d4
 8001a68:	0800b6b4 	.word	0x0800b6b4
 8001a6c:	0800b694 	.word	0x0800b694
 8001a70:	0800b708 	.word	0x0800b708
 8001a74:	0800b710 	.word	0x0800b710
 8001a78:	0800b714 	.word	0x0800b714
 8001a7c:	00000000 	.word	0x00000000
 8001a80:	080017b5 	.word	0x080017b5

08001a84 <vfiprintf>:
 8001a84:	b410      	push	{r4}
 8001a86:	4c05      	ldr	r4, [pc, #20]	; (8001a9c <vfiprintf+0x18>)
 8001a88:	4684      	mov	ip, r0
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	6820      	ldr	r0, [r4, #0]
 8001a8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a92:	460a      	mov	r2, r1
 8001a94:	4661      	mov	r1, ip
 8001a96:	f7ff beb3 	b.w	8001800 <_vfiprintf_r>
 8001a9a:	bf00      	nop
 8001a9c:	20000004 	.word	0x20000004

08001aa0 <_printf_common>:
 8001aa0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001aa4:	4692      	mov	sl, r2
 8001aa6:	461f      	mov	r7, r3
 8001aa8:	690a      	ldr	r2, [r1, #16]
 8001aaa:	688b      	ldr	r3, [r1, #8]
 8001aac:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	bfb8      	it	lt
 8001ab4:	461a      	movlt	r2, r3
 8001ab6:	f8ca 2000 	str.w	r2, [sl]
 8001aba:	f891 3043 	ldrb.w	r3, [r1, #67]	; 0x43
 8001abe:	460c      	mov	r4, r1
 8001ac0:	4606      	mov	r6, r0
 8001ac2:	b113      	cbz	r3, 8001aca <_printf_common+0x2a>
 8001ac4:	3201      	adds	r2, #1
 8001ac6:	f8ca 2000 	str.w	r2, [sl]
 8001aca:	6822      	ldr	r2, [r4, #0]
 8001acc:	0691      	lsls	r1, r2, #26
 8001ace:	d55d      	bpl.n	8001b8c <_printf_common+0xec>
 8001ad0:	f8da 3000 	ldr.w	r3, [sl]
 8001ad4:	3302      	adds	r3, #2
 8001ad6:	f8ca 3000 	str.w	r3, [sl]
 8001ada:	6822      	ldr	r2, [r4, #0]
 8001adc:	f012 0f06 	tst.w	r2, #6
 8001ae0:	4611      	mov	r1, r2
 8001ae2:	d11e      	bne.n	8001b22 <_printf_common+0x82>
 8001ae4:	68e1      	ldr	r1, [r4, #12]
 8001ae6:	1acb      	subs	r3, r1, r3
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	bfd8      	it	le
 8001aec:	4611      	movle	r1, r2
 8001aee:	dd18      	ble.n	8001b22 <_printf_common+0x82>
 8001af0:	f104 0b19 	add.w	fp, r4, #25
 8001af4:	f04f 0800 	mov.w	r8, #0
 8001af8:	e005      	b.n	8001b06 <_printf_common+0x66>
 8001afa:	68e5      	ldr	r5, [r4, #12]
 8001afc:	f8da 3000 	ldr.w	r3, [sl]
 8001b00:	1aed      	subs	r5, r5, r3
 8001b02:	4545      	cmp	r5, r8
 8001b04:	dd0c      	ble.n	8001b20 <_printf_common+0x80>
 8001b06:	2301      	movs	r3, #1
 8001b08:	465a      	mov	r2, fp
 8001b0a:	4639      	mov	r1, r7
 8001b0c:	4630      	mov	r0, r6
 8001b0e:	47c8      	blx	r9
 8001b10:	3001      	adds	r0, #1
 8001b12:	f108 0801 	add.w	r8, r8, #1
 8001b16:	d1f0      	bne.n	8001afa <_printf_common+0x5a>
 8001b18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001b1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001b20:	6821      	ldr	r1, [r4, #0]
 8001b22:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001b26:	3b00      	subs	r3, #0
 8001b28:	bf18      	it	ne
 8001b2a:	2301      	movne	r3, #1
 8001b2c:	068a      	lsls	r2, r1, #26
 8001b2e:	d50a      	bpl.n	8001b46 <_printf_common+0xa6>
 8001b30:	18e1      	adds	r1, r4, r3
 8001b32:	1c5a      	adds	r2, r3, #1
 8001b34:	2030      	movs	r0, #48	; 0x30
 8001b36:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001b3a:	4422      	add	r2, r4
 8001b3c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001b40:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001b44:	3302      	adds	r3, #2
 8001b46:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001b4a:	4639      	mov	r1, r7
 8001b4c:	4630      	mov	r0, r6
 8001b4e:	47c8      	blx	r9
 8001b50:	3001      	adds	r0, #1
 8001b52:	d0e1      	beq.n	8001b18 <_printf_common+0x78>
 8001b54:	6823      	ldr	r3, [r4, #0]
 8001b56:	f003 0306 	and.w	r3, r3, #6
 8001b5a:	2b04      	cmp	r3, #4
 8001b5c:	d01d      	beq.n	8001b9a <_printf_common+0xfa>
 8001b5e:	68a3      	ldr	r3, [r4, #8]
 8001b60:	6922      	ldr	r2, [r4, #16]
 8001b62:	4293      	cmp	r3, r2
 8001b64:	dd25      	ble.n	8001bb2 <_printf_common+0x112>
 8001b66:	f04f 0800 	mov.w	r8, #0
 8001b6a:	1a9b      	subs	r3, r3, r2
 8001b6c:	4498      	add	r8, r3
 8001b6e:	341a      	adds	r4, #26
 8001b70:	2500      	movs	r5, #0
 8001b72:	e001      	b.n	8001b78 <_printf_common+0xd8>
 8001b74:	4545      	cmp	r5, r8
 8001b76:	da1c      	bge.n	8001bb2 <_printf_common+0x112>
 8001b78:	2301      	movs	r3, #1
 8001b7a:	4622      	mov	r2, r4
 8001b7c:	4639      	mov	r1, r7
 8001b7e:	4630      	mov	r0, r6
 8001b80:	47c8      	blx	r9
 8001b82:	3001      	adds	r0, #1
 8001b84:	f105 0501 	add.w	r5, r5, #1
 8001b88:	d1f4      	bne.n	8001b74 <_printf_common+0xd4>
 8001b8a:	e7c5      	b.n	8001b18 <_printf_common+0x78>
 8001b8c:	f012 0f06 	tst.w	r2, #6
 8001b90:	d012      	beq.n	8001bb8 <_printf_common+0x118>
 8001b92:	3b00      	subs	r3, #0
 8001b94:	bf18      	it	ne
 8001b96:	2301      	movne	r3, #1
 8001b98:	e7d5      	b.n	8001b46 <_printf_common+0xa6>
 8001b9a:	f8da 3000 	ldr.w	r3, [sl]
 8001b9e:	68e1      	ldr	r1, [r4, #12]
 8001ba0:	6922      	ldr	r2, [r4, #16]
 8001ba2:	1ac9      	subs	r1, r1, r3
 8001ba4:	68a3      	ldr	r3, [r4, #8]
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	ea21 78e1 	bic.w	r8, r1, r1, asr #31
 8001bac:	dcdd      	bgt.n	8001b6a <_printf_common+0xca>
 8001bae:	2900      	cmp	r1, #0
 8001bb0:	dcdd      	bgt.n	8001b6e <_printf_common+0xce>
 8001bb2:	2000      	movs	r0, #0
 8001bb4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001bb8:	68e1      	ldr	r1, [r4, #12]
 8001bba:	f8da 3000 	ldr.w	r3, [sl]
 8001bbe:	1acb      	subs	r3, r1, r3
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	bfd8      	it	le
 8001bc4:	4611      	movle	r1, r2
 8001bc6:	dc93      	bgt.n	8001af0 <_printf_common+0x50>
 8001bc8:	e7ab      	b.n	8001b22 <_printf_common+0x82>
 8001bca:	bf00      	nop

08001bcc <_printf_i>:
 8001bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001bd0:	460c      	mov	r4, r1
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	4690      	mov	r8, r2
 8001bd6:	7e22      	ldrb	r2, [r4, #24]
 8001bd8:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001bda:	4607      	mov	r7, r0
 8001bdc:	4699      	mov	r9, r3
 8001bde:	f104 0043 	add.w	r0, r4, #67	; 0x43
 8001be2:	2a00      	cmp	r2, #0
 8001be4:	d033      	beq.n	8001c4e <_printf_i+0x82>
 8001be6:	f1a2 0358 	sub.w	r3, r2, #88	; 0x58
 8001bea:	b2dd      	uxtb	r5, r3
 8001bec:	2d20      	cmp	r5, #32
 8001bee:	d867      	bhi.n	8001cc0 <_printf_i+0xf4>
 8001bf0:	2b20      	cmp	r3, #32
 8001bf2:	d865      	bhi.n	8001cc0 <_printf_i+0xf4>
 8001bf4:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001bf8:	006400de 	.word	0x006400de
 8001bfc:	00640064 	.word	0x00640064
 8001c00:	00640064 	.word	0x00640064
 8001c04:	00640064 	.word	0x00640064
 8001c08:	00640064 	.word	0x00640064
 8001c0c:	00a30064 	.word	0x00a30064
 8001c10:	0064006e 	.word	0x0064006e
 8001c14:	00640064 	.word	0x00640064
 8001c18:	006e0064 	.word	0x006e0064
 8001c1c:	00640064 	.word	0x00640064
 8001c20:	00640064 	.word	0x00640064
 8001c24:	007f0021 	.word	0x007f0021
 8001c28:	006400c0 	.word	0x006400c0
 8001c2c:	00ae0064 	.word	0x00ae0064
 8001c30:	007f0064 	.word	0x007f0064
 8001c34:	00640064 	.word	0x00640064
 8001c38:	00e5      	.short	0x00e5
 8001c3a:	6823      	ldr	r3, [r4, #0]
 8001c3c:	061a      	lsls	r2, r3, #24
 8001c3e:	f140 8104 	bpl.w	8001e4a <_printf_i+0x27e>
 8001c42:	680b      	ldr	r3, [r1, #0]
 8001c44:	6962      	ldr	r2, [r4, #20]
 8001c46:	1d1d      	adds	r5, r3, #4
 8001c48:	600d      	str	r5, [r1, #0]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	601a      	str	r2, [r3, #0]
 8001c4e:	2300      	movs	r3, #0
 8001c50:	4682      	mov	sl, r0
 8001c52:	6123      	str	r3, [r4, #16]
 8001c54:	f8cd 9000 	str.w	r9, [sp]
 8001c58:	4643      	mov	r3, r8
 8001c5a:	aa03      	add	r2, sp, #12
 8001c5c:	4621      	mov	r1, r4
 8001c5e:	4638      	mov	r0, r7
 8001c60:	f7ff ff1e 	bl	8001aa0 <_printf_common>
 8001c64:	3001      	adds	r0, #1
 8001c66:	d020      	beq.n	8001caa <_printf_i+0xde>
 8001c68:	6923      	ldr	r3, [r4, #16]
 8001c6a:	4652      	mov	r2, sl
 8001c6c:	4641      	mov	r1, r8
 8001c6e:	4638      	mov	r0, r7
 8001c70:	47c8      	blx	r9
 8001c72:	3001      	adds	r0, #1
 8001c74:	d019      	beq.n	8001caa <_printf_i+0xde>
 8001c76:	6823      	ldr	r3, [r4, #0]
 8001c78:	68e0      	ldr	r0, [r4, #12]
 8001c7a:	9e03      	ldr	r6, [sp, #12]
 8001c7c:	079b      	lsls	r3, r3, #30
 8001c7e:	d519      	bpl.n	8001cb4 <_printf_i+0xe8>
 8001c80:	1b83      	subs	r3, r0, r6
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	dd16      	ble.n	8001cb4 <_printf_i+0xe8>
 8001c86:	f104 0a19 	add.w	sl, r4, #25
 8001c8a:	2500      	movs	r5, #0
 8001c8c:	e004      	b.n	8001c98 <_printf_i+0xcc>
 8001c8e:	68e0      	ldr	r0, [r4, #12]
 8001c90:	9e03      	ldr	r6, [sp, #12]
 8001c92:	1b83      	subs	r3, r0, r6
 8001c94:	42ab      	cmp	r3, r5
 8001c96:	dd0d      	ble.n	8001cb4 <_printf_i+0xe8>
 8001c98:	2301      	movs	r3, #1
 8001c9a:	4652      	mov	r2, sl
 8001c9c:	4641      	mov	r1, r8
 8001c9e:	4638      	mov	r0, r7
 8001ca0:	47c8      	blx	r9
 8001ca2:	3001      	adds	r0, #1
 8001ca4:	f105 0501 	add.w	r5, r5, #1
 8001ca8:	d1f1      	bne.n	8001c8e <_printf_i+0xc2>
 8001caa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001cae:	b004      	add	sp, #16
 8001cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cb4:	42b0      	cmp	r0, r6
 8001cb6:	bfb8      	it	lt
 8001cb8:	4630      	movlt	r0, r6
 8001cba:	b004      	add	sp, #16
 8001cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8001cc6:	6123      	str	r3, [r4, #16]
 8001cc8:	f104 0a42 	add.w	sl, r4, #66	; 0x42
 8001ccc:	2300      	movs	r3, #0
 8001cce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001cd2:	e7bf      	b.n	8001c54 <_printf_i+0x88>
 8001cd4:	6823      	ldr	r3, [r4, #0]
 8001cd6:	061a      	lsls	r2, r3, #24
 8001cd8:	d402      	bmi.n	8001ce0 <_printf_i+0x114>
 8001cda:	065e      	lsls	r6, r3, #25
 8001cdc:	f100 80c1 	bmi.w	8001e62 <_printf_i+0x296>
 8001ce0:	680d      	ldr	r5, [r1, #0]
 8001ce2:	682a      	ldr	r2, [r5, #0]
 8001ce4:	3504      	adds	r5, #4
 8001ce6:	600d      	str	r5, [r1, #0]
 8001ce8:	4615      	mov	r5, r2
 8001cea:	2a00      	cmp	r2, #0
 8001cec:	db6b      	blt.n	8001dc6 <_printf_i+0x1fa>
 8001cee:	f8df c184 	ldr.w	ip, [pc, #388]	; 8001e74 <_printf_i+0x2a8>
 8001cf2:	260a      	movs	r6, #10
 8001cf4:	e010      	b.n	8001d18 <_printf_i+0x14c>
 8001cf6:	6823      	ldr	r3, [r4, #0]
 8001cf8:	061d      	lsls	r5, r3, #24
 8001cfa:	f140 809c 	bpl.w	8001e36 <_printf_i+0x26a>
 8001cfe:	680b      	ldr	r3, [r1, #0]
 8001d00:	1d1d      	adds	r5, r3, #4
 8001d02:	600d      	str	r5, [r1, #0]
 8001d04:	681d      	ldr	r5, [r3, #0]
 8001d06:	f8df c16c 	ldr.w	ip, [pc, #364]	; 8001e74 <_printf_i+0x2a8>
 8001d0a:	2a6f      	cmp	r2, #111	; 0x6f
 8001d0c:	bf0c      	ite	eq
 8001d0e:	2608      	moveq	r6, #8
 8001d10:	260a      	movne	r6, #10
 8001d12:	2300      	movs	r3, #0
 8001d14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001d18:	6862      	ldr	r2, [r4, #4]
 8001d1a:	60a2      	str	r2, [r4, #8]
 8001d1c:	2a00      	cmp	r2, #0
 8001d1e:	db7f      	blt.n	8001e20 <_printf_i+0x254>
 8001d20:	6823      	ldr	r3, [r4, #0]
 8001d22:	f023 0304 	bic.w	r3, r3, #4
 8001d26:	6023      	str	r3, [r4, #0]
 8001d28:	2d00      	cmp	r5, #0
 8001d2a:	d15b      	bne.n	8001de4 <_printf_i+0x218>
 8001d2c:	2a00      	cmp	r2, #0
 8001d2e:	d179      	bne.n	8001e24 <_printf_i+0x258>
 8001d30:	4682      	mov	sl, r0
 8001d32:	2e08      	cmp	r6, #8
 8001d34:	d065      	beq.n	8001e02 <_printf_i+0x236>
 8001d36:	eba0 000a 	sub.w	r0, r0, sl
 8001d3a:	6120      	str	r0, [r4, #16]
 8001d3c:	e78a      	b.n	8001c54 <_printf_i+0x88>
 8001d3e:	680b      	ldr	r3, [r1, #0]
 8001d40:	2201      	movs	r2, #1
 8001d42:	6818      	ldr	r0, [r3, #0]
 8001d44:	3304      	adds	r3, #4
 8001d46:	600b      	str	r3, [r1, #0]
 8001d48:	f104 0a42 	add.w	sl, r4, #66	; 0x42
 8001d4c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
 8001d50:	6122      	str	r2, [r4, #16]
 8001d52:	e7bb      	b.n	8001ccc <_printf_i+0x100>
 8001d54:	680b      	ldr	r3, [r1, #0]
 8001d56:	6862      	ldr	r2, [r4, #4]
 8001d58:	1d18      	adds	r0, r3, #4
 8001d5a:	6008      	str	r0, [r1, #0]
 8001d5c:	f8d3 a000 	ldr.w	sl, [r3]
 8001d60:	2100      	movs	r1, #0
 8001d62:	4650      	mov	r0, sl
 8001d64:	f000 fcf4 	bl	8002750 <memchr>
 8001d68:	2800      	cmp	r0, #0
 8001d6a:	f000 8081 	beq.w	8001e70 <_printf_i+0x2a4>
 8001d6e:	eba0 000a 	sub.w	r0, r0, sl
 8001d72:	6060      	str	r0, [r4, #4]
 8001d74:	6120      	str	r0, [r4, #16]
 8001d76:	e7a9      	b.n	8001ccc <_printf_i+0x100>
 8001d78:	6823      	ldr	r3, [r4, #0]
 8001d7a:	f043 0320 	orr.w	r3, r3, #32
 8001d7e:	6023      	str	r3, [r4, #0]
 8001d80:	2278      	movs	r2, #120	; 0x78
 8001d82:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 8001e78 <_printf_i+0x2ac>
 8001d86:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8001d8a:	680a      	ldr	r2, [r1, #0]
 8001d8c:	1d15      	adds	r5, r2, #4
 8001d8e:	600d      	str	r5, [r1, #0]
 8001d90:	061d      	lsls	r5, r3, #24
 8001d92:	d443      	bmi.n	8001e1c <_printf_i+0x250>
 8001d94:	0659      	lsls	r1, r3, #25
 8001d96:	d541      	bpl.n	8001e1c <_printf_i+0x250>
 8001d98:	8815      	ldrh	r5, [r2, #0]
 8001d9a:	07de      	lsls	r6, r3, #31
 8001d9c:	bf44      	itt	mi
 8001d9e:	f043 0320 	orrmi.w	r3, r3, #32
 8001da2:	6023      	strmi	r3, [r4, #0]
 8001da4:	2d00      	cmp	r5, #0
 8001da6:	d144      	bne.n	8001e32 <_printf_i+0x266>
 8001da8:	6823      	ldr	r3, [r4, #0]
 8001daa:	f023 0320 	bic.w	r3, r3, #32
 8001dae:	6023      	str	r3, [r4, #0]
 8001db0:	2610      	movs	r6, #16
 8001db2:	e7ae      	b.n	8001d12 <_printf_i+0x146>
 8001db4:	2358      	movs	r3, #88	; 0x58
 8001db6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001dba:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 8001e74 <_printf_i+0x2a8>
 8001dbe:	6823      	ldr	r3, [r4, #0]
 8001dc0:	e7e3      	b.n	8001d8a <_printf_i+0x1be>
 8001dc2:	6823      	ldr	r3, [r4, #0]
 8001dc4:	e7dc      	b.n	8001d80 <_printf_i+0x1b4>
 8001dc6:	6862      	ldr	r2, [r4, #4]
 8001dc8:	60a2      	str	r2, [r4, #8]
 8001dca:	212d      	movs	r1, #45	; 0x2d
 8001dcc:	2a00      	cmp	r2, #0
 8001dce:	f1c5 0500 	rsb	r5, r5, #0
 8001dd2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001dd6:	db02      	blt.n	8001dde <_printf_i+0x212>
 8001dd8:	f023 0304 	bic.w	r3, r3, #4
 8001ddc:	6023      	str	r3, [r4, #0]
 8001dde:	f8df c094 	ldr.w	ip, [pc, #148]	; 8001e74 <_printf_i+0x2a8>
 8001de2:	260a      	movs	r6, #10
 8001de4:	4682      	mov	sl, r0
 8001de6:	fbb5 f3f6 	udiv	r3, r5, r6
 8001dea:	fb06 5113 	mls	r1, r6, r3, r5
 8001dee:	462a      	mov	r2, r5
 8001df0:	f81c 1001 	ldrb.w	r1, [ip, r1]
 8001df4:	f80a 1d01 	strb.w	r1, [sl, #-1]!
 8001df8:	42b2      	cmp	r2, r6
 8001dfa:	461d      	mov	r5, r3
 8001dfc:	d2f3      	bcs.n	8001de6 <_printf_i+0x21a>
 8001dfe:	2e08      	cmp	r6, #8
 8001e00:	d199      	bne.n	8001d36 <_printf_i+0x16a>
 8001e02:	6823      	ldr	r3, [r4, #0]
 8001e04:	07d9      	lsls	r1, r3, #31
 8001e06:	d596      	bpl.n	8001d36 <_printf_i+0x16a>
 8001e08:	6862      	ldr	r2, [r4, #4]
 8001e0a:	6923      	ldr	r3, [r4, #16]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	dc92      	bgt.n	8001d36 <_printf_i+0x16a>
 8001e10:	2330      	movs	r3, #48	; 0x30
 8001e12:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8001e16:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8001e1a:	e78c      	b.n	8001d36 <_printf_i+0x16a>
 8001e1c:	6815      	ldr	r5, [r2, #0]
 8001e1e:	e7bc      	b.n	8001d9a <_printf_i+0x1ce>
 8001e20:	2d00      	cmp	r5, #0
 8001e22:	d1df      	bne.n	8001de4 <_printf_i+0x218>
 8001e24:	f89c 3000 	ldrb.w	r3, [ip]
 8001e28:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001e2c:	f104 0a42 	add.w	sl, r4, #66	; 0x42
 8001e30:	e77f      	b.n	8001d32 <_printf_i+0x166>
 8001e32:	2610      	movs	r6, #16
 8001e34:	e76d      	b.n	8001d12 <_printf_i+0x146>
 8001e36:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001e3a:	680b      	ldr	r3, [r1, #0]
 8001e3c:	f103 0504 	add.w	r5, r3, #4
 8001e40:	600d      	str	r5, [r1, #0]
 8001e42:	bf0c      	ite	eq
 8001e44:	681d      	ldreq	r5, [r3, #0]
 8001e46:	881d      	ldrhne	r5, [r3, #0]
 8001e48:	e75d      	b.n	8001d06 <_printf_i+0x13a>
 8001e4a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8001e4e:	680b      	ldr	r3, [r1, #0]
 8001e50:	6962      	ldr	r2, [r4, #20]
 8001e52:	f103 0504 	add.w	r5, r3, #4
 8001e56:	600d      	str	r5, [r1, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	bf14      	ite	ne
 8001e5c:	801a      	strhne	r2, [r3, #0]
 8001e5e:	601a      	streq	r2, [r3, #0]
 8001e60:	e6f5      	b.n	8001c4e <_printf_i+0x82>
 8001e62:	680a      	ldr	r2, [r1, #0]
 8001e64:	f9b2 5000 	ldrsh.w	r5, [r2]
 8001e68:	3204      	adds	r2, #4
 8001e6a:	600a      	str	r2, [r1, #0]
 8001e6c:	462a      	mov	r2, r5
 8001e6e:	e73c      	b.n	8001cea <_printf_i+0x11e>
 8001e70:	6860      	ldr	r0, [r4, #4]
 8001e72:	e77f      	b.n	8001d74 <_printf_i+0x1a8>
 8001e74:	0800b71c 	.word	0x0800b71c
 8001e78:	0800b730 	.word	0x0800b730

08001e7c <__sread>:
 8001e7c:	b510      	push	{r4, lr}
 8001e7e:	460c      	mov	r4, r1
 8001e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001e84:	f000 fdf2 	bl	8002a6c <_read_r>
 8001e88:	2800      	cmp	r0, #0
 8001e8a:	db03      	blt.n	8001e94 <__sread+0x18>
 8001e8c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001e8e:	4403      	add	r3, r0
 8001e90:	6563      	str	r3, [r4, #84]	; 0x54
 8001e92:	bd10      	pop	{r4, pc}
 8001e94:	89a3      	ldrh	r3, [r4, #12]
 8001e96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e9a:	81a3      	strh	r3, [r4, #12]
 8001e9c:	bd10      	pop	{r4, pc}
 8001e9e:	bf00      	nop

08001ea0 <__seofread>:
 8001ea0:	2000      	movs	r0, #0
 8001ea2:	4770      	bx	lr

08001ea4 <__swrite>:
 8001ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ea8:	460c      	mov	r4, r1
 8001eaa:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
 8001eae:	461f      	mov	r7, r3
 8001eb0:	05cb      	lsls	r3, r1, #23
 8001eb2:	4605      	mov	r5, r0
 8001eb4:	4616      	mov	r6, r2
 8001eb6:	d40b      	bmi.n	8001ed0 <__swrite+0x2c>
 8001eb8:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8001ebc:	81a1      	strh	r1, [r4, #12]
 8001ebe:	463b      	mov	r3, r7
 8001ec0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001ec4:	4632      	mov	r2, r6
 8001ec6:	4628      	mov	r0, r5
 8001ec8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001ecc:	f000 b882 	b.w	8001fd4 <_write_r>
 8001ed0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	f000 fb92 	bl	8002600 <_lseek_r>
 8001edc:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 8001ee0:	e7ea      	b.n	8001eb8 <__swrite+0x14>
 8001ee2:	bf00      	nop

08001ee4 <__sseek>:
 8001ee4:	b510      	push	{r4, lr}
 8001ee6:	460c      	mov	r4, r1
 8001ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001eec:	f000 fb88 	bl	8002600 <_lseek_r>
 8001ef0:	89a3      	ldrh	r3, [r4, #12]
 8001ef2:	1c42      	adds	r2, r0, #1
 8001ef4:	bf0e      	itee	eq
 8001ef6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8001efa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8001efe:	6560      	strne	r0, [r4, #84]	; 0x54
 8001f00:	81a3      	strh	r3, [r4, #12]
 8001f02:	bd10      	pop	{r4, pc}

08001f04 <__sclose>:
 8001f04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001f08:	f000 b8fc 	b.w	8002104 <_close_r>

08001f0c <__swbuf_r>:
 8001f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f0e:	460d      	mov	r5, r1
 8001f10:	4614      	mov	r4, r2
 8001f12:	4606      	mov	r6, r0
 8001f14:	b108      	cbz	r0, 8001f1a <__swbuf_r+0xe>
 8001f16:	6983      	ldr	r3, [r0, #24]
 8001f18:	b343      	cbz	r3, 8001f6c <__swbuf_r+0x60>
 8001f1a:	4b25      	ldr	r3, [pc, #148]	; (8001fb0 <__swbuf_r+0xa4>)
 8001f1c:	429c      	cmp	r4, r3
 8001f1e:	d02a      	beq.n	8001f76 <__swbuf_r+0x6a>
 8001f20:	4b24      	ldr	r3, [pc, #144]	; (8001fb4 <__swbuf_r+0xa8>)
 8001f22:	429c      	cmp	r4, r3
 8001f24:	d029      	beq.n	8001f7a <__swbuf_r+0x6e>
 8001f26:	4b24      	ldr	r3, [pc, #144]	; (8001fb8 <__swbuf_r+0xac>)
 8001f28:	429c      	cmp	r4, r3
 8001f2a:	bf08      	it	eq
 8001f2c:	68f4      	ldreq	r4, [r6, #12]
 8001f2e:	89a3      	ldrh	r3, [r4, #12]
 8001f30:	69a2      	ldr	r2, [r4, #24]
 8001f32:	60a2      	str	r2, [r4, #8]
 8001f34:	071a      	lsls	r2, r3, #28
 8001f36:	d522      	bpl.n	8001f7e <__swbuf_r+0x72>
 8001f38:	6923      	ldr	r3, [r4, #16]
 8001f3a:	b303      	cbz	r3, 8001f7e <__swbuf_r+0x72>
 8001f3c:	6822      	ldr	r2, [r4, #0]
 8001f3e:	6961      	ldr	r1, [r4, #20]
 8001f40:	1ad3      	subs	r3, r2, r3
 8001f42:	b2ed      	uxtb	r5, r5
 8001f44:	4299      	cmp	r1, r3
 8001f46:	462f      	mov	r7, r5
 8001f48:	dd29      	ble.n	8001f9e <__swbuf_r+0x92>
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	68a1      	ldr	r1, [r4, #8]
 8001f4e:	3901      	subs	r1, #1
 8001f50:	60a1      	str	r1, [r4, #8]
 8001f52:	1c51      	adds	r1, r2, #1
 8001f54:	6021      	str	r1, [r4, #0]
 8001f56:	7015      	strb	r5, [r2, #0]
 8001f58:	6962      	ldr	r2, [r4, #20]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d016      	beq.n	8001f8c <__swbuf_r+0x80>
 8001f5e:	89a3      	ldrh	r3, [r4, #12]
 8001f60:	07db      	lsls	r3, r3, #31
 8001f62:	d501      	bpl.n	8001f68 <__swbuf_r+0x5c>
 8001f64:	2d0a      	cmp	r5, #10
 8001f66:	d011      	beq.n	8001f8c <__swbuf_r+0x80>
 8001f68:	4638      	mov	r0, r7
 8001f6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001f6c:	f7ff fb9c 	bl	80016a8 <__sinit>
 8001f70:	4b0f      	ldr	r3, [pc, #60]	; (8001fb0 <__swbuf_r+0xa4>)
 8001f72:	429c      	cmp	r4, r3
 8001f74:	d1d4      	bne.n	8001f20 <__swbuf_r+0x14>
 8001f76:	6874      	ldr	r4, [r6, #4]
 8001f78:	e7d9      	b.n	8001f2e <__swbuf_r+0x22>
 8001f7a:	68b4      	ldr	r4, [r6, #8]
 8001f7c:	e7d7      	b.n	8001f2e <__swbuf_r+0x22>
 8001f7e:	4621      	mov	r1, r4
 8001f80:	4630      	mov	r0, r6
 8001f82:	f000 f83d 	bl	8002000 <__swsetup_r>
 8001f86:	b938      	cbnz	r0, 8001f98 <__swbuf_r+0x8c>
 8001f88:	6923      	ldr	r3, [r4, #16]
 8001f8a:	e7d7      	b.n	8001f3c <__swbuf_r+0x30>
 8001f8c:	4621      	mov	r1, r4
 8001f8e:	4630      	mov	r0, r6
 8001f90:	f000 f954 	bl	800223c <_fflush_r>
 8001f94:	2800      	cmp	r0, #0
 8001f96:	d0e7      	beq.n	8001f68 <__swbuf_r+0x5c>
 8001f98:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8001f9c:	e7e4      	b.n	8001f68 <__swbuf_r+0x5c>
 8001f9e:	4621      	mov	r1, r4
 8001fa0:	4630      	mov	r0, r6
 8001fa2:	f000 f94b 	bl	800223c <_fflush_r>
 8001fa6:	2800      	cmp	r0, #0
 8001fa8:	d1f6      	bne.n	8001f98 <__swbuf_r+0x8c>
 8001faa:	6822      	ldr	r2, [r4, #0]
 8001fac:	2301      	movs	r3, #1
 8001fae:	e7cd      	b.n	8001f4c <__swbuf_r+0x40>
 8001fb0:	0800b6d4 	.word	0x0800b6d4
 8001fb4:	0800b6b4 	.word	0x0800b6b4
 8001fb8:	0800b694 	.word	0x0800b694

08001fbc <__swbuf>:
 8001fbc:	b410      	push	{r4}
 8001fbe:	4c04      	ldr	r4, [pc, #16]	; (8001fd0 <__swbuf+0x14>)
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	460a      	mov	r2, r1
 8001fc4:	6820      	ldr	r0, [r4, #0]
 8001fc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001fca:	4619      	mov	r1, r3
 8001fcc:	f7ff bf9e 	b.w	8001f0c <__swbuf_r>
 8001fd0:	20000004 	.word	0x20000004

08001fd4 <_write_r>:
 8001fd4:	b538      	push	{r3, r4, r5, lr}
 8001fd6:	460c      	mov	r4, r1
 8001fd8:	4d08      	ldr	r5, [pc, #32]	; (8001ffc <_write_r+0x28>)
 8001fda:	4684      	mov	ip, r0
 8001fdc:	4611      	mov	r1, r2
 8001fde:	4620      	mov	r0, r4
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	602b      	str	r3, [r5, #0]
 8001fe6:	4664      	mov	r4, ip
 8001fe8:	f7fe ff12 	bl	8000e10 <_write>
 8001fec:	1c43      	adds	r3, r0, #1
 8001fee:	d000      	beq.n	8001ff2 <_write_r+0x1e>
 8001ff0:	bd38      	pop	{r3, r4, r5, pc}
 8001ff2:	682b      	ldr	r3, [r5, #0]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d0fb      	beq.n	8001ff0 <_write_r+0x1c>
 8001ff8:	6023      	str	r3, [r4, #0]
 8001ffa:	bd38      	pop	{r3, r4, r5, pc}
 8001ffc:	20000214 	.word	0x20000214

08002000 <__swsetup_r>:
 8002000:	4b3c      	ldr	r3, [pc, #240]	; (80020f4 <__swsetup_r+0xf4>)
 8002002:	b570      	push	{r4, r5, r6, lr}
 8002004:	681d      	ldr	r5, [r3, #0]
 8002006:	4606      	mov	r6, r0
 8002008:	460c      	mov	r4, r1
 800200a:	b10d      	cbz	r5, 8002010 <__swsetup_r+0x10>
 800200c:	69ab      	ldr	r3, [r5, #24]
 800200e:	b1e3      	cbz	r3, 800204a <__swsetup_r+0x4a>
 8002010:	4b39      	ldr	r3, [pc, #228]	; (80020f8 <__swsetup_r+0xf8>)
 8002012:	429c      	cmp	r4, r3
 8002014:	d01f      	beq.n	8002056 <__swsetup_r+0x56>
 8002016:	4b39      	ldr	r3, [pc, #228]	; (80020fc <__swsetup_r+0xfc>)
 8002018:	429c      	cmp	r4, r3
 800201a:	d04d      	beq.n	80020b8 <__swsetup_r+0xb8>
 800201c:	4b38      	ldr	r3, [pc, #224]	; (8002100 <__swsetup_r+0x100>)
 800201e:	429c      	cmp	r4, r3
 8002020:	bf08      	it	eq
 8002022:	68ec      	ldreq	r4, [r5, #12]
 8002024:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002028:	0718      	lsls	r0, r3, #28
 800202a:	b29a      	uxth	r2, r3
 800202c:	d519      	bpl.n	8002062 <__swsetup_r+0x62>
 800202e:	6921      	ldr	r1, [r4, #16]
 8002030:	b311      	cbz	r1, 8002078 <__swsetup_r+0x78>
 8002032:	f012 0001 	ands.w	r0, r2, #1
 8002036:	d02f      	beq.n	8002098 <__swsetup_r+0x98>
 8002038:	2000      	movs	r0, #0
 800203a:	60a0      	str	r0, [r4, #8]
 800203c:	6960      	ldr	r0, [r4, #20]
 800203e:	4240      	negs	r0, r0
 8002040:	61a0      	str	r0, [r4, #24]
 8002042:	2900      	cmp	r1, #0
 8002044:	d02e      	beq.n	80020a4 <__swsetup_r+0xa4>
 8002046:	2000      	movs	r0, #0
 8002048:	bd70      	pop	{r4, r5, r6, pc}
 800204a:	4628      	mov	r0, r5
 800204c:	f7ff fb2c 	bl	80016a8 <__sinit>
 8002050:	4b29      	ldr	r3, [pc, #164]	; (80020f8 <__swsetup_r+0xf8>)
 8002052:	429c      	cmp	r4, r3
 8002054:	d1df      	bne.n	8002016 <__swsetup_r+0x16>
 8002056:	686c      	ldr	r4, [r5, #4]
 8002058:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800205c:	0718      	lsls	r0, r3, #28
 800205e:	b29a      	uxth	r2, r3
 8002060:	d4e5      	bmi.n	800202e <__swsetup_r+0x2e>
 8002062:	06d1      	lsls	r1, r2, #27
 8002064:	d53e      	bpl.n	80020e4 <__swsetup_r+0xe4>
 8002066:	0752      	lsls	r2, r2, #29
 8002068:	d428      	bmi.n	80020bc <__swsetup_r+0xbc>
 800206a:	6921      	ldr	r1, [r4, #16]
 800206c:	f043 0308 	orr.w	r3, r3, #8
 8002070:	81a3      	strh	r3, [r4, #12]
 8002072:	b29a      	uxth	r2, r3
 8002074:	2900      	cmp	r1, #0
 8002076:	d1dc      	bne.n	8002032 <__swsetup_r+0x32>
 8002078:	f402 7020 	and.w	r0, r2, #640	; 0x280
 800207c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002080:	d0d7      	beq.n	8002032 <__swsetup_r+0x32>
 8002082:	4621      	mov	r1, r4
 8002084:	4630      	mov	r0, r6
 8002086:	f000 fad1 	bl	800262c <__smakebuf_r>
 800208a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800208e:	6921      	ldr	r1, [r4, #16]
 8002090:	b29a      	uxth	r2, r3
 8002092:	f012 0001 	ands.w	r0, r2, #1
 8002096:	d1cf      	bne.n	8002038 <__swsetup_r+0x38>
 8002098:	0795      	lsls	r5, r2, #30
 800209a:	bf58      	it	pl
 800209c:	6960      	ldrpl	r0, [r4, #20]
 800209e:	60a0      	str	r0, [r4, #8]
 80020a0:	2900      	cmp	r1, #0
 80020a2:	d1d0      	bne.n	8002046 <__swsetup_r+0x46>
 80020a4:	0612      	lsls	r2, r2, #24
 80020a6:	bf58      	it	pl
 80020a8:	4608      	movpl	r0, r1
 80020aa:	d5cd      	bpl.n	8002048 <__swsetup_r+0x48>
 80020ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020b0:	81a3      	strh	r3, [r4, #12]
 80020b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80020b6:	bd70      	pop	{r4, r5, r6, pc}
 80020b8:	68ac      	ldr	r4, [r5, #8]
 80020ba:	e7b3      	b.n	8002024 <__swsetup_r+0x24>
 80020bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80020be:	b151      	cbz	r1, 80020d6 <__swsetup_r+0xd6>
 80020c0:	f104 0244 	add.w	r2, r4, #68	; 0x44
 80020c4:	4291      	cmp	r1, r2
 80020c6:	d004      	beq.n	80020d2 <__swsetup_r+0xd2>
 80020c8:	4630      	mov	r0, r6
 80020ca:	f7ff f8f3 	bl	80012b4 <_free_r>
 80020ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80020d2:	2200      	movs	r2, #0
 80020d4:	6362      	str	r2, [r4, #52]	; 0x34
 80020d6:	6921      	ldr	r1, [r4, #16]
 80020d8:	2200      	movs	r2, #0
 80020da:	e9c4 1200 	strd	r1, r2, [r4]
 80020de:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80020e2:	e7c3      	b.n	800206c <__swsetup_r+0x6c>
 80020e4:	2209      	movs	r2, #9
 80020e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020ea:	6032      	str	r2, [r6, #0]
 80020ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80020f0:	81a3      	strh	r3, [r4, #12]
 80020f2:	bd70      	pop	{r4, r5, r6, pc}
 80020f4:	20000004 	.word	0x20000004
 80020f8:	0800b6d4 	.word	0x0800b6d4
 80020fc:	0800b6b4 	.word	0x0800b6b4
 8002100:	0800b694 	.word	0x0800b694

08002104 <_close_r>:
 8002104:	b538      	push	{r3, r4, r5, lr}
 8002106:	4d07      	ldr	r5, [pc, #28]	; (8002124 <_close_r+0x20>)
 8002108:	2200      	movs	r2, #0
 800210a:	4604      	mov	r4, r0
 800210c:	4608      	mov	r0, r1
 800210e:	602a      	str	r2, [r5, #0]
 8002110:	f7fe fe9a 	bl	8000e48 <_close>
 8002114:	1c43      	adds	r3, r0, #1
 8002116:	d000      	beq.n	800211a <_close_r+0x16>
 8002118:	bd38      	pop	{r3, r4, r5, pc}
 800211a:	682b      	ldr	r3, [r5, #0]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d0fb      	beq.n	8002118 <_close_r+0x14>
 8002120:	6023      	str	r3, [r4, #0]
 8002122:	bd38      	pop	{r3, r4, r5, pc}
 8002124:	20000214 	.word	0x20000214

08002128 <__sflush_r>:
 8002128:	898b      	ldrh	r3, [r1, #12]
 800212a:	071a      	lsls	r2, r3, #28
 800212c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002130:	460c      	mov	r4, r1
 8002132:	4680      	mov	r8, r0
 8002134:	d43f      	bmi.n	80021b6 <__sflush_r+0x8e>
 8002136:	684a      	ldr	r2, [r1, #4]
 8002138:	2a00      	cmp	r2, #0
 800213a:	dd58      	ble.n	80021ee <__sflush_r+0xc6>
 800213c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800213e:	2e00      	cmp	r6, #0
 8002140:	d052      	beq.n	80021e8 <__sflush_r+0xc0>
 8002142:	2200      	movs	r2, #0
 8002144:	f8d8 5000 	ldr.w	r5, [r8]
 8002148:	f8c8 2000 	str.w	r2, [r8]
 800214c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
 8002150:	d151      	bne.n	80021f6 <__sflush_r+0xce>
 8002152:	2301      	movs	r3, #1
 8002154:	6a21      	ldr	r1, [r4, #32]
 8002156:	4640      	mov	r0, r8
 8002158:	47b0      	blx	r6
 800215a:	1c43      	adds	r3, r0, #1
 800215c:	d05e      	beq.n	800221c <__sflush_r+0xf4>
 800215e:	89a3      	ldrh	r3, [r4, #12]
 8002160:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002162:	075f      	lsls	r7, r3, #29
 8002164:	d505      	bpl.n	8002172 <__sflush_r+0x4a>
 8002166:	6863      	ldr	r3, [r4, #4]
 8002168:	1ac0      	subs	r0, r0, r3
 800216a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800216c:	b10b      	cbz	r3, 8002172 <__sflush_r+0x4a>
 800216e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002170:	1ac0      	subs	r0, r0, r3
 8002172:	6a21      	ldr	r1, [r4, #32]
 8002174:	4602      	mov	r2, r0
 8002176:	2300      	movs	r3, #0
 8002178:	4640      	mov	r0, r8
 800217a:	47b0      	blx	r6
 800217c:	1c41      	adds	r1, r0, #1
 800217e:	d13c      	bne.n	80021fa <__sflush_r+0xd2>
 8002180:	f8d8 3000 	ldr.w	r3, [r8]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d038      	beq.n	80021fa <__sflush_r+0xd2>
 8002188:	2b1d      	cmp	r3, #29
 800218a:	d001      	beq.n	8002190 <__sflush_r+0x68>
 800218c:	2b16      	cmp	r3, #22
 800218e:	d14d      	bne.n	800222c <__sflush_r+0x104>
 8002190:	6923      	ldr	r3, [r4, #16]
 8002192:	2200      	movs	r2, #0
 8002194:	e9c4 3200 	strd	r3, r2, [r4]
 8002198:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800219a:	f8c8 5000 	str.w	r5, [r8]
 800219e:	b319      	cbz	r1, 80021e8 <__sflush_r+0xc0>
 80021a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80021a4:	4299      	cmp	r1, r3
 80021a6:	d002      	beq.n	80021ae <__sflush_r+0x86>
 80021a8:	4640      	mov	r0, r8
 80021aa:	f7ff f883 	bl	80012b4 <_free_r>
 80021ae:	2000      	movs	r0, #0
 80021b0:	6360      	str	r0, [r4, #52]	; 0x34
 80021b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021b6:	690e      	ldr	r6, [r1, #16]
 80021b8:	b1b6      	cbz	r6, 80021e8 <__sflush_r+0xc0>
 80021ba:	680d      	ldr	r5, [r1, #0]
 80021bc:	600e      	str	r6, [r1, #0]
 80021be:	079a      	lsls	r2, r3, #30
 80021c0:	bf0c      	ite	eq
 80021c2:	694b      	ldreq	r3, [r1, #20]
 80021c4:	2300      	movne	r3, #0
 80021c6:	1bad      	subs	r5, r5, r6
 80021c8:	608b      	str	r3, [r1, #8]
 80021ca:	e00b      	b.n	80021e4 <__sflush_r+0xbc>
 80021cc:	462b      	mov	r3, r5
 80021ce:	4632      	mov	r2, r6
 80021d0:	6a21      	ldr	r1, [r4, #32]
 80021d2:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 80021d4:	4640      	mov	r0, r8
 80021d6:	47b8      	blx	r7
 80021d8:	f1b0 0c00 	subs.w	ip, r0, #0
 80021dc:	eba5 050c 	sub.w	r5, r5, ip
 80021e0:	4466      	add	r6, ip
 80021e2:	dd13      	ble.n	800220c <__sflush_r+0xe4>
 80021e4:	2d00      	cmp	r5, #0
 80021e6:	dcf1      	bgt.n	80021cc <__sflush_r+0xa4>
 80021e8:	2000      	movs	r0, #0
 80021ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021ee:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 80021f0:	2a00      	cmp	r2, #0
 80021f2:	dca3      	bgt.n	800213c <__sflush_r+0x14>
 80021f4:	e7f8      	b.n	80021e8 <__sflush_r+0xc0>
 80021f6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80021f8:	e7b3      	b.n	8002162 <__sflush_r+0x3a>
 80021fa:	2300      	movs	r3, #0
 80021fc:	6063      	str	r3, [r4, #4]
 80021fe:	6923      	ldr	r3, [r4, #16]
 8002200:	6023      	str	r3, [r4, #0]
 8002202:	89a3      	ldrh	r3, [r4, #12]
 8002204:	04db      	lsls	r3, r3, #19
 8002206:	d5c7      	bpl.n	8002198 <__sflush_r+0x70>
 8002208:	6560      	str	r0, [r4, #84]	; 0x54
 800220a:	e7c5      	b.n	8002198 <__sflush_r+0x70>
 800220c:	89a3      	ldrh	r3, [r4, #12]
 800220e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002212:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002216:	81a3      	strh	r3, [r4, #12]
 8002218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800221c:	f8d8 3000 	ldr.w	r3, [r8]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d09c      	beq.n	800215e <__sflush_r+0x36>
 8002224:	2b1d      	cmp	r3, #29
 8002226:	d006      	beq.n	8002236 <__sflush_r+0x10e>
 8002228:	2b16      	cmp	r3, #22
 800222a:	d004      	beq.n	8002236 <__sflush_r+0x10e>
 800222c:	89a3      	ldrh	r3, [r4, #12]
 800222e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002232:	81a3      	strh	r3, [r4, #12]
 8002234:	e7d9      	b.n	80021ea <__sflush_r+0xc2>
 8002236:	f8c8 5000 	str.w	r5, [r8]
 800223a:	e7d5      	b.n	80021e8 <__sflush_r+0xc0>

0800223c <_fflush_r>:
 800223c:	b538      	push	{r3, r4, r5, lr}
 800223e:	690b      	ldr	r3, [r1, #16]
 8002240:	b1bb      	cbz	r3, 8002272 <_fflush_r+0x36>
 8002242:	460d      	mov	r5, r1
 8002244:	4604      	mov	r4, r0
 8002246:	b108      	cbz	r0, 800224c <_fflush_r+0x10>
 8002248:	6983      	ldr	r3, [r0, #24]
 800224a:	b1b3      	cbz	r3, 800227a <_fflush_r+0x3e>
 800224c:	4b0d      	ldr	r3, [pc, #52]	; (8002284 <_fflush_r+0x48>)
 800224e:	429d      	cmp	r5, r3
 8002250:	d011      	beq.n	8002276 <_fflush_r+0x3a>
 8002252:	4b0d      	ldr	r3, [pc, #52]	; (8002288 <_fflush_r+0x4c>)
 8002254:	429d      	cmp	r5, r3
 8002256:	d013      	beq.n	8002280 <_fflush_r+0x44>
 8002258:	4b0c      	ldr	r3, [pc, #48]	; (800228c <_fflush_r+0x50>)
 800225a:	429d      	cmp	r5, r3
 800225c:	bf08      	it	eq
 800225e:	68e5      	ldreq	r5, [r4, #12]
 8002260:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
 8002264:	b12b      	cbz	r3, 8002272 <_fflush_r+0x36>
 8002266:	4629      	mov	r1, r5
 8002268:	4620      	mov	r0, r4
 800226a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800226e:	f7ff bf5b 	b.w	8002128 <__sflush_r>
 8002272:	2000      	movs	r0, #0
 8002274:	bd38      	pop	{r3, r4, r5, pc}
 8002276:	6865      	ldr	r5, [r4, #4]
 8002278:	e7f2      	b.n	8002260 <_fflush_r+0x24>
 800227a:	f7ff fa15 	bl	80016a8 <__sinit>
 800227e:	e7e5      	b.n	800224c <_fflush_r+0x10>
 8002280:	68a5      	ldr	r5, [r4, #8]
 8002282:	e7ed      	b.n	8002260 <_fflush_r+0x24>
 8002284:	0800b6d4 	.word	0x0800b6d4
 8002288:	0800b6b4 	.word	0x0800b6b4
 800228c:	0800b694 	.word	0x0800b694

08002290 <fflush>:
 8002290:	b538      	push	{r3, r4, r5, lr}
 8002292:	b340      	cbz	r0, 80022e6 <fflush+0x56>
 8002294:	6903      	ldr	r3, [r0, #16]
 8002296:	4604      	mov	r4, r0
 8002298:	b1e3      	cbz	r3, 80022d4 <fflush+0x44>
 800229a:	4b17      	ldr	r3, [pc, #92]	; (80022f8 <fflush+0x68>)
 800229c:	681d      	ldr	r5, [r3, #0]
 800229e:	b10d      	cbz	r5, 80022a4 <fflush+0x14>
 80022a0:	69ab      	ldr	r3, [r5, #24]
 80022a2:	b1cb      	cbz	r3, 80022d8 <fflush+0x48>
 80022a4:	4b15      	ldr	r3, [pc, #84]	; (80022fc <fflush+0x6c>)
 80022a6:	429c      	cmp	r4, r3
 80022a8:	d00f      	beq.n	80022ca <fflush+0x3a>
 80022aa:	4b15      	ldr	r3, [pc, #84]	; (8002300 <fflush+0x70>)
 80022ac:	429c      	cmp	r4, r3
 80022ae:	d021      	beq.n	80022f4 <fflush+0x64>
 80022b0:	4b14      	ldr	r3, [pc, #80]	; (8002304 <fflush+0x74>)
 80022b2:	429c      	cmp	r4, r3
 80022b4:	bf08      	it	eq
 80022b6:	68ec      	ldreq	r4, [r5, #12]
 80022b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80022bc:	b153      	cbz	r3, 80022d4 <fflush+0x44>
 80022be:	4621      	mov	r1, r4
 80022c0:	4628      	mov	r0, r5
 80022c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80022c6:	f7ff bf2f 	b.w	8002128 <__sflush_r>
 80022ca:	686c      	ldr	r4, [r5, #4]
 80022cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d1f4      	bne.n	80022be <fflush+0x2e>
 80022d4:	2000      	movs	r0, #0
 80022d6:	bd38      	pop	{r3, r4, r5, pc}
 80022d8:	4628      	mov	r0, r5
 80022da:	f7ff f9e5 	bl	80016a8 <__sinit>
 80022de:	4b07      	ldr	r3, [pc, #28]	; (80022fc <fflush+0x6c>)
 80022e0:	429c      	cmp	r4, r3
 80022e2:	d1e2      	bne.n	80022aa <fflush+0x1a>
 80022e4:	e7f1      	b.n	80022ca <fflush+0x3a>
 80022e6:	4b08      	ldr	r3, [pc, #32]	; (8002308 <fflush+0x78>)
 80022e8:	4908      	ldr	r1, [pc, #32]	; (800230c <fflush+0x7c>)
 80022ea:	6818      	ldr	r0, [r3, #0]
 80022ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80022f0:	f7ff ba1a 	b.w	8001728 <_fwalk_reent>
 80022f4:	68ac      	ldr	r4, [r5, #8]
 80022f6:	e7df      	b.n	80022b8 <fflush+0x28>
 80022f8:	20000004 	.word	0x20000004
 80022fc:	0800b6d4 	.word	0x0800b6d4
 8002300:	0800b6b4 	.word	0x0800b6b4
 8002304:	0800b694 	.word	0x0800b694
 8002308:	0800b690 	.word	0x0800b690
 800230c:	0800223d 	.word	0x0800223d

08002310 <__sfvwrite_r>:
 8002310:	6893      	ldr	r3, [r2, #8]
 8002312:	2b00      	cmp	r3, #0
 8002314:	f000 8085 	beq.w	8002422 <__sfvwrite_r+0x112>
 8002318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800231c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 8002320:	460c      	mov	r4, r1
 8002322:	0719      	lsls	r1, r3, #28
 8002324:	4680      	mov	r8, r0
 8002326:	b083      	sub	sp, #12
 8002328:	4617      	mov	r7, r2
 800232a:	b298      	uxth	r0, r3
 800232c:	d525      	bpl.n	800237a <__sfvwrite_r+0x6a>
 800232e:	6923      	ldr	r3, [r4, #16]
 8002330:	b31b      	cbz	r3, 800237a <__sfvwrite_r+0x6a>
 8002332:	f010 0302 	ands.w	r3, r0, #2
 8002336:	683d      	ldr	r5, [r7, #0]
 8002338:	d02d      	beq.n	8002396 <__sfvwrite_r+0x86>
 800233a:	f04f 0a00 	mov.w	sl, #0
 800233e:	f8df b2bc 	ldr.w	fp, [pc, #700]	; 80025fc <__sfvwrite_r+0x2ec>
 8002342:	4656      	mov	r6, sl
 8002344:	46b9      	mov	r9, r7
 8002346:	455e      	cmp	r6, fp
 8002348:	4633      	mov	r3, r6
 800234a:	4652      	mov	r2, sl
 800234c:	bf28      	it	cs
 800234e:	465b      	movcs	r3, fp
 8002350:	4640      	mov	r0, r8
 8002352:	2e00      	cmp	r6, #0
 8002354:	d052      	beq.n	80023fc <__sfvwrite_r+0xec>
 8002356:	6a21      	ldr	r1, [r4, #32]
 8002358:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800235a:	47b8      	blx	r7
 800235c:	2800      	cmp	r0, #0
 800235e:	dd56      	ble.n	800240e <__sfvwrite_r+0xfe>
 8002360:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8002364:	1a1b      	subs	r3, r3, r0
 8002366:	4482      	add	sl, r0
 8002368:	1a36      	subs	r6, r6, r0
 800236a:	f8c9 3008 	str.w	r3, [r9, #8]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d1e9      	bne.n	8002346 <__sfvwrite_r+0x36>
 8002372:	2000      	movs	r0, #0
 8002374:	b003      	add	sp, #12
 8002376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800237a:	4621      	mov	r1, r4
 800237c:	4640      	mov	r0, r8
 800237e:	f7ff fe3f 	bl	8002000 <__swsetup_r>
 8002382:	2800      	cmp	r0, #0
 8002384:	f040 8136 	bne.w	80025f4 <__sfvwrite_r+0x2e4>
 8002388:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800238c:	683d      	ldr	r5, [r7, #0]
 800238e:	b298      	uxth	r0, r3
 8002390:	f010 0302 	ands.w	r3, r0, #2
 8002394:	d1d1      	bne.n	800233a <__sfvwrite_r+0x2a>
 8002396:	f010 0901 	ands.w	r9, r0, #1
 800239a:	d144      	bne.n	8002426 <__sfvwrite_r+0x116>
 800239c:	464e      	mov	r6, r9
 800239e:	9700      	str	r7, [sp, #0]
 80023a0:	b346      	cbz	r6, 80023f4 <__sfvwrite_r+0xe4>
 80023a2:	0582      	lsls	r2, r0, #22
 80023a4:	f8d4 b008 	ldr.w	fp, [r4, #8]
 80023a8:	f140 8083 	bpl.w	80024b2 <__sfvwrite_r+0x1a2>
 80023ac:	45b3      	cmp	fp, r6
 80023ae:	465a      	mov	r2, fp
 80023b0:	f200 80b2 	bhi.w	8002518 <__sfvwrite_r+0x208>
 80023b4:	f410 6f90 	tst.w	r0, #1152	; 0x480
 80023b8:	f040 80bf 	bne.w	800253a <__sfvwrite_r+0x22a>
 80023bc:	6820      	ldr	r0, [r4, #0]
 80023be:	9201      	str	r2, [sp, #4]
 80023c0:	4649      	mov	r1, r9
 80023c2:	f000 faaf 	bl	8002924 <memmove>
 80023c6:	68a3      	ldr	r3, [r4, #8]
 80023c8:	9a01      	ldr	r2, [sp, #4]
 80023ca:	eba3 010b 	sub.w	r1, r3, fp
 80023ce:	6823      	ldr	r3, [r4, #0]
 80023d0:	60a1      	str	r1, [r4, #8]
 80023d2:	4413      	add	r3, r2
 80023d4:	46b2      	mov	sl, r6
 80023d6:	6023      	str	r3, [r4, #0]
 80023d8:	2600      	movs	r6, #0
 80023da:	9b00      	ldr	r3, [sp, #0]
 80023dc:	6898      	ldr	r0, [r3, #8]
 80023de:	eba0 000a 	sub.w	r0, r0, sl
 80023e2:	44d1      	add	r9, sl
 80023e4:	6098      	str	r0, [r3, #8]
 80023e6:	2800      	cmp	r0, #0
 80023e8:	d0c3      	beq.n	8002372 <__sfvwrite_r+0x62>
 80023ea:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 80023ee:	b280      	uxth	r0, r0
 80023f0:	2e00      	cmp	r6, #0
 80023f2:	d1d6      	bne.n	80023a2 <__sfvwrite_r+0x92>
 80023f4:	e9d5 9600 	ldrd	r9, r6, [r5]
 80023f8:	3508      	adds	r5, #8
 80023fa:	e7d1      	b.n	80023a0 <__sfvwrite_r+0x90>
 80023fc:	e9d5 a600 	ldrd	sl, r6, [r5]
 8002400:	3508      	adds	r5, #8
 8002402:	e7a0      	b.n	8002346 <__sfvwrite_r+0x36>
 8002404:	4621      	mov	r1, r4
 8002406:	4640      	mov	r0, r8
 8002408:	f7ff ff18 	bl	800223c <_fflush_r>
 800240c:	b380      	cbz	r0, 8002470 <__sfvwrite_r+0x160>
 800240e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002412:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002416:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800241a:	81a3      	strh	r3, [r4, #12]
 800241c:	b003      	add	sp, #12
 800241e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002422:	2000      	movs	r0, #0
 8002424:	4770      	bx	lr
 8002426:	461e      	mov	r6, r3
 8002428:	46aa      	mov	sl, r5
 800242a:	4699      	mov	r9, r3
 800242c:	4618      	mov	r0, r3
 800242e:	461d      	mov	r5, r3
 8002430:	9700      	str	r7, [sp, #0]
 8002432:	b356      	cbz	r6, 800248a <__sfvwrite_r+0x17a>
 8002434:	b388      	cbz	r0, 800249a <__sfvwrite_r+0x18a>
 8002436:	464a      	mov	r2, r9
 8002438:	e9d4 1304 	ldrd	r1, r3, [r4, #16]
 800243c:	6820      	ldr	r0, [r4, #0]
 800243e:	42b2      	cmp	r2, r6
 8002440:	bf28      	it	cs
 8002442:	4632      	movcs	r2, r6
 8002444:	4288      	cmp	r0, r1
 8002446:	d905      	bls.n	8002454 <__sfvwrite_r+0x144>
 8002448:	68a1      	ldr	r1, [r4, #8]
 800244a:	eb03 0b01 	add.w	fp, r3, r1
 800244e:	455a      	cmp	r2, fp
 8002450:	f300 80a6 	bgt.w	80025a0 <__sfvwrite_r+0x290>
 8002454:	4293      	cmp	r3, r2
 8002456:	dc63      	bgt.n	8002520 <__sfvwrite_r+0x210>
 8002458:	6a21      	ldr	r1, [r4, #32]
 800245a:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 800245c:	462a      	mov	r2, r5
 800245e:	4640      	mov	r0, r8
 8002460:	47b8      	blx	r7
 8002462:	f1b0 0b00 	subs.w	fp, r0, #0
 8002466:	ddd2      	ble.n	800240e <__sfvwrite_r+0xfe>
 8002468:	ebb9 090b 	subs.w	r9, r9, fp
 800246c:	d0ca      	beq.n	8002404 <__sfvwrite_r+0xf4>
 800246e:	2001      	movs	r0, #1
 8002470:	9a00      	ldr	r2, [sp, #0]
 8002472:	6893      	ldr	r3, [r2, #8]
 8002474:	eba3 030b 	sub.w	r3, r3, fp
 8002478:	445d      	add	r5, fp
 800247a:	eba6 060b 	sub.w	r6, r6, fp
 800247e:	6093      	str	r3, [r2, #8]
 8002480:	2b00      	cmp	r3, #0
 8002482:	f43f af76 	beq.w	8002372 <__sfvwrite_r+0x62>
 8002486:	2e00      	cmp	r6, #0
 8002488:	d1d4      	bne.n	8002434 <__sfvwrite_r+0x124>
 800248a:	f10a 0308 	add.w	r3, sl, #8
 800248e:	e953 5602 	ldrd	r5, r6, [r3, #-8]
 8002492:	469a      	mov	sl, r3
 8002494:	3308      	adds	r3, #8
 8002496:	2e00      	cmp	r6, #0
 8002498:	d0f9      	beq.n	800248e <__sfvwrite_r+0x17e>
 800249a:	4632      	mov	r2, r6
 800249c:	210a      	movs	r1, #10
 800249e:	4628      	mov	r0, r5
 80024a0:	f000 f956 	bl	8002750 <memchr>
 80024a4:	2800      	cmp	r0, #0
 80024a6:	f000 809c 	beq.w	80025e2 <__sfvwrite_r+0x2d2>
 80024aa:	3001      	adds	r0, #1
 80024ac:	eba0 0905 	sub.w	r9, r0, r5
 80024b0:	e7c1      	b.n	8002436 <__sfvwrite_r+0x126>
 80024b2:	6820      	ldr	r0, [r4, #0]
 80024b4:	6923      	ldr	r3, [r4, #16]
 80024b6:	4298      	cmp	r0, r3
 80024b8:	d816      	bhi.n	80024e8 <__sfvwrite_r+0x1d8>
 80024ba:	6963      	ldr	r3, [r4, #20]
 80024bc:	42b3      	cmp	r3, r6
 80024be:	d813      	bhi.n	80024e8 <__sfvwrite_r+0x1d8>
 80024c0:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80024c4:	42b2      	cmp	r2, r6
 80024c6:	bf28      	it	cs
 80024c8:	4632      	movcs	r2, r6
 80024ca:	6a21      	ldr	r1, [r4, #32]
 80024cc:	fb92 f2f3 	sdiv	r2, r2, r3
 80024d0:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 80024d2:	fb02 f303 	mul.w	r3, r2, r3
 80024d6:	4640      	mov	r0, r8
 80024d8:	464a      	mov	r2, r9
 80024da:	47b8      	blx	r7
 80024dc:	f1b0 0a00 	subs.w	sl, r0, #0
 80024e0:	dd95      	ble.n	800240e <__sfvwrite_r+0xfe>
 80024e2:	eba6 060a 	sub.w	r6, r6, sl
 80024e6:	e778      	b.n	80023da <__sfvwrite_r+0xca>
 80024e8:	45b3      	cmp	fp, r6
 80024ea:	46da      	mov	sl, fp
 80024ec:	bf28      	it	cs
 80024ee:	46b2      	movcs	sl, r6
 80024f0:	4652      	mov	r2, sl
 80024f2:	4649      	mov	r1, r9
 80024f4:	f000 fa16 	bl	8002924 <memmove>
 80024f8:	68a3      	ldr	r3, [r4, #8]
 80024fa:	6822      	ldr	r2, [r4, #0]
 80024fc:	eba3 030a 	sub.w	r3, r3, sl
 8002500:	4452      	add	r2, sl
 8002502:	60a3      	str	r3, [r4, #8]
 8002504:	6022      	str	r2, [r4, #0]
 8002506:	2b00      	cmp	r3, #0
 8002508:	d1eb      	bne.n	80024e2 <__sfvwrite_r+0x1d2>
 800250a:	4621      	mov	r1, r4
 800250c:	4640      	mov	r0, r8
 800250e:	f7ff fe95 	bl	800223c <_fflush_r>
 8002512:	2800      	cmp	r0, #0
 8002514:	d0e5      	beq.n	80024e2 <__sfvwrite_r+0x1d2>
 8002516:	e77a      	b.n	800240e <__sfvwrite_r+0xfe>
 8002518:	6820      	ldr	r0, [r4, #0]
 800251a:	46b3      	mov	fp, r6
 800251c:	4632      	mov	r2, r6
 800251e:	e74e      	b.n	80023be <__sfvwrite_r+0xae>
 8002520:	4629      	mov	r1, r5
 8002522:	9201      	str	r2, [sp, #4]
 8002524:	f000 f9fe 	bl	8002924 <memmove>
 8002528:	9a01      	ldr	r2, [sp, #4]
 800252a:	68a3      	ldr	r3, [r4, #8]
 800252c:	1a9b      	subs	r3, r3, r2
 800252e:	60a3      	str	r3, [r4, #8]
 8002530:	6823      	ldr	r3, [r4, #0]
 8002532:	4413      	add	r3, r2
 8002534:	6023      	str	r3, [r4, #0]
 8002536:	4693      	mov	fp, r2
 8002538:	e796      	b.n	8002468 <__sfvwrite_r+0x158>
 800253a:	6823      	ldr	r3, [r4, #0]
 800253c:	6921      	ldr	r1, [r4, #16]
 800253e:	eba3 0b01 	sub.w	fp, r3, r1
 8002542:	6963      	ldr	r3, [r4, #20]
 8002544:	eb03 0a43 	add.w	sl, r3, r3, lsl #1
 8002548:	eb0a 7ada 	add.w	sl, sl, sl, lsr #31
 800254c:	f10b 0301 	add.w	r3, fp, #1
 8002550:	ea4f 0a6a 	mov.w	sl, sl, asr #1
 8002554:	4433      	add	r3, r6
 8002556:	4553      	cmp	r3, sl
 8002558:	4652      	mov	r2, sl
 800255a:	bf84      	itt	hi
 800255c:	469a      	movhi	sl, r3
 800255e:	4652      	movhi	r2, sl
 8002560:	0543      	lsls	r3, r0, #21
 8002562:	d52c      	bpl.n	80025be <__sfvwrite_r+0x2ae>
 8002564:	4611      	mov	r1, r2
 8002566:	4640      	mov	r0, r8
 8002568:	f7fe ff06 	bl	8001378 <_malloc_r>
 800256c:	2800      	cmp	r0, #0
 800256e:	d03b      	beq.n	80025e8 <__sfvwrite_r+0x2d8>
 8002570:	465a      	mov	r2, fp
 8002572:	6921      	ldr	r1, [r4, #16]
 8002574:	9001      	str	r0, [sp, #4]
 8002576:	f000 f93b 	bl	80027f0 <memcpy>
 800257a:	89a2      	ldrh	r2, [r4, #12]
 800257c:	9b01      	ldr	r3, [sp, #4]
 800257e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8002582:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002586:	81a2      	strh	r2, [r4, #12]
 8002588:	eb03 000b 	add.w	r0, r3, fp
 800258c:	6123      	str	r3, [r4, #16]
 800258e:	ebaa 030b 	sub.w	r3, sl, fp
 8002592:	f8c4 a014 	str.w	sl, [r4, #20]
 8002596:	60a3      	str	r3, [r4, #8]
 8002598:	6020      	str	r0, [r4, #0]
 800259a:	46b3      	mov	fp, r6
 800259c:	4632      	mov	r2, r6
 800259e:	e70e      	b.n	80023be <__sfvwrite_r+0xae>
 80025a0:	4629      	mov	r1, r5
 80025a2:	465a      	mov	r2, fp
 80025a4:	f000 f9be 	bl	8002924 <memmove>
 80025a8:	6823      	ldr	r3, [r4, #0]
 80025aa:	445b      	add	r3, fp
 80025ac:	6023      	str	r3, [r4, #0]
 80025ae:	4621      	mov	r1, r4
 80025b0:	4640      	mov	r0, r8
 80025b2:	f7ff fe43 	bl	800223c <_fflush_r>
 80025b6:	2800      	cmp	r0, #0
 80025b8:	f43f af56 	beq.w	8002468 <__sfvwrite_r+0x158>
 80025bc:	e727      	b.n	800240e <__sfvwrite_r+0xfe>
 80025be:	4640      	mov	r0, r8
 80025c0:	f000 fa2c 	bl	8002a1c <_realloc_r>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2800      	cmp	r0, #0
 80025c8:	d1de      	bne.n	8002588 <__sfvwrite_r+0x278>
 80025ca:	6921      	ldr	r1, [r4, #16]
 80025cc:	4640      	mov	r0, r8
 80025ce:	f7fe fe71 	bl	80012b4 <_free_r>
 80025d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80025d6:	220c      	movs	r2, #12
 80025d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025dc:	f8c8 2000 	str.w	r2, [r8]
 80025e0:	e717      	b.n	8002412 <__sfvwrite_r+0x102>
 80025e2:	1c72      	adds	r2, r6, #1
 80025e4:	4691      	mov	r9, r2
 80025e6:	e727      	b.n	8002438 <__sfvwrite_r+0x128>
 80025e8:	220c      	movs	r2, #12
 80025ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80025ee:	f8c8 2000 	str.w	r2, [r8]
 80025f2:	e70e      	b.n	8002412 <__sfvwrite_r+0x102>
 80025f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80025f8:	e6bc      	b.n	8002374 <__sfvwrite_r+0x64>
 80025fa:	bf00      	nop
 80025fc:	7ffffc00 	.word	0x7ffffc00

08002600 <_lseek_r>:
 8002600:	b538      	push	{r3, r4, r5, lr}
 8002602:	460c      	mov	r4, r1
 8002604:	4d08      	ldr	r5, [pc, #32]	; (8002628 <_lseek_r+0x28>)
 8002606:	4684      	mov	ip, r0
 8002608:	4611      	mov	r1, r2
 800260a:	4620      	mov	r0, r4
 800260c:	461a      	mov	r2, r3
 800260e:	2300      	movs	r3, #0
 8002610:	602b      	str	r3, [r5, #0]
 8002612:	4664      	mov	r4, ip
 8002614:	f7fe fc2e 	bl	8000e74 <_lseek>
 8002618:	1c43      	adds	r3, r0, #1
 800261a:	d000      	beq.n	800261e <_lseek_r+0x1e>
 800261c:	bd38      	pop	{r3, r4, r5, pc}
 800261e:	682b      	ldr	r3, [r5, #0]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d0fb      	beq.n	800261c <_lseek_r+0x1c>
 8002624:	6023      	str	r3, [r4, #0]
 8002626:	bd38      	pop	{r3, r4, r5, pc}
 8002628:	20000214 	.word	0x20000214

0800262c <__smakebuf_r>:
 800262c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800262e:	898b      	ldrh	r3, [r1, #12]
 8002630:	460c      	mov	r4, r1
 8002632:	0799      	lsls	r1, r3, #30
 8002634:	b097      	sub	sp, #92	; 0x5c
 8002636:	d507      	bpl.n	8002648 <__smakebuf_r+0x1c>
 8002638:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800263c:	2201      	movs	r2, #1
 800263e:	e9c4 3204 	strd	r3, r2, [r4, #16]
 8002642:	6023      	str	r3, [r4, #0]
 8002644:	b017      	add	sp, #92	; 0x5c
 8002646:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002648:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800264c:	2900      	cmp	r1, #0
 800264e:	4605      	mov	r5, r0
 8002650:	db2d      	blt.n	80026ae <__smakebuf_r+0x82>
 8002652:	466a      	mov	r2, sp
 8002654:	f000 fa20 	bl	8002a98 <_fstat_r>
 8002658:	2800      	cmp	r0, #0
 800265a:	db27      	blt.n	80026ac <__smakebuf_r+0x80>
 800265c:	9e01      	ldr	r6, [sp, #4]
 800265e:	f406 4670 	and.w	r6, r6, #61440	; 0xf000
 8002662:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8002666:	f5a6 5600 	sub.w	r6, r6, #8192	; 0x2000
 800266a:	fab6 f686 	clz	r6, r6
 800266e:	4639      	mov	r1, r7
 8002670:	4628      	mov	r0, r5
 8002672:	0976      	lsrs	r6, r6, #5
 8002674:	f7fe fe80 	bl	8001378 <_malloc_r>
 8002678:	b330      	cbz	r0, 80026c8 <__smakebuf_r+0x9c>
 800267a:	89a3      	ldrh	r3, [r4, #12]
 800267c:	4a1a      	ldr	r2, [pc, #104]	; (80026e8 <__smakebuf_r+0xbc>)
 800267e:	62aa      	str	r2, [r5, #40]	; 0x28
 8002680:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002684:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002688:	81a3      	strh	r3, [r4, #12]
 800268a:	6020      	str	r0, [r4, #0]
 800268c:	2e00      	cmp	r6, #0
 800268e:	d0d9      	beq.n	8002644 <__smakebuf_r+0x18>
 8002690:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002694:	4628      	mov	r0, r5
 8002696:	f000 fa15 	bl	8002ac4 <_isatty_r>
 800269a:	2800      	cmp	r0, #0
 800269c:	d0d2      	beq.n	8002644 <__smakebuf_r+0x18>
 800269e:	89a3      	ldrh	r3, [r4, #12]
 80026a0:	f023 0303 	bic.w	r3, r3, #3
 80026a4:	f043 0301 	orr.w	r3, r3, #1
 80026a8:	81a3      	strh	r3, [r4, #12]
 80026aa:	e7cb      	b.n	8002644 <__smakebuf_r+0x18>
 80026ac:	89a3      	ldrh	r3, [r4, #12]
 80026ae:	f013 0f80 	tst.w	r3, #128	; 0x80
 80026b2:	bf14      	ite	ne
 80026b4:	2740      	movne	r7, #64	; 0x40
 80026b6:	f44f 6780 	moveq.w	r7, #1024	; 0x400
 80026ba:	4639      	mov	r1, r7
 80026bc:	4628      	mov	r0, r5
 80026be:	2600      	movs	r6, #0
 80026c0:	f7fe fe5a 	bl	8001378 <_malloc_r>
 80026c4:	2800      	cmp	r0, #0
 80026c6:	d1d8      	bne.n	800267a <__smakebuf_r+0x4e>
 80026c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80026cc:	059a      	lsls	r2, r3, #22
 80026ce:	d4b9      	bmi.n	8002644 <__smakebuf_r+0x18>
 80026d0:	f023 0303 	bic.w	r3, r3, #3
 80026d4:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80026d8:	f043 0302 	orr.w	r3, r3, #2
 80026dc:	2101      	movs	r1, #1
 80026de:	e9c4 2104 	strd	r2, r1, [r4, #16]
 80026e2:	81a3      	strh	r3, [r4, #12]
 80026e4:	6022      	str	r2, [r4, #0]
 80026e6:	e7ad      	b.n	8002644 <__smakebuf_r+0x18>
 80026e8:	080014b5 	.word	0x080014b5

080026ec <__swhatbuf_r>:
 80026ec:	b570      	push	{r4, r5, r6, lr}
 80026ee:	460c      	mov	r4, r1
 80026f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80026f4:	2900      	cmp	r1, #0
 80026f6:	b096      	sub	sp, #88	; 0x58
 80026f8:	4616      	mov	r6, r2
 80026fa:	461d      	mov	r5, r3
 80026fc:	db13      	blt.n	8002726 <__swhatbuf_r+0x3a>
 80026fe:	466a      	mov	r2, sp
 8002700:	f000 f9ca 	bl	8002a98 <_fstat_r>
 8002704:	2800      	cmp	r0, #0
 8002706:	db0e      	blt.n	8002726 <__swhatbuf_r+0x3a>
 8002708:	9901      	ldr	r1, [sp, #4]
 800270a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800270e:	f5a1 5100 	sub.w	r1, r1, #8192	; 0x2000
 8002712:	fab1 f181 	clz	r1, r1
 8002716:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800271a:	0949      	lsrs	r1, r1, #5
 800271c:	2000      	movs	r0, #0
 800271e:	6029      	str	r1, [r5, #0]
 8002720:	6033      	str	r3, [r6, #0]
 8002722:	b016      	add	sp, #88	; 0x58
 8002724:	bd70      	pop	{r4, r5, r6, pc}
 8002726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800272a:	2200      	movs	r2, #0
 800272c:	061b      	lsls	r3, r3, #24
 800272e:	602a      	str	r2, [r5, #0]
 8002730:	d504      	bpl.n	800273c <__swhatbuf_r+0x50>
 8002732:	2340      	movs	r3, #64	; 0x40
 8002734:	2000      	movs	r0, #0
 8002736:	6033      	str	r3, [r6, #0]
 8002738:	b016      	add	sp, #88	; 0x58
 800273a:	bd70      	pop	{r4, r5, r6, pc}
 800273c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002740:	2000      	movs	r0, #0
 8002742:	6033      	str	r3, [r6, #0]
 8002744:	b016      	add	sp, #88	; 0x58
 8002746:	bd70      	pop	{r4, r5, r6, pc}
	...

08002750 <memchr>:
 8002750:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8002754:	2a10      	cmp	r2, #16
 8002756:	db2b      	blt.n	80027b0 <memchr+0x60>
 8002758:	f010 0f07 	tst.w	r0, #7
 800275c:	d008      	beq.n	8002770 <memchr+0x20>
 800275e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8002762:	3a01      	subs	r2, #1
 8002764:	428b      	cmp	r3, r1
 8002766:	d02d      	beq.n	80027c4 <memchr+0x74>
 8002768:	f010 0f07 	tst.w	r0, #7
 800276c:	b342      	cbz	r2, 80027c0 <memchr+0x70>
 800276e:	d1f6      	bne.n	800275e <memchr+0xe>
 8002770:	b4f0      	push	{r4, r5, r6, r7}
 8002772:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8002776:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800277a:	f022 0407 	bic.w	r4, r2, #7
 800277e:	f07f 0700 	mvns.w	r7, #0
 8002782:	2300      	movs	r3, #0
 8002784:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8002788:	3c08      	subs	r4, #8
 800278a:	ea85 0501 	eor.w	r5, r5, r1
 800278e:	ea86 0601 	eor.w	r6, r6, r1
 8002792:	fa85 f547 	uadd8	r5, r5, r7
 8002796:	faa3 f587 	sel	r5, r3, r7
 800279a:	fa86 f647 	uadd8	r6, r6, r7
 800279e:	faa5 f687 	sel	r6, r5, r7
 80027a2:	b98e      	cbnz	r6, 80027c8 <memchr+0x78>
 80027a4:	d1ee      	bne.n	8002784 <memchr+0x34>
 80027a6:	bcf0      	pop	{r4, r5, r6, r7}
 80027a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80027ac:	f002 0207 	and.w	r2, r2, #7
 80027b0:	b132      	cbz	r2, 80027c0 <memchr+0x70>
 80027b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80027b6:	3a01      	subs	r2, #1
 80027b8:	ea83 0301 	eor.w	r3, r3, r1
 80027bc:	b113      	cbz	r3, 80027c4 <memchr+0x74>
 80027be:	d1f8      	bne.n	80027b2 <memchr+0x62>
 80027c0:	2000      	movs	r0, #0
 80027c2:	4770      	bx	lr
 80027c4:	3801      	subs	r0, #1
 80027c6:	4770      	bx	lr
 80027c8:	2d00      	cmp	r5, #0
 80027ca:	bf06      	itte	eq
 80027cc:	4635      	moveq	r5, r6
 80027ce:	3803      	subeq	r0, #3
 80027d0:	3807      	subne	r0, #7
 80027d2:	f015 0f01 	tst.w	r5, #1
 80027d6:	d107      	bne.n	80027e8 <memchr+0x98>
 80027d8:	3001      	adds	r0, #1
 80027da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80027de:	bf02      	ittt	eq
 80027e0:	3001      	addeq	r0, #1
 80027e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80027e6:	3001      	addeq	r0, #1
 80027e8:	bcf0      	pop	{r4, r5, r6, r7}
 80027ea:	3801      	subs	r0, #1
 80027ec:	4770      	bx	lr
 80027ee:	bf00      	nop

080027f0 <memcpy>:
 80027f0:	4684      	mov	ip, r0
 80027f2:	ea41 0300 	orr.w	r3, r1, r0
 80027f6:	f013 0303 	ands.w	r3, r3, #3
 80027fa:	d16d      	bne.n	80028d8 <memcpy+0xe8>
 80027fc:	3a40      	subs	r2, #64	; 0x40
 80027fe:	d341      	bcc.n	8002884 <memcpy+0x94>
 8002800:	f851 3b04 	ldr.w	r3, [r1], #4
 8002804:	f840 3b04 	str.w	r3, [r0], #4
 8002808:	f851 3b04 	ldr.w	r3, [r1], #4
 800280c:	f840 3b04 	str.w	r3, [r0], #4
 8002810:	f851 3b04 	ldr.w	r3, [r1], #4
 8002814:	f840 3b04 	str.w	r3, [r0], #4
 8002818:	f851 3b04 	ldr.w	r3, [r1], #4
 800281c:	f840 3b04 	str.w	r3, [r0], #4
 8002820:	f851 3b04 	ldr.w	r3, [r1], #4
 8002824:	f840 3b04 	str.w	r3, [r0], #4
 8002828:	f851 3b04 	ldr.w	r3, [r1], #4
 800282c:	f840 3b04 	str.w	r3, [r0], #4
 8002830:	f851 3b04 	ldr.w	r3, [r1], #4
 8002834:	f840 3b04 	str.w	r3, [r0], #4
 8002838:	f851 3b04 	ldr.w	r3, [r1], #4
 800283c:	f840 3b04 	str.w	r3, [r0], #4
 8002840:	f851 3b04 	ldr.w	r3, [r1], #4
 8002844:	f840 3b04 	str.w	r3, [r0], #4
 8002848:	f851 3b04 	ldr.w	r3, [r1], #4
 800284c:	f840 3b04 	str.w	r3, [r0], #4
 8002850:	f851 3b04 	ldr.w	r3, [r1], #4
 8002854:	f840 3b04 	str.w	r3, [r0], #4
 8002858:	f851 3b04 	ldr.w	r3, [r1], #4
 800285c:	f840 3b04 	str.w	r3, [r0], #4
 8002860:	f851 3b04 	ldr.w	r3, [r1], #4
 8002864:	f840 3b04 	str.w	r3, [r0], #4
 8002868:	f851 3b04 	ldr.w	r3, [r1], #4
 800286c:	f840 3b04 	str.w	r3, [r0], #4
 8002870:	f851 3b04 	ldr.w	r3, [r1], #4
 8002874:	f840 3b04 	str.w	r3, [r0], #4
 8002878:	f851 3b04 	ldr.w	r3, [r1], #4
 800287c:	f840 3b04 	str.w	r3, [r0], #4
 8002880:	3a40      	subs	r2, #64	; 0x40
 8002882:	d2bd      	bcs.n	8002800 <memcpy+0x10>
 8002884:	3230      	adds	r2, #48	; 0x30
 8002886:	d311      	bcc.n	80028ac <memcpy+0xbc>
 8002888:	f851 3b04 	ldr.w	r3, [r1], #4
 800288c:	f840 3b04 	str.w	r3, [r0], #4
 8002890:	f851 3b04 	ldr.w	r3, [r1], #4
 8002894:	f840 3b04 	str.w	r3, [r0], #4
 8002898:	f851 3b04 	ldr.w	r3, [r1], #4
 800289c:	f840 3b04 	str.w	r3, [r0], #4
 80028a0:	f851 3b04 	ldr.w	r3, [r1], #4
 80028a4:	f840 3b04 	str.w	r3, [r0], #4
 80028a8:	3a10      	subs	r2, #16
 80028aa:	d2ed      	bcs.n	8002888 <memcpy+0x98>
 80028ac:	320c      	adds	r2, #12
 80028ae:	d305      	bcc.n	80028bc <memcpy+0xcc>
 80028b0:	f851 3b04 	ldr.w	r3, [r1], #4
 80028b4:	f840 3b04 	str.w	r3, [r0], #4
 80028b8:	3a04      	subs	r2, #4
 80028ba:	d2f9      	bcs.n	80028b0 <memcpy+0xc0>
 80028bc:	3204      	adds	r2, #4
 80028be:	d008      	beq.n	80028d2 <memcpy+0xe2>
 80028c0:	07d2      	lsls	r2, r2, #31
 80028c2:	bf1c      	itt	ne
 80028c4:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80028c8:	f800 3b01 	strbne.w	r3, [r0], #1
 80028cc:	d301      	bcc.n	80028d2 <memcpy+0xe2>
 80028ce:	880b      	ldrh	r3, [r1, #0]
 80028d0:	8003      	strh	r3, [r0, #0]
 80028d2:	4660      	mov	r0, ip
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	2a08      	cmp	r2, #8
 80028da:	d313      	bcc.n	8002904 <memcpy+0x114>
 80028dc:	078b      	lsls	r3, r1, #30
 80028de:	d08d      	beq.n	80027fc <memcpy+0xc>
 80028e0:	f010 0303 	ands.w	r3, r0, #3
 80028e4:	d08a      	beq.n	80027fc <memcpy+0xc>
 80028e6:	f1c3 0304 	rsb	r3, r3, #4
 80028ea:	1ad2      	subs	r2, r2, r3
 80028ec:	07db      	lsls	r3, r3, #31
 80028ee:	bf1c      	itt	ne
 80028f0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80028f4:	f800 3b01 	strbne.w	r3, [r0], #1
 80028f8:	d380      	bcc.n	80027fc <memcpy+0xc>
 80028fa:	f831 3b02 	ldrh.w	r3, [r1], #2
 80028fe:	f820 3b02 	strh.w	r3, [r0], #2
 8002902:	e77b      	b.n	80027fc <memcpy+0xc>
 8002904:	3a04      	subs	r2, #4
 8002906:	d3d9      	bcc.n	80028bc <memcpy+0xcc>
 8002908:	3a01      	subs	r2, #1
 800290a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800290e:	f800 3b01 	strb.w	r3, [r0], #1
 8002912:	d2f9      	bcs.n	8002908 <memcpy+0x118>
 8002914:	780b      	ldrb	r3, [r1, #0]
 8002916:	7003      	strb	r3, [r0, #0]
 8002918:	784b      	ldrb	r3, [r1, #1]
 800291a:	7043      	strb	r3, [r0, #1]
 800291c:	788b      	ldrb	r3, [r1, #2]
 800291e:	7083      	strb	r3, [r0, #2]
 8002920:	4660      	mov	r0, ip
 8002922:	4770      	bx	lr

08002924 <memmove>:
 8002924:	4288      	cmp	r0, r1
 8002926:	d90d      	bls.n	8002944 <memmove+0x20>
 8002928:	188b      	adds	r3, r1, r2
 800292a:	4283      	cmp	r3, r0
 800292c:	d90a      	bls.n	8002944 <memmove+0x20>
 800292e:	eb00 0c02 	add.w	ip, r0, r2
 8002932:	b1ba      	cbz	r2, 8002964 <memmove+0x40>
 8002934:	4662      	mov	r2, ip
 8002936:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
 800293a:	f802 cd01 	strb.w	ip, [r2, #-1]!
 800293e:	4299      	cmp	r1, r3
 8002940:	d1f9      	bne.n	8002936 <memmove+0x12>
 8002942:	4770      	bx	lr
 8002944:	2a0f      	cmp	r2, #15
 8002946:	d80e      	bhi.n	8002966 <memmove+0x42>
 8002948:	4603      	mov	r3, r0
 800294a:	f102 3cff 	add.w	ip, r2, #4294967295	; 0xffffffff
 800294e:	b14a      	cbz	r2, 8002964 <memmove+0x40>
 8002950:	f10c 0c01 	add.w	ip, ip, #1
 8002954:	3b01      	subs	r3, #1
 8002956:	448c      	add	ip, r1
 8002958:	f811 2b01 	ldrb.w	r2, [r1], #1
 800295c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002960:	4561      	cmp	r1, ip
 8002962:	d1f9      	bne.n	8002958 <memmove+0x34>
 8002964:	4770      	bx	lr
 8002966:	ea40 0301 	orr.w	r3, r0, r1
 800296a:	079b      	lsls	r3, r3, #30
 800296c:	d150      	bne.n	8002a10 <memmove+0xec>
 800296e:	f1a2 0310 	sub.w	r3, r2, #16
 8002972:	b570      	push	{r4, r5, r6, lr}
 8002974:	f101 0c20 	add.w	ip, r1, #32
 8002978:	f023 050f 	bic.w	r5, r3, #15
 800297c:	f101 0e10 	add.w	lr, r1, #16
 8002980:	f100 0410 	add.w	r4, r0, #16
 8002984:	44ac      	add	ip, r5
 8002986:	091b      	lsrs	r3, r3, #4
 8002988:	f85e 5c10 	ldr.w	r5, [lr, #-16]
 800298c:	f844 5c10 	str.w	r5, [r4, #-16]
 8002990:	f85e 5c0c 	ldr.w	r5, [lr, #-12]
 8002994:	f844 5c0c 	str.w	r5, [r4, #-12]
 8002998:	f85e 5c08 	ldr.w	r5, [lr, #-8]
 800299c:	f844 5c08 	str.w	r5, [r4, #-8]
 80029a0:	f85e 5c04 	ldr.w	r5, [lr, #-4]
 80029a4:	f844 5c04 	str.w	r5, [r4, #-4]
 80029a8:	f10e 0e10 	add.w	lr, lr, #16
 80029ac:	45e6      	cmp	lr, ip
 80029ae:	f104 0410 	add.w	r4, r4, #16
 80029b2:	d1e9      	bne.n	8002988 <memmove+0x64>
 80029b4:	3301      	adds	r3, #1
 80029b6:	f012 0f0c 	tst.w	r2, #12
 80029ba:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 80029be:	f002 040f 	and.w	r4, r2, #15
 80029c2:	eb00 1303 	add.w	r3, r0, r3, lsl #4
 80029c6:	d027      	beq.n	8002a18 <memmove+0xf4>
 80029c8:	3c04      	subs	r4, #4
 80029ca:	f024 0603 	bic.w	r6, r4, #3
 80029ce:	ea4f 0c94 	mov.w	ip, r4, lsr #2
 80029d2:	441e      	add	r6, r3
 80029d4:	1f1c      	subs	r4, r3, #4
 80029d6:	468e      	mov	lr, r1
 80029d8:	f85e 5b04 	ldr.w	r5, [lr], #4
 80029dc:	f844 5f04 	str.w	r5, [r4, #4]!
 80029e0:	42b4      	cmp	r4, r6
 80029e2:	d1f9      	bne.n	80029d8 <memmove+0xb4>
 80029e4:	f10c 0401 	add.w	r4, ip, #1
 80029e8:	f002 0203 	and.w	r2, r2, #3
 80029ec:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80029f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80029f4:	f102 3cff 	add.w	ip, r2, #4294967295	; 0xffffffff
 80029f8:	b14a      	cbz	r2, 8002a0e <memmove+0xea>
 80029fa:	f10c 0c01 	add.w	ip, ip, #1
 80029fe:	3b01      	subs	r3, #1
 8002a00:	448c      	add	ip, r1
 8002a02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002a06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002a0a:	4561      	cmp	r1, ip
 8002a0c:	d1f9      	bne.n	8002a02 <memmove+0xde>
 8002a0e:	bd70      	pop	{r4, r5, r6, pc}
 8002a10:	f102 3cff 	add.w	ip, r2, #4294967295	; 0xffffffff
 8002a14:	4603      	mov	r3, r0
 8002a16:	e79b      	b.n	8002950 <memmove+0x2c>
 8002a18:	4622      	mov	r2, r4
 8002a1a:	e7eb      	b.n	80029f4 <memmove+0xd0>

08002a1c <_realloc_r>:
 8002a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a1e:	4614      	mov	r4, r2
 8002a20:	b1f9      	cbz	r1, 8002a62 <_realloc_r+0x46>
 8002a22:	b1ca      	cbz	r2, 8002a58 <_realloc_r+0x3c>
 8002a24:	4606      	mov	r6, r0
 8002a26:	460d      	mov	r5, r1
 8002a28:	f000 f85e 	bl	8002ae8 <_malloc_usable_size_r>
 8002a2c:	42a0      	cmp	r0, r4
 8002a2e:	d302      	bcc.n	8002a36 <_realloc_r+0x1a>
 8002a30:	462f      	mov	r7, r5
 8002a32:	4638      	mov	r0, r7
 8002a34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a36:	4621      	mov	r1, r4
 8002a38:	4630      	mov	r0, r6
 8002a3a:	f7fe fc9d 	bl	8001378 <_malloc_r>
 8002a3e:	4607      	mov	r7, r0
 8002a40:	2800      	cmp	r0, #0
 8002a42:	d0f6      	beq.n	8002a32 <_realloc_r+0x16>
 8002a44:	4622      	mov	r2, r4
 8002a46:	4629      	mov	r1, r5
 8002a48:	f7ff fed2 	bl	80027f0 <memcpy>
 8002a4c:	4630      	mov	r0, r6
 8002a4e:	4629      	mov	r1, r5
 8002a50:	f7fe fc30 	bl	80012b4 <_free_r>
 8002a54:	4638      	mov	r0, r7
 8002a56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a58:	4627      	mov	r7, r4
 8002a5a:	f7fe fc2b 	bl	80012b4 <_free_r>
 8002a5e:	4638      	mov	r0, r7
 8002a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a62:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002a66:	4611      	mov	r1, r2
 8002a68:	f7fe bc86 	b.w	8001378 <_malloc_r>

08002a6c <_read_r>:
 8002a6c:	b538      	push	{r3, r4, r5, lr}
 8002a6e:	460c      	mov	r4, r1
 8002a70:	4d08      	ldr	r5, [pc, #32]	; (8002a94 <_read_r+0x28>)
 8002a72:	4684      	mov	ip, r0
 8002a74:	4611      	mov	r1, r2
 8002a76:	4620      	mov	r0, r4
 8002a78:	461a      	mov	r2, r3
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	602b      	str	r3, [r5, #0]
 8002a7e:	4664      	mov	r4, ip
 8002a80:	f7fe f9aa 	bl	8000dd8 <_read>
 8002a84:	1c43      	adds	r3, r0, #1
 8002a86:	d000      	beq.n	8002a8a <_read_r+0x1e>
 8002a88:	bd38      	pop	{r3, r4, r5, pc}
 8002a8a:	682b      	ldr	r3, [r5, #0]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d0fb      	beq.n	8002a88 <_read_r+0x1c>
 8002a90:	6023      	str	r3, [r4, #0]
 8002a92:	bd38      	pop	{r3, r4, r5, pc}
 8002a94:	20000214 	.word	0x20000214

08002a98 <_fstat_r>:
 8002a98:	b570      	push	{r4, r5, r6, lr}
 8002a9a:	460c      	mov	r4, r1
 8002a9c:	4d08      	ldr	r5, [pc, #32]	; (8002ac0 <_fstat_r+0x28>)
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2600      	movs	r6, #0
 8002aa2:	4620      	mov	r0, r4
 8002aa4:	4611      	mov	r1, r2
 8002aa6:	461c      	mov	r4, r3
 8002aa8:	602e      	str	r6, [r5, #0]
 8002aaa:	f7fe f9d3 	bl	8000e54 <_fstat>
 8002aae:	1c43      	adds	r3, r0, #1
 8002ab0:	d000      	beq.n	8002ab4 <_fstat_r+0x1c>
 8002ab2:	bd70      	pop	{r4, r5, r6, pc}
 8002ab4:	682b      	ldr	r3, [r5, #0]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d0fb      	beq.n	8002ab2 <_fstat_r+0x1a>
 8002aba:	6023      	str	r3, [r4, #0]
 8002abc:	bd70      	pop	{r4, r5, r6, pc}
 8002abe:	bf00      	nop
 8002ac0:	20000214 	.word	0x20000214

08002ac4 <_isatty_r>:
 8002ac4:	b538      	push	{r3, r4, r5, lr}
 8002ac6:	4d07      	ldr	r5, [pc, #28]	; (8002ae4 <_isatty_r+0x20>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	4604      	mov	r4, r0
 8002acc:	4608      	mov	r0, r1
 8002ace:	602a      	str	r2, [r5, #0]
 8002ad0:	f7fe f9ca 	bl	8000e68 <_isatty>
 8002ad4:	1c43      	adds	r3, r0, #1
 8002ad6:	d000      	beq.n	8002ada <_isatty_r+0x16>
 8002ad8:	bd38      	pop	{r3, r4, r5, pc}
 8002ada:	682b      	ldr	r3, [r5, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d0fb      	beq.n	8002ad8 <_isatty_r+0x14>
 8002ae0:	6023      	str	r3, [r4, #0]
 8002ae2:	bd38      	pop	{r3, r4, r5, pc}
 8002ae4:	20000214 	.word	0x20000214

08002ae8 <_malloc_usable_size_r>:
 8002ae8:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8002aec:	2800      	cmp	r0, #0
 8002aee:	f1a0 0004 	sub.w	r0, r0, #4
 8002af2:	bfbc      	itt	lt
 8002af4:	580b      	ldrlt	r3, [r1, r0]
 8002af6:	18c0      	addlt	r0, r0, r3
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop

08002afc <__aeabi_uldivmod>:
 8002afc:	b953      	cbnz	r3, 8002b14 <__aeabi_uldivmod+0x18>
 8002afe:	b94a      	cbnz	r2, 8002b14 <__aeabi_uldivmod+0x18>
 8002b00:	2900      	cmp	r1, #0
 8002b02:	bf08      	it	eq
 8002b04:	2800      	cmpeq	r0, #0
 8002b06:	bf1c      	itt	ne
 8002b08:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8002b0c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8002b10:	f001 b8de 	b.w	8003cd0 <__aeabi_idiv0>
 8002b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8002b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8002b1c:	f000 f806 	bl	8002b2c <__udivmoddi4>
 8002b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8002b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8002b28:	b004      	add	sp, #16
 8002b2a:	4770      	bx	lr

08002b2c <__udivmoddi4>:
 8002b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b30:	9d08      	ldr	r5, [sp, #32]
 8002b32:	4604      	mov	r4, r0
 8002b34:	468e      	mov	lr, r1
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d14d      	bne.n	8002bd6 <__udivmoddi4+0xaa>
 8002b3a:	428a      	cmp	r2, r1
 8002b3c:	4694      	mov	ip, r2
 8002b3e:	d969      	bls.n	8002c14 <__udivmoddi4+0xe8>
 8002b40:	fab2 f282 	clz	r2, r2
 8002b44:	b152      	cbz	r2, 8002b5c <__udivmoddi4+0x30>
 8002b46:	fa01 f302 	lsl.w	r3, r1, r2
 8002b4a:	f1c2 0120 	rsb	r1, r2, #32
 8002b4e:	fa20 f101 	lsr.w	r1, r0, r1
 8002b52:	fa0c fc02 	lsl.w	ip, ip, r2
 8002b56:	ea41 0e03 	orr.w	lr, r1, r3
 8002b5a:	4094      	lsls	r4, r2
 8002b5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8002b60:	0c21      	lsrs	r1, r4, #16
 8002b62:	fbbe f6f8 	udiv	r6, lr, r8
 8002b66:	fa1f f78c 	uxth.w	r7, ip
 8002b6a:	fb08 e316 	mls	r3, r8, r6, lr
 8002b6e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8002b72:	fb06 f107 	mul.w	r1, r6, r7
 8002b76:	4299      	cmp	r1, r3
 8002b78:	d90a      	bls.n	8002b90 <__udivmoddi4+0x64>
 8002b7a:	eb1c 0303 	adds.w	r3, ip, r3
 8002b7e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8002b82:	f080 811f 	bcs.w	8002dc4 <__udivmoddi4+0x298>
 8002b86:	4299      	cmp	r1, r3
 8002b88:	f240 811c 	bls.w	8002dc4 <__udivmoddi4+0x298>
 8002b8c:	3e02      	subs	r6, #2
 8002b8e:	4463      	add	r3, ip
 8002b90:	1a5b      	subs	r3, r3, r1
 8002b92:	b2a4      	uxth	r4, r4
 8002b94:	fbb3 f0f8 	udiv	r0, r3, r8
 8002b98:	fb08 3310 	mls	r3, r8, r0, r3
 8002b9c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8002ba0:	fb00 f707 	mul.w	r7, r0, r7
 8002ba4:	42a7      	cmp	r7, r4
 8002ba6:	d90a      	bls.n	8002bbe <__udivmoddi4+0x92>
 8002ba8:	eb1c 0404 	adds.w	r4, ip, r4
 8002bac:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8002bb0:	f080 810a 	bcs.w	8002dc8 <__udivmoddi4+0x29c>
 8002bb4:	42a7      	cmp	r7, r4
 8002bb6:	f240 8107 	bls.w	8002dc8 <__udivmoddi4+0x29c>
 8002bba:	4464      	add	r4, ip
 8002bbc:	3802      	subs	r0, #2
 8002bbe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8002bc2:	1be4      	subs	r4, r4, r7
 8002bc4:	2600      	movs	r6, #0
 8002bc6:	b11d      	cbz	r5, 8002bd0 <__udivmoddi4+0xa4>
 8002bc8:	40d4      	lsrs	r4, r2
 8002bca:	2300      	movs	r3, #0
 8002bcc:	e9c5 4300 	strd	r4, r3, [r5]
 8002bd0:	4631      	mov	r1, r6
 8002bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bd6:	428b      	cmp	r3, r1
 8002bd8:	d909      	bls.n	8002bee <__udivmoddi4+0xc2>
 8002bda:	2d00      	cmp	r5, #0
 8002bdc:	f000 80ef 	beq.w	8002dbe <__udivmoddi4+0x292>
 8002be0:	2600      	movs	r6, #0
 8002be2:	e9c5 0100 	strd	r0, r1, [r5]
 8002be6:	4630      	mov	r0, r6
 8002be8:	4631      	mov	r1, r6
 8002bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bee:	fab3 f683 	clz	r6, r3
 8002bf2:	2e00      	cmp	r6, #0
 8002bf4:	d14a      	bne.n	8002c8c <__udivmoddi4+0x160>
 8002bf6:	428b      	cmp	r3, r1
 8002bf8:	d302      	bcc.n	8002c00 <__udivmoddi4+0xd4>
 8002bfa:	4282      	cmp	r2, r0
 8002bfc:	f200 80f9 	bhi.w	8002df2 <__udivmoddi4+0x2c6>
 8002c00:	1a84      	subs	r4, r0, r2
 8002c02:	eb61 0303 	sbc.w	r3, r1, r3
 8002c06:	2001      	movs	r0, #1
 8002c08:	469e      	mov	lr, r3
 8002c0a:	2d00      	cmp	r5, #0
 8002c0c:	d0e0      	beq.n	8002bd0 <__udivmoddi4+0xa4>
 8002c0e:	e9c5 4e00 	strd	r4, lr, [r5]
 8002c12:	e7dd      	b.n	8002bd0 <__udivmoddi4+0xa4>
 8002c14:	b902      	cbnz	r2, 8002c18 <__udivmoddi4+0xec>
 8002c16:	deff      	udf	#255	; 0xff
 8002c18:	fab2 f282 	clz	r2, r2
 8002c1c:	2a00      	cmp	r2, #0
 8002c1e:	f040 8092 	bne.w	8002d46 <__udivmoddi4+0x21a>
 8002c22:	eba1 010c 	sub.w	r1, r1, ip
 8002c26:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8002c2a:	fa1f fe8c 	uxth.w	lr, ip
 8002c2e:	2601      	movs	r6, #1
 8002c30:	0c20      	lsrs	r0, r4, #16
 8002c32:	fbb1 f3f7 	udiv	r3, r1, r7
 8002c36:	fb07 1113 	mls	r1, r7, r3, r1
 8002c3a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8002c3e:	fb0e f003 	mul.w	r0, lr, r3
 8002c42:	4288      	cmp	r0, r1
 8002c44:	d908      	bls.n	8002c58 <__udivmoddi4+0x12c>
 8002c46:	eb1c 0101 	adds.w	r1, ip, r1
 8002c4a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8002c4e:	d202      	bcs.n	8002c56 <__udivmoddi4+0x12a>
 8002c50:	4288      	cmp	r0, r1
 8002c52:	f200 80cb 	bhi.w	8002dec <__udivmoddi4+0x2c0>
 8002c56:	4643      	mov	r3, r8
 8002c58:	1a09      	subs	r1, r1, r0
 8002c5a:	b2a4      	uxth	r4, r4
 8002c5c:	fbb1 f0f7 	udiv	r0, r1, r7
 8002c60:	fb07 1110 	mls	r1, r7, r0, r1
 8002c64:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8002c68:	fb0e fe00 	mul.w	lr, lr, r0
 8002c6c:	45a6      	cmp	lr, r4
 8002c6e:	d908      	bls.n	8002c82 <__udivmoddi4+0x156>
 8002c70:	eb1c 0404 	adds.w	r4, ip, r4
 8002c74:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8002c78:	d202      	bcs.n	8002c80 <__udivmoddi4+0x154>
 8002c7a:	45a6      	cmp	lr, r4
 8002c7c:	f200 80bb 	bhi.w	8002df6 <__udivmoddi4+0x2ca>
 8002c80:	4608      	mov	r0, r1
 8002c82:	eba4 040e 	sub.w	r4, r4, lr
 8002c86:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8002c8a:	e79c      	b.n	8002bc6 <__udivmoddi4+0x9a>
 8002c8c:	f1c6 0720 	rsb	r7, r6, #32
 8002c90:	40b3      	lsls	r3, r6
 8002c92:	fa22 fc07 	lsr.w	ip, r2, r7
 8002c96:	ea4c 0c03 	orr.w	ip, ip, r3
 8002c9a:	fa20 f407 	lsr.w	r4, r0, r7
 8002c9e:	fa01 f306 	lsl.w	r3, r1, r6
 8002ca2:	431c      	orrs	r4, r3
 8002ca4:	40f9      	lsrs	r1, r7
 8002ca6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8002caa:	fa00 f306 	lsl.w	r3, r0, r6
 8002cae:	fbb1 f8f9 	udiv	r8, r1, r9
 8002cb2:	0c20      	lsrs	r0, r4, #16
 8002cb4:	fa1f fe8c 	uxth.w	lr, ip
 8002cb8:	fb09 1118 	mls	r1, r9, r8, r1
 8002cbc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8002cc0:	fb08 f00e 	mul.w	r0, r8, lr
 8002cc4:	4288      	cmp	r0, r1
 8002cc6:	fa02 f206 	lsl.w	r2, r2, r6
 8002cca:	d90b      	bls.n	8002ce4 <__udivmoddi4+0x1b8>
 8002ccc:	eb1c 0101 	adds.w	r1, ip, r1
 8002cd0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8002cd4:	f080 8088 	bcs.w	8002de8 <__udivmoddi4+0x2bc>
 8002cd8:	4288      	cmp	r0, r1
 8002cda:	f240 8085 	bls.w	8002de8 <__udivmoddi4+0x2bc>
 8002cde:	f1a8 0802 	sub.w	r8, r8, #2
 8002ce2:	4461      	add	r1, ip
 8002ce4:	1a09      	subs	r1, r1, r0
 8002ce6:	b2a4      	uxth	r4, r4
 8002ce8:	fbb1 f0f9 	udiv	r0, r1, r9
 8002cec:	fb09 1110 	mls	r1, r9, r0, r1
 8002cf0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8002cf4:	fb00 fe0e 	mul.w	lr, r0, lr
 8002cf8:	458e      	cmp	lr, r1
 8002cfa:	d908      	bls.n	8002d0e <__udivmoddi4+0x1e2>
 8002cfc:	eb1c 0101 	adds.w	r1, ip, r1
 8002d00:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8002d04:	d26c      	bcs.n	8002de0 <__udivmoddi4+0x2b4>
 8002d06:	458e      	cmp	lr, r1
 8002d08:	d96a      	bls.n	8002de0 <__udivmoddi4+0x2b4>
 8002d0a:	3802      	subs	r0, #2
 8002d0c:	4461      	add	r1, ip
 8002d0e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8002d12:	fba0 9402 	umull	r9, r4, r0, r2
 8002d16:	eba1 010e 	sub.w	r1, r1, lr
 8002d1a:	42a1      	cmp	r1, r4
 8002d1c:	46c8      	mov	r8, r9
 8002d1e:	46a6      	mov	lr, r4
 8002d20:	d356      	bcc.n	8002dd0 <__udivmoddi4+0x2a4>
 8002d22:	d053      	beq.n	8002dcc <__udivmoddi4+0x2a0>
 8002d24:	b15d      	cbz	r5, 8002d3e <__udivmoddi4+0x212>
 8002d26:	ebb3 0208 	subs.w	r2, r3, r8
 8002d2a:	eb61 010e 	sbc.w	r1, r1, lr
 8002d2e:	fa01 f707 	lsl.w	r7, r1, r7
 8002d32:	fa22 f306 	lsr.w	r3, r2, r6
 8002d36:	40f1      	lsrs	r1, r6
 8002d38:	431f      	orrs	r7, r3
 8002d3a:	e9c5 7100 	strd	r7, r1, [r5]
 8002d3e:	2600      	movs	r6, #0
 8002d40:	4631      	mov	r1, r6
 8002d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d46:	f1c2 0320 	rsb	r3, r2, #32
 8002d4a:	40d8      	lsrs	r0, r3
 8002d4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8002d50:	fa21 f303 	lsr.w	r3, r1, r3
 8002d54:	4091      	lsls	r1, r2
 8002d56:	4301      	orrs	r1, r0
 8002d58:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8002d5c:	fa1f fe8c 	uxth.w	lr, ip
 8002d60:	fbb3 f0f7 	udiv	r0, r3, r7
 8002d64:	fb07 3610 	mls	r6, r7, r0, r3
 8002d68:	0c0b      	lsrs	r3, r1, #16
 8002d6a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8002d6e:	fb00 f60e 	mul.w	r6, r0, lr
 8002d72:	429e      	cmp	r6, r3
 8002d74:	fa04 f402 	lsl.w	r4, r4, r2
 8002d78:	d908      	bls.n	8002d8c <__udivmoddi4+0x260>
 8002d7a:	eb1c 0303 	adds.w	r3, ip, r3
 8002d7e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8002d82:	d22f      	bcs.n	8002de4 <__udivmoddi4+0x2b8>
 8002d84:	429e      	cmp	r6, r3
 8002d86:	d92d      	bls.n	8002de4 <__udivmoddi4+0x2b8>
 8002d88:	3802      	subs	r0, #2
 8002d8a:	4463      	add	r3, ip
 8002d8c:	1b9b      	subs	r3, r3, r6
 8002d8e:	b289      	uxth	r1, r1
 8002d90:	fbb3 f6f7 	udiv	r6, r3, r7
 8002d94:	fb07 3316 	mls	r3, r7, r6, r3
 8002d98:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8002d9c:	fb06 f30e 	mul.w	r3, r6, lr
 8002da0:	428b      	cmp	r3, r1
 8002da2:	d908      	bls.n	8002db6 <__udivmoddi4+0x28a>
 8002da4:	eb1c 0101 	adds.w	r1, ip, r1
 8002da8:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8002dac:	d216      	bcs.n	8002ddc <__udivmoddi4+0x2b0>
 8002dae:	428b      	cmp	r3, r1
 8002db0:	d914      	bls.n	8002ddc <__udivmoddi4+0x2b0>
 8002db2:	3e02      	subs	r6, #2
 8002db4:	4461      	add	r1, ip
 8002db6:	1ac9      	subs	r1, r1, r3
 8002db8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8002dbc:	e738      	b.n	8002c30 <__udivmoddi4+0x104>
 8002dbe:	462e      	mov	r6, r5
 8002dc0:	4628      	mov	r0, r5
 8002dc2:	e705      	b.n	8002bd0 <__udivmoddi4+0xa4>
 8002dc4:	4606      	mov	r6, r0
 8002dc6:	e6e3      	b.n	8002b90 <__udivmoddi4+0x64>
 8002dc8:	4618      	mov	r0, r3
 8002dca:	e6f8      	b.n	8002bbe <__udivmoddi4+0x92>
 8002dcc:	454b      	cmp	r3, r9
 8002dce:	d2a9      	bcs.n	8002d24 <__udivmoddi4+0x1f8>
 8002dd0:	ebb9 0802 	subs.w	r8, r9, r2
 8002dd4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8002dd8:	3801      	subs	r0, #1
 8002dda:	e7a3      	b.n	8002d24 <__udivmoddi4+0x1f8>
 8002ddc:	4646      	mov	r6, r8
 8002dde:	e7ea      	b.n	8002db6 <__udivmoddi4+0x28a>
 8002de0:	4620      	mov	r0, r4
 8002de2:	e794      	b.n	8002d0e <__udivmoddi4+0x1e2>
 8002de4:	4640      	mov	r0, r8
 8002de6:	e7d1      	b.n	8002d8c <__udivmoddi4+0x260>
 8002de8:	46d0      	mov	r8, sl
 8002dea:	e77b      	b.n	8002ce4 <__udivmoddi4+0x1b8>
 8002dec:	3b02      	subs	r3, #2
 8002dee:	4461      	add	r1, ip
 8002df0:	e732      	b.n	8002c58 <__udivmoddi4+0x12c>
 8002df2:	4630      	mov	r0, r6
 8002df4:	e709      	b.n	8002c0a <__udivmoddi4+0xde>
 8002df6:	4464      	add	r4, ip
 8002df8:	3802      	subs	r0, #2
 8002dfa:	e742      	b.n	8002c82 <__udivmoddi4+0x156>

08002dfc <selfrel_offset31>:
 8002dfc:	6803      	ldr	r3, [r0, #0]
 8002dfe:	005a      	lsls	r2, r3, #1
 8002e00:	bf4c      	ite	mi
 8002e02:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8002e06:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8002e0a:	4418      	add	r0, r3
 8002e0c:	4770      	bx	lr
 8002e0e:	bf00      	nop

08002e10 <search_EIT_table>:
 8002e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e14:	b329      	cbz	r1, 8002e62 <search_EIT_table+0x52>
 8002e16:	1e4f      	subs	r7, r1, #1
 8002e18:	4604      	mov	r4, r0
 8002e1a:	4615      	mov	r5, r2
 8002e1c:	463e      	mov	r6, r7
 8002e1e:	f04f 0800 	mov.w	r8, #0
 8002e22:	eb08 0106 	add.w	r1, r8, r6
 8002e26:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 8002e2a:	1049      	asrs	r1, r1, #1
 8002e2c:	eb04 09c1 	add.w	r9, r4, r1, lsl #3
 8002e30:	4648      	mov	r0, r9
 8002e32:	f7ff ffe3 	bl	8002dfc <selfrel_offset31>
 8002e36:	4603      	mov	r3, r0
 8002e38:	00c8      	lsls	r0, r1, #3
 8002e3a:	3008      	adds	r0, #8
 8002e3c:	428f      	cmp	r7, r1
 8002e3e:	4420      	add	r0, r4
 8002e40:	d009      	beq.n	8002e56 <search_EIT_table+0x46>
 8002e42:	42ab      	cmp	r3, r5
 8002e44:	d809      	bhi.n	8002e5a <search_EIT_table+0x4a>
 8002e46:	f7ff ffd9 	bl	8002dfc <selfrel_offset31>
 8002e4a:	3801      	subs	r0, #1
 8002e4c:	42a8      	cmp	r0, r5
 8002e4e:	d20a      	bcs.n	8002e66 <search_EIT_table+0x56>
 8002e50:	f101 0801 	add.w	r8, r1, #1
 8002e54:	e7e5      	b.n	8002e22 <search_EIT_table+0x12>
 8002e56:	42ab      	cmp	r3, r5
 8002e58:	d905      	bls.n	8002e66 <search_EIT_table+0x56>
 8002e5a:	4588      	cmp	r8, r1
 8002e5c:	d001      	beq.n	8002e62 <search_EIT_table+0x52>
 8002e5e:	1e4e      	subs	r6, r1, #1
 8002e60:	e7df      	b.n	8002e22 <search_EIT_table+0x12>
 8002e62:	f04f 0900 	mov.w	r9, #0
 8002e66:	4648      	mov	r0, r9
 8002e68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08002e6c <__gnu_unwind_get_pr_addr>:
 8002e6c:	2801      	cmp	r0, #1
 8002e6e:	d007      	beq.n	8002e80 <__gnu_unwind_get_pr_addr+0x14>
 8002e70:	2802      	cmp	r0, #2
 8002e72:	d007      	beq.n	8002e84 <__gnu_unwind_get_pr_addr+0x18>
 8002e74:	4b04      	ldr	r3, [pc, #16]	; (8002e88 <__gnu_unwind_get_pr_addr+0x1c>)
 8002e76:	2800      	cmp	r0, #0
 8002e78:	bf0c      	ite	eq
 8002e7a:	4618      	moveq	r0, r3
 8002e7c:	2000      	movne	r0, #0
 8002e7e:	4770      	bx	lr
 8002e80:	4802      	ldr	r0, [pc, #8]	; (8002e8c <__gnu_unwind_get_pr_addr+0x20>)
 8002e82:	4770      	bx	lr
 8002e84:	4802      	ldr	r0, [pc, #8]	; (8002e90 <__gnu_unwind_get_pr_addr+0x24>)
 8002e86:	4770      	bx	lr
 8002e88:	08003545 	.word	0x08003545
 8002e8c:	08003549 	.word	0x08003549
 8002e90:	0800354d 	.word	0x0800354d

08002e94 <get_eit_entry>:
 8002e94:	b530      	push	{r4, r5, lr}
 8002e96:	4b23      	ldr	r3, [pc, #140]	; (8002f24 <get_eit_entry+0x90>)
 8002e98:	b083      	sub	sp, #12
 8002e9a:	4604      	mov	r4, r0
 8002e9c:	1e8d      	subs	r5, r1, #2
 8002e9e:	b33b      	cbz	r3, 8002ef0 <get_eit_entry+0x5c>
 8002ea0:	a901      	add	r1, sp, #4
 8002ea2:	4628      	mov	r0, r5
 8002ea4:	f3af 8000 	nop.w
 8002ea8:	b1e8      	cbz	r0, 8002ee6 <get_eit_entry+0x52>
 8002eaa:	9901      	ldr	r1, [sp, #4]
 8002eac:	462a      	mov	r2, r5
 8002eae:	f7ff ffaf 	bl	8002e10 <search_EIT_table>
 8002eb2:	4601      	mov	r1, r0
 8002eb4:	b1b8      	cbz	r0, 8002ee6 <get_eit_entry+0x52>
 8002eb6:	f7ff ffa1 	bl	8002dfc <selfrel_offset31>
 8002eba:	684b      	ldr	r3, [r1, #4]
 8002ebc:	64a0      	str	r0, [r4, #72]	; 0x48
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d02c      	beq.n	8002f1c <get_eit_entry+0x88>
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	f101 0004 	add.w	r0, r1, #4
 8002ec8:	db24      	blt.n	8002f14 <get_eit_entry+0x80>
 8002eca:	f7ff ff97 	bl	8002dfc <selfrel_offset31>
 8002ece:	2300      	movs	r3, #0
 8002ed0:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8002ed4:	6803      	ldr	r3, [r0, #0]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	db11      	blt.n	8002efe <get_eit_entry+0x6a>
 8002eda:	f7ff ff8f 	bl	8002dfc <selfrel_offset31>
 8002ede:	6120      	str	r0, [r4, #16]
 8002ee0:	2000      	movs	r0, #0
 8002ee2:	b003      	add	sp, #12
 8002ee4:	bd30      	pop	{r4, r5, pc}
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	2009      	movs	r0, #9
 8002eea:	6123      	str	r3, [r4, #16]
 8002eec:	b003      	add	sp, #12
 8002eee:	bd30      	pop	{r4, r5, pc}
 8002ef0:	4b0d      	ldr	r3, [pc, #52]	; (8002f28 <get_eit_entry+0x94>)
 8002ef2:	490e      	ldr	r1, [pc, #56]	; (8002f2c <get_eit_entry+0x98>)
 8002ef4:	1ac9      	subs	r1, r1, r3
 8002ef6:	10c9      	asrs	r1, r1, #3
 8002ef8:	4618      	mov	r0, r3
 8002efa:	9101      	str	r1, [sp, #4]
 8002efc:	e7d6      	b.n	8002eac <get_eit_entry+0x18>
 8002efe:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8002f02:	f7ff ffb3 	bl	8002e6c <__gnu_unwind_get_pr_addr>
 8002f06:	2800      	cmp	r0, #0
 8002f08:	6120      	str	r0, [r4, #16]
 8002f0a:	bf14      	ite	ne
 8002f0c:	2000      	movne	r0, #0
 8002f0e:	2009      	moveq	r0, #9
 8002f10:	b003      	add	sp, #12
 8002f12:	bd30      	pop	{r4, r5, pc}
 8002f14:	2301      	movs	r3, #1
 8002f16:	e9c4 0313 	strd	r0, r3, [r4, #76]	; 0x4c
 8002f1a:	e7db      	b.n	8002ed4 <get_eit_entry+0x40>
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	6123      	str	r3, [r4, #16]
 8002f20:	2005      	movs	r0, #5
 8002f22:	e7de      	b.n	8002ee2 <get_eit_entry+0x4e>
 8002f24:	00000000 	.word	0x00000000
 8002f28:	0800b75c 	.word	0x0800b75c
 8002f2c:	0800b824 	.word	0x0800b824

08002f30 <restore_non_core_regs>:
 8002f30:	6803      	ldr	r3, [r0, #0]
 8002f32:	07da      	lsls	r2, r3, #31
 8002f34:	b510      	push	{r4, lr}
 8002f36:	4604      	mov	r4, r0
 8002f38:	d406      	bmi.n	8002f48 <restore_non_core_regs+0x18>
 8002f3a:	079b      	lsls	r3, r3, #30
 8002f3c:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8002f40:	d509      	bpl.n	8002f56 <restore_non_core_regs+0x26>
 8002f42:	f000 fc5b 	bl	80037fc <__gnu_Unwind_Restore_VFP_D>
 8002f46:	6823      	ldr	r3, [r4, #0]
 8002f48:	0759      	lsls	r1, r3, #29
 8002f4a:	d509      	bpl.n	8002f60 <restore_non_core_regs+0x30>
 8002f4c:	071a      	lsls	r2, r3, #28
 8002f4e:	d50e      	bpl.n	8002f6e <restore_non_core_regs+0x3e>
 8002f50:	06db      	lsls	r3, r3, #27
 8002f52:	d513      	bpl.n	8002f7c <restore_non_core_regs+0x4c>
 8002f54:	bd10      	pop	{r4, pc}
 8002f56:	f000 fc49 	bl	80037ec <__gnu_Unwind_Restore_VFP>
 8002f5a:	6823      	ldr	r3, [r4, #0]
 8002f5c:	0759      	lsls	r1, r3, #29
 8002f5e:	d4f5      	bmi.n	8002f4c <restore_non_core_regs+0x1c>
 8002f60:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002f64:	f000 fc52 	bl	800380c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8002f68:	6823      	ldr	r3, [r4, #0]
 8002f6a:	071a      	lsls	r2, r3, #28
 8002f6c:	d4f0      	bmi.n	8002f50 <restore_non_core_regs+0x20>
 8002f6e:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 8002f72:	f000 fc53 	bl	800381c <__gnu_Unwind_Restore_WMMXD>
 8002f76:	6823      	ldr	r3, [r4, #0]
 8002f78:	06db      	lsls	r3, r3, #27
 8002f7a:	d4eb      	bmi.n	8002f54 <restore_non_core_regs+0x24>
 8002f7c:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8002f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f84:	f000 bc8e 	b.w	80038a4 <__gnu_Unwind_Restore_WMMXC>

08002f88 <__gnu_unwind_24bit.constprop.0>:
 8002f88:	2009      	movs	r0, #9
 8002f8a:	4770      	bx	lr

08002f8c <_Unwind_decode_typeinfo_ptr.constprop.0>:
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	6800      	ldr	r0, [r0, #0]
 8002f90:	b100      	cbz	r0, 8002f94 <_Unwind_decode_typeinfo_ptr.constprop.0+0x8>
 8002f92:	4418      	add	r0, r3
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop

08002f98 <_Unwind_DebugHook>:
 8002f98:	4770      	bx	lr
 8002f9a:	bf00      	nop

08002f9c <unwind_phase2>:
 8002f9c:	b570      	push	{r4, r5, r6, lr}
 8002f9e:	4604      	mov	r4, r0
 8002fa0:	460e      	mov	r6, r1
 8002fa2:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8002fa4:	4620      	mov	r0, r4
 8002fa6:	f7ff ff75 	bl	8002e94 <get_eit_entry>
 8002faa:	4605      	mov	r5, r0
 8002fac:	b988      	cbnz	r0, 8002fd2 <unwind_phase2+0x36>
 8002fae:	6c32      	ldr	r2, [r6, #64]	; 0x40
 8002fb0:	6162      	str	r2, [r4, #20]
 8002fb2:	6923      	ldr	r3, [r4, #16]
 8002fb4:	4632      	mov	r2, r6
 8002fb6:	4621      	mov	r1, r4
 8002fb8:	2001      	movs	r0, #1
 8002fba:	4798      	blx	r3
 8002fbc:	2808      	cmp	r0, #8
 8002fbe:	d0f0      	beq.n	8002fa2 <unwind_phase2+0x6>
 8002fc0:	2807      	cmp	r0, #7
 8002fc2:	d106      	bne.n	8002fd2 <unwind_phase2+0x36>
 8002fc4:	4628      	mov	r0, r5
 8002fc6:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8002fc8:	f7ff ffe6 	bl	8002f98 <_Unwind_DebugHook>
 8002fcc:	1d30      	adds	r0, r6, #4
 8002fce:	f000 fc01 	bl	80037d4 <__restore_core_regs>
 8002fd2:	f000 fe7f 	bl	8003cd4 <abort>
 8002fd6:	bf00      	nop

08002fd8 <unwind_phase2_forced>:
 8002fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fdc:	1d0d      	adds	r5, r1, #4
 8002fde:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8002fe2:	f8d0 9018 	ldr.w	r9, [r0, #24]
 8002fe6:	4607      	mov	r7, r0
 8002fe8:	4614      	mov	r4, r2
 8002fea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002fec:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 8002ff0:	f10d 0c0c 	add.w	ip, sp, #12
 8002ff4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8002ff8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ffa:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8002ffe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003000:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8003004:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003008:	ae02      	add	r6, sp, #8
 800300a:	f04f 0e00 	mov.w	lr, #0
 800300e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
 8003012:	f8c6 e000 	str.w	lr, [r6]
 8003016:	e020      	b.n	800305a <unwind_phase2_forced+0x82>
 8003018:	6c33      	ldr	r3, [r6, #64]	; 0x40
 800301a:	617b      	str	r3, [r7, #20]
 800301c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8003020:	4631      	mov	r1, r6
 8003022:	a87a      	add	r0, sp, #488	; 0x1e8
 8003024:	f7ff fbe4 	bl	80027f0 <memcpy>
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	aa7a      	add	r2, sp, #488	; 0x1e8
 800302c:	4639      	mov	r1, r7
 800302e:	4650      	mov	r0, sl
 8003030:	4798      	blx	r3
 8003032:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8003034:	6473      	str	r3, [r6, #68]	; 0x44
 8003036:	4621      	mov	r1, r4
 8003038:	e9cd 6900 	strd	r6, r9, [sp]
 800303c:	4605      	mov	r5, r0
 800303e:	463b      	mov	r3, r7
 8003040:	463a      	mov	r2, r7
 8003042:	2001      	movs	r0, #1
 8003044:	47c0      	blx	r8
 8003046:	4604      	mov	r4, r0
 8003048:	b9e0      	cbnz	r0, 8003084 <unwind_phase2_forced+0xac>
 800304a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800304e:	a97a      	add	r1, sp, #488	; 0x1e8
 8003050:	4630      	mov	r0, r6
 8003052:	f7ff fbcd 	bl	80027f0 <memcpy>
 8003056:	2d08      	cmp	r5, #8
 8003058:	d11a      	bne.n	8003090 <unwind_phase2_forced+0xb8>
 800305a:	6c31      	ldr	r1, [r6, #64]	; 0x40
 800305c:	4638      	mov	r0, r7
 800305e:	f7ff ff19 	bl	8002e94 <get_eit_entry>
 8003062:	3409      	adds	r4, #9
 8003064:	fa5f fa84 	uxtb.w	sl, r4
 8003068:	4605      	mov	r5, r0
 800306a:	2800      	cmp	r0, #0
 800306c:	d0d4      	beq.n	8003018 <unwind_phase2_forced+0x40>
 800306e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8003070:	6473      	str	r3, [r6, #68]	; 0x44
 8003072:	463a      	mov	r2, r7
 8003074:	e9cd 6900 	strd	r6, r9, [sp]
 8003078:	463b      	mov	r3, r7
 800307a:	f04a 0110 	orr.w	r1, sl, #16
 800307e:	2001      	movs	r0, #1
 8003080:	47c0      	blx	r8
 8003082:	b100      	cbz	r0, 8003086 <unwind_phase2_forced+0xae>
 8003084:	2509      	movs	r5, #9
 8003086:	4628      	mov	r0, r5
 8003088:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800308c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003090:	2d07      	cmp	r5, #7
 8003092:	d1f7      	bne.n	8003084 <unwind_phase2_forced+0xac>
 8003094:	4620      	mov	r0, r4
 8003096:	6c31      	ldr	r1, [r6, #64]	; 0x40
 8003098:	f7ff ff7e 	bl	8002f98 <_Unwind_DebugHook>
 800309c:	a803      	add	r0, sp, #12
 800309e:	f000 fb99 	bl	80037d4 <__restore_core_regs>
 80030a2:	bf00      	nop

080030a4 <_Unwind_GetCFA>:
 80030a4:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80030a6:	4770      	bx	lr

080030a8 <__gnu_Unwind_RaiseException>:
 80030a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80030aa:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80030ac:	640b      	str	r3, [r1, #64]	; 0x40
 80030ae:	f101 0c04 	add.w	ip, r1, #4
 80030b2:	460e      	mov	r6, r1
 80030b4:	4605      	mov	r5, r0
 80030b6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80030ba:	b0f9      	sub	sp, #484	; 0x1e4
 80030bc:	ac01      	add	r4, sp, #4
 80030be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030c0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80030c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030c6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80030ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80030cc:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80030d0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80030d4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80030d8:	9700      	str	r7, [sp, #0]
 80030da:	e006      	b.n	80030ea <__gnu_Unwind_RaiseException+0x42>
 80030dc:	692b      	ldr	r3, [r5, #16]
 80030de:	466a      	mov	r2, sp
 80030e0:	4629      	mov	r1, r5
 80030e2:	4798      	blx	r3
 80030e4:	2808      	cmp	r0, #8
 80030e6:	4604      	mov	r4, r0
 80030e8:	d108      	bne.n	80030fc <__gnu_Unwind_RaiseException+0x54>
 80030ea:	9910      	ldr	r1, [sp, #64]	; 0x40
 80030ec:	4628      	mov	r0, r5
 80030ee:	f7ff fed1 	bl	8002e94 <get_eit_entry>
 80030f2:	2800      	cmp	r0, #0
 80030f4:	d0f2      	beq.n	80030dc <__gnu_Unwind_RaiseException+0x34>
 80030f6:	2009      	movs	r0, #9
 80030f8:	b079      	add	sp, #484	; 0x1e4
 80030fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80030fc:	4668      	mov	r0, sp
 80030fe:	f7ff ff17 	bl	8002f30 <restore_non_core_regs>
 8003102:	2c06      	cmp	r4, #6
 8003104:	d1f7      	bne.n	80030f6 <__gnu_Unwind_RaiseException+0x4e>
 8003106:	4631      	mov	r1, r6
 8003108:	4628      	mov	r0, r5
 800310a:	f7ff ff47 	bl	8002f9c <unwind_phase2>
 800310e:	bf00      	nop

08003110 <__gnu_Unwind_ForcedUnwind>:
 8003110:	60c1      	str	r1, [r0, #12]
 8003112:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003114:	6182      	str	r2, [r0, #24]
 8003116:	6419      	str	r1, [r3, #64]	; 0x40
 8003118:	2200      	movs	r2, #0
 800311a:	4619      	mov	r1, r3
 800311c:	e75c      	b.n	8002fd8 <unwind_phase2_forced>
 800311e:	bf00      	nop

08003120 <__gnu_Unwind_Resume>:
 8003120:	b570      	push	{r4, r5, r6, lr}
 8003122:	68c6      	ldr	r6, [r0, #12]
 8003124:	6943      	ldr	r3, [r0, #20]
 8003126:	640b      	str	r3, [r1, #64]	; 0x40
 8003128:	b9ae      	cbnz	r6, 8003156 <__gnu_Unwind_Resume+0x36>
 800312a:	6903      	ldr	r3, [r0, #16]
 800312c:	460a      	mov	r2, r1
 800312e:	4604      	mov	r4, r0
 8003130:	460d      	mov	r5, r1
 8003132:	4601      	mov	r1, r0
 8003134:	2002      	movs	r0, #2
 8003136:	4798      	blx	r3
 8003138:	2807      	cmp	r0, #7
 800313a:	d005      	beq.n	8003148 <__gnu_Unwind_Resume+0x28>
 800313c:	2808      	cmp	r0, #8
 800313e:	d10f      	bne.n	8003160 <__gnu_Unwind_Resume+0x40>
 8003140:	4629      	mov	r1, r5
 8003142:	4620      	mov	r0, r4
 8003144:	f7ff ff2a 	bl	8002f9c <unwind_phase2>
 8003148:	4630      	mov	r0, r6
 800314a:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800314c:	f7ff ff24 	bl	8002f98 <_Unwind_DebugHook>
 8003150:	1d28      	adds	r0, r5, #4
 8003152:	f000 fb3f 	bl	80037d4 <__restore_core_regs>
 8003156:	2201      	movs	r2, #1
 8003158:	f7ff ff3e 	bl	8002fd8 <unwind_phase2_forced>
 800315c:	f000 fdba 	bl	8003cd4 <abort>
 8003160:	f000 fdb8 	bl	8003cd4 <abort>

08003164 <__gnu_Unwind_Resume_or_Rethrow>:
 8003164:	68c2      	ldr	r2, [r0, #12]
 8003166:	b11a      	cbz	r2, 8003170 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 8003168:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800316a:	640a      	str	r2, [r1, #64]	; 0x40
 800316c:	2200      	movs	r2, #0
 800316e:	e733      	b.n	8002fd8 <unwind_phase2_forced>
 8003170:	e79a      	b.n	80030a8 <__gnu_Unwind_RaiseException>
 8003172:	bf00      	nop

08003174 <_Unwind_Complete>:
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop

08003178 <_Unwind_DeleteException>:
 8003178:	6883      	ldr	r3, [r0, #8]
 800317a:	4601      	mov	r1, r0
 800317c:	b10b      	cbz	r3, 8003182 <_Unwind_DeleteException+0xa>
 800317e:	2001      	movs	r0, #1
 8003180:	4718      	bx	r3
 8003182:	4770      	bx	lr

08003184 <_Unwind_VRS_Get>:
 8003184:	2901      	cmp	r1, #1
 8003186:	d012      	beq.n	80031ae <_Unwind_VRS_Get+0x2a>
 8003188:	d809      	bhi.n	800319e <_Unwind_VRS_Get+0x1a>
 800318a:	b973      	cbnz	r3, 80031aa <_Unwind_VRS_Get+0x26>
 800318c:	2a0f      	cmp	r2, #15
 800318e:	d80c      	bhi.n	80031aa <_Unwind_VRS_Get+0x26>
 8003190:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003194:	4618      	mov	r0, r3
 8003196:	6853      	ldr	r3, [r2, #4]
 8003198:	9a00      	ldr	r2, [sp, #0]
 800319a:	6013      	str	r3, [r2, #0]
 800319c:	4770      	bx	lr
 800319e:	3903      	subs	r1, #3
 80031a0:	2901      	cmp	r1, #1
 80031a2:	bf94      	ite	ls
 80031a4:	2001      	movls	r0, #1
 80031a6:	2002      	movhi	r0, #2
 80031a8:	4770      	bx	lr
 80031aa:	2002      	movs	r0, #2
 80031ac:	4770      	bx	lr
 80031ae:	4608      	mov	r0, r1
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop

080031b4 <_Unwind_GetGR>:
 80031b4:	b500      	push	{lr}
 80031b6:	b085      	sub	sp, #20
 80031b8:	460a      	mov	r2, r1
 80031ba:	2300      	movs	r3, #0
 80031bc:	a903      	add	r1, sp, #12
 80031be:	9100      	str	r1, [sp, #0]
 80031c0:	4619      	mov	r1, r3
 80031c2:	f7ff ffdf 	bl	8003184 <_Unwind_VRS_Get>
 80031c6:	9803      	ldr	r0, [sp, #12]
 80031c8:	b005      	add	sp, #20
 80031ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80031ce:	bf00      	nop

080031d0 <_Unwind_VRS_Set>:
 80031d0:	2901      	cmp	r1, #1
 80031d2:	d012      	beq.n	80031fa <_Unwind_VRS_Set+0x2a>
 80031d4:	d809      	bhi.n	80031ea <_Unwind_VRS_Set+0x1a>
 80031d6:	b973      	cbnz	r3, 80031f6 <_Unwind_VRS_Set+0x26>
 80031d8:	2a0f      	cmp	r2, #15
 80031da:	d80c      	bhi.n	80031f6 <_Unwind_VRS_Set+0x26>
 80031dc:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 80031e0:	9a00      	ldr	r2, [sp, #0]
 80031e2:	6812      	ldr	r2, [r2, #0]
 80031e4:	6042      	str	r2, [r0, #4]
 80031e6:	4618      	mov	r0, r3
 80031e8:	4770      	bx	lr
 80031ea:	3903      	subs	r1, #3
 80031ec:	2901      	cmp	r1, #1
 80031ee:	bf94      	ite	ls
 80031f0:	2001      	movls	r0, #1
 80031f2:	2002      	movhi	r0, #2
 80031f4:	4770      	bx	lr
 80031f6:	2002      	movs	r0, #2
 80031f8:	4770      	bx	lr
 80031fa:	4608      	mov	r0, r1
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop

08003200 <_Unwind_SetGR>:
 8003200:	b510      	push	{r4, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	2300      	movs	r3, #0
 8003206:	ac03      	add	r4, sp, #12
 8003208:	9203      	str	r2, [sp, #12]
 800320a:	9400      	str	r4, [sp, #0]
 800320c:	460a      	mov	r2, r1
 800320e:	4619      	mov	r1, r3
 8003210:	f7ff ffde 	bl	80031d0 <_Unwind_VRS_Set>
 8003214:	b004      	add	sp, #16
 8003216:	bd10      	pop	{r4, pc}

08003218 <__gnu_Unwind_Backtrace>:
 8003218:	b570      	push	{r4, r5, r6, lr}
 800321a:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 800321c:	6413      	str	r3, [r2, #64]	; 0x40
 800321e:	f102 0c04 	add.w	ip, r2, #4
 8003222:	4605      	mov	r5, r0
 8003224:	460c      	mov	r4, r1
 8003226:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800322a:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 800322e:	f10d 0e5c 	add.w	lr, sp, #92	; 0x5c
 8003232:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8003236:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800323a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800323e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8003242:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8003246:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 800324a:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800324e:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8003252:	9616      	str	r6, [sp, #88]	; 0x58
 8003254:	e010      	b.n	8003278 <__gnu_Unwind_Backtrace+0x60>
 8003256:	f7ff ffd3 	bl	8003200 <_Unwind_SetGR>
 800325a:	4621      	mov	r1, r4
 800325c:	a816      	add	r0, sp, #88	; 0x58
 800325e:	47a8      	blx	r5
 8003260:	4603      	mov	r3, r0
 8003262:	aa16      	add	r2, sp, #88	; 0x58
 8003264:	4669      	mov	r1, sp
 8003266:	2008      	movs	r0, #8
 8003268:	b983      	cbnz	r3, 800328c <__gnu_Unwind_Backtrace+0x74>
 800326a:	9b04      	ldr	r3, [sp, #16]
 800326c:	4798      	blx	r3
 800326e:	2805      	cmp	r0, #5
 8003270:	4606      	mov	r6, r0
 8003272:	d00c      	beq.n	800328e <__gnu_Unwind_Backtrace+0x76>
 8003274:	2809      	cmp	r0, #9
 8003276:	d009      	beq.n	800328c <__gnu_Unwind_Backtrace+0x74>
 8003278:	9926      	ldr	r1, [sp, #152]	; 0x98
 800327a:	4668      	mov	r0, sp
 800327c:	f7ff fe0a 	bl	8002e94 <get_eit_entry>
 8003280:	4603      	mov	r3, r0
 8003282:	466a      	mov	r2, sp
 8003284:	210c      	movs	r1, #12
 8003286:	a816      	add	r0, sp, #88	; 0x58
 8003288:	2b00      	cmp	r3, #0
 800328a:	d0e4      	beq.n	8003256 <__gnu_Unwind_Backtrace+0x3e>
 800328c:	2609      	movs	r6, #9
 800328e:	a816      	add	r0, sp, #88	; 0x58
 8003290:	f7ff fe4e 	bl	8002f30 <restore_non_core_regs>
 8003294:	4630      	mov	r0, r6
 8003296:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
 800329a:	bd70      	pop	{r4, r5, r6, pc}

0800329c <__gnu_unwind_pr_common>:
 800329c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032a0:	6ccc      	ldr	r4, [r1, #76]	; 0x4c
 80032a2:	b089      	sub	sp, #36	; 0x24
 80032a4:	461e      	mov	r6, r3
 80032a6:	f854 3b04 	ldr.w	r3, [r4], #4
 80032aa:	9406      	str	r4, [sp, #24]
 80032ac:	460d      	mov	r5, r1
 80032ae:	4617      	mov	r7, r2
 80032b0:	f000 0803 	and.w	r8, r0, #3
 80032b4:	2e00      	cmp	r6, #0
 80032b6:	d079      	beq.n	80033ac <__gnu_unwind_pr_common+0x110>
 80032b8:	0c1a      	lsrs	r2, r3, #16
 80032ba:	041b      	lsls	r3, r3, #16
 80032bc:	9305      	str	r3, [sp, #20]
 80032be:	f88d 201d 	strb.w	r2, [sp, #29]
 80032c2:	2302      	movs	r3, #2
 80032c4:	b2d2      	uxtb	r2, r2
 80032c6:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 80032ca:	f88d 301c 	strb.w	r3, [sp, #28]
 80032ce:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80032d0:	f1b8 0f02 	cmp.w	r8, #2
 80032d4:	bf08      	it	eq
 80032d6:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80032d8:	f013 0301 	ands.w	r3, r3, #1
 80032dc:	d00c      	beq.n	80032f8 <__gnu_unwind_pr_common+0x5c>
 80032de:	a905      	add	r1, sp, #20
 80032e0:	4638      	mov	r0, r7
 80032e2:	f000 fb79 	bl	80039d8 <__gnu_unwind_execute>
 80032e6:	b918      	cbnz	r0, 80032f0 <__gnu_unwind_pr_common+0x54>
 80032e8:	2008      	movs	r0, #8
 80032ea:	b009      	add	sp, #36	; 0x24
 80032ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032f0:	2009      	movs	r0, #9
 80032f2:	b009      	add	sp, #36	; 0x24
 80032f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032f8:	f8d4 a000 	ldr.w	sl, [r4]
 80032fc:	f1ba 0f00 	cmp.w	sl, #0
 8003300:	d0ed      	beq.n	80032de <__gnu_unwind_pr_common+0x42>
 8003302:	9301      	str	r3, [sp, #4]
 8003304:	f000 0308 	and.w	r3, r0, #8
 8003308:	9302      	str	r3, [sp, #8]
 800330a:	2e02      	cmp	r6, #2
 800330c:	d04a      	beq.n	80033a4 <__gnu_unwind_pr_common+0x108>
 800330e:	f8b4 a000 	ldrh.w	sl, [r4]
 8003312:	f8b4 9002 	ldrh.w	r9, [r4, #2]
 8003316:	3404      	adds	r4, #4
 8003318:	6cab      	ldr	r3, [r5, #72]	; 0x48
 800331a:	f029 0b01 	bic.w	fp, r9, #1
 800331e:	210f      	movs	r1, #15
 8003320:	4638      	mov	r0, r7
 8003322:	449b      	add	fp, r3
 8003324:	f7ff ff46 	bl	80031b4 <_Unwind_GetGR>
 8003328:	4583      	cmp	fp, r0
 800332a:	d839      	bhi.n	80033a0 <__gnu_unwind_pr_common+0x104>
 800332c:	f02a 0301 	bic.w	r3, sl, #1
 8003330:	449b      	add	fp, r3
 8003332:	4583      	cmp	fp, r0
 8003334:	bf94      	ite	ls
 8003336:	2000      	movls	r0, #0
 8003338:	2001      	movhi	r0, #1
 800333a:	ea4f 0349 	mov.w	r3, r9, lsl #1
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	f00a 0a01 	and.w	sl, sl, #1
 8003346:	ea43 030a 	orr.w	r3, r3, sl
 800334a:	2b01      	cmp	r3, #1
 800334c:	d049      	beq.n	80033e2 <__gnu_unwind_pr_common+0x146>
 800334e:	2b02      	cmp	r3, #2
 8003350:	d032      	beq.n	80033b8 <__gnu_unwind_pr_common+0x11c>
 8003352:	2b00      	cmp	r3, #0
 8003354:	d1cc      	bne.n	80032f0 <__gnu_unwind_pr_common+0x54>
 8003356:	f1b8 0f00 	cmp.w	r8, #0
 800335a:	d002      	beq.n	8003362 <__gnu_unwind_pr_common+0xc6>
 800335c:	2800      	cmp	r0, #0
 800335e:	f040 80cd 	bne.w	80034fc <__gnu_unwind_pr_common+0x260>
 8003362:	3404      	adds	r4, #4
 8003364:	f8d4 a000 	ldr.w	sl, [r4]
 8003368:	f1ba 0f00 	cmp.w	sl, #0
 800336c:	d1cd      	bne.n	800330a <__gnu_unwind_pr_common+0x6e>
 800336e:	a905      	add	r1, sp, #20
 8003370:	4638      	mov	r0, r7
 8003372:	f000 fb31 	bl	80039d8 <__gnu_unwind_execute>
 8003376:	2800      	cmp	r0, #0
 8003378:	d1ba      	bne.n	80032f0 <__gnu_unwind_pr_common+0x54>
 800337a:	9b01      	ldr	r3, [sp, #4]
 800337c:	2b00      	cmp	r3, #0
 800337e:	d0b3      	beq.n	80032e8 <__gnu_unwind_pr_common+0x4c>
 8003380:	210f      	movs	r1, #15
 8003382:	4638      	mov	r0, r7
 8003384:	f7ff ff16 	bl	80031b4 <_Unwind_GetGR>
 8003388:	210e      	movs	r1, #14
 800338a:	4602      	mov	r2, r0
 800338c:	4638      	mov	r0, r7
 800338e:	f7ff ff37 	bl	8003200 <_Unwind_SetGR>
 8003392:	4638      	mov	r0, r7
 8003394:	4a6a      	ldr	r2, [pc, #424]	; (8003540 <__gnu_unwind_pr_common+0x2a4>)
 8003396:	210f      	movs	r1, #15
 8003398:	f7ff ff32 	bl	8003200 <_Unwind_SetGR>
 800339c:	2007      	movs	r0, #7
 800339e:	e7a8      	b.n	80032f2 <__gnu_unwind_pr_common+0x56>
 80033a0:	2000      	movs	r0, #0
 80033a2:	e7ca      	b.n	800333a <__gnu_unwind_pr_common+0x9e>
 80033a4:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80033a8:	3408      	adds	r4, #8
 80033aa:	e7b5      	b.n	8003318 <__gnu_unwind_pr_common+0x7c>
 80033ac:	021b      	lsls	r3, r3, #8
 80033ae:	9305      	str	r3, [sp, #20]
 80033b0:	2303      	movs	r3, #3
 80033b2:	f8ad 301c 	strh.w	r3, [sp, #28]
 80033b6:	e78a      	b.n	80032ce <__gnu_unwind_pr_common+0x32>
 80033b8:	6823      	ldr	r3, [r4, #0]
 80033ba:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 80033be:	f1b8 0f00 	cmp.w	r8, #0
 80033c2:	d145      	bne.n	8003450 <__gnu_unwind_pr_common+0x1b4>
 80033c4:	b128      	cbz	r0, 80033d2 <__gnu_unwind_pr_common+0x136>
 80033c6:	9a02      	ldr	r2, [sp, #8]
 80033c8:	2a00      	cmp	r2, #0
 80033ca:	d05c      	beq.n	8003486 <__gnu_unwind_pr_common+0x1ea>
 80033cc:	f1bb 0f00 	cmp.w	fp, #0
 80033d0:	d074      	beq.n	80034bc <__gnu_unwind_pr_common+0x220>
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	da00      	bge.n	80033d8 <__gnu_unwind_pr_common+0x13c>
 80033d6:	3404      	adds	r4, #4
 80033d8:	f10b 0b01 	add.w	fp, fp, #1
 80033dc:	eb04 048b 	add.w	r4, r4, fp, lsl #2
 80033e0:	e7c0      	b.n	8003364 <__gnu_unwind_pr_common+0xc8>
 80033e2:	f1b8 0f00 	cmp.w	r8, #0
 80033e6:	d119      	bne.n	800341c <__gnu_unwind_pr_common+0x180>
 80033e8:	b1b0      	cbz	r0, 8003418 <__gnu_unwind_pr_common+0x17c>
 80033ea:	6863      	ldr	r3, [r4, #4]
 80033ec:	6822      	ldr	r2, [r4, #0]
 80033ee:	1c99      	adds	r1, r3, #2
 80033f0:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 80033f4:	f43f af7c 	beq.w	80032f0 <__gnu_unwind_pr_common+0x54>
 80033f8:	f105 0158 	add.w	r1, r5, #88	; 0x58
 80033fc:	3301      	adds	r3, #1
 80033fe:	9104      	str	r1, [sp, #16]
 8003400:	f000 8090 	beq.w	8003524 <__gnu_unwind_pr_common+0x288>
 8003404:	1d20      	adds	r0, r4, #4
 8003406:	f7ff fdc1 	bl	8002f8c <_Unwind_decode_typeinfo_ptr.constprop.0>
 800340a:	ab04      	add	r3, sp, #16
 800340c:	4601      	mov	r1, r0
 800340e:	4628      	mov	r0, r5
 8003410:	f3af 8000 	nop.w
 8003414:	2800      	cmp	r0, #0
 8003416:	d15b      	bne.n	80034d0 <__gnu_unwind_pr_common+0x234>
 8003418:	3408      	adds	r4, #8
 800341a:	e7a3      	b.n	8003364 <__gnu_unwind_pr_common+0xc8>
 800341c:	210d      	movs	r1, #13
 800341e:	4638      	mov	r0, r7
 8003420:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8003424:	f7ff fec6 	bl	80031b4 <_Unwind_GetGR>
 8003428:	4581      	cmp	r9, r0
 800342a:	d1f5      	bne.n	8003418 <__gnu_unwind_pr_common+0x17c>
 800342c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800342e:	429c      	cmp	r4, r3
 8003430:	d1f2      	bne.n	8003418 <__gnu_unwind_pr_common+0x17c>
 8003432:	4620      	mov	r0, r4
 8003434:	f7ff fce2 	bl	8002dfc <selfrel_offset31>
 8003438:	210f      	movs	r1, #15
 800343a:	4602      	mov	r2, r0
 800343c:	4638      	mov	r0, r7
 800343e:	f7ff fedf 	bl	8003200 <_Unwind_SetGR>
 8003442:	4638      	mov	r0, r7
 8003444:	462a      	mov	r2, r5
 8003446:	2100      	movs	r1, #0
 8003448:	f7ff feda 	bl	8003200 <_Unwind_SetGR>
 800344c:	2007      	movs	r0, #7
 800344e:	e750      	b.n	80032f2 <__gnu_unwind_pr_common+0x56>
 8003450:	210d      	movs	r1, #13
 8003452:	4638      	mov	r0, r7
 8003454:	f8d5 9020 	ldr.w	r9, [r5, #32]
 8003458:	f7ff feac 	bl	80031b4 <_Unwind_GetGR>
 800345c:	4581      	cmp	r9, r0
 800345e:	d001      	beq.n	8003464 <__gnu_unwind_pr_common+0x1c8>
 8003460:	6823      	ldr	r3, [r4, #0]
 8003462:	e7b6      	b.n	80033d2 <__gnu_unwind_pr_common+0x136>
 8003464:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8003466:	429c      	cmp	r4, r3
 8003468:	d1fa      	bne.n	8003460 <__gnu_unwind_pr_common+0x1c4>
 800346a:	2304      	movs	r3, #4
 800346c:	2200      	movs	r2, #0
 800346e:	e9c5 230b 	strd	r2, r3, [r5, #44]	; 0x2c
 8003472:	18e3      	adds	r3, r4, r3
 8003474:	f8c5 b028 	str.w	fp, [r5, #40]	; 0x28
 8003478:	636b      	str	r3, [r5, #52]	; 0x34
 800347a:	6823      	ldr	r3, [r4, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	db59      	blt.n	8003534 <__gnu_unwind_pr_common+0x298>
 8003480:	2301      	movs	r3, #1
 8003482:	9301      	str	r3, [sp, #4]
 8003484:	e7a8      	b.n	80033d8 <__gnu_unwind_pr_common+0x13c>
 8003486:	f105 0358 	add.w	r3, r5, #88	; 0x58
 800348a:	f8cd 800c 	str.w	r8, [sp, #12]
 800348e:	f104 0a04 	add.w	sl, r4, #4
 8003492:	46b0      	mov	r8, r6
 8003494:	4691      	mov	r9, r2
 8003496:	461e      	mov	r6, r3
 8003498:	e00e      	b.n	80034b8 <__gnu_unwind_pr_common+0x21c>
 800349a:	4650      	mov	r0, sl
 800349c:	9604      	str	r6, [sp, #16]
 800349e:	f7ff fd75 	bl	8002f8c <_Unwind_decode_typeinfo_ptr.constprop.0>
 80034a2:	2200      	movs	r2, #0
 80034a4:	4601      	mov	r1, r0
 80034a6:	ab04      	add	r3, sp, #16
 80034a8:	4628      	mov	r0, r5
 80034aa:	f109 0901 	add.w	r9, r9, #1
 80034ae:	f10a 0a04 	add.w	sl, sl, #4
 80034b2:	f3af 8000 	nop.w
 80034b6:	b9e0      	cbnz	r0, 80034f2 <__gnu_unwind_pr_common+0x256>
 80034b8:	45d9      	cmp	r9, fp
 80034ba:	d1ee      	bne.n	800349a <__gnu_unwind_pr_common+0x1fe>
 80034bc:	210d      	movs	r1, #13
 80034be:	4638      	mov	r0, r7
 80034c0:	f7ff fe78 	bl	80031b4 <_Unwind_GetGR>
 80034c4:	9b04      	ldr	r3, [sp, #16]
 80034c6:	62ac      	str	r4, [r5, #40]	; 0x28
 80034c8:	e9c5 0308 	strd	r0, r3, [r5, #32]
 80034cc:	2006      	movs	r0, #6
 80034ce:	e710      	b.n	80032f2 <__gnu_unwind_pr_common+0x56>
 80034d0:	4681      	mov	r9, r0
 80034d2:	210d      	movs	r1, #13
 80034d4:	4638      	mov	r0, r7
 80034d6:	f7ff fe6d 	bl	80031b4 <_Unwind_GetGR>
 80034da:	f1b9 0f02 	cmp.w	r9, #2
 80034de:	6228      	str	r0, [r5, #32]
 80034e0:	d125      	bne.n	800352e <__gnu_unwind_pr_common+0x292>
 80034e2:	462b      	mov	r3, r5
 80034e4:	9a04      	ldr	r2, [sp, #16]
 80034e6:	f843 2f2c 	str.w	r2, [r3, #44]!
 80034ea:	626b      	str	r3, [r5, #36]	; 0x24
 80034ec:	62ac      	str	r4, [r5, #40]	; 0x28
 80034ee:	2006      	movs	r0, #6
 80034f0:	e6ff      	b.n	80032f2 <__gnu_unwind_pr_common+0x56>
 80034f2:	4646      	mov	r6, r8
 80034f4:	6823      	ldr	r3, [r4, #0]
 80034f6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80034fa:	e76a      	b.n	80033d2 <__gnu_unwind_pr_common+0x136>
 80034fc:	4620      	mov	r0, r4
 80034fe:	f7ff fc7d 	bl	8002dfc <selfrel_offset31>
 8003502:	3404      	adds	r4, #4
 8003504:	4602      	mov	r2, r0
 8003506:	63ac      	str	r4, [r5, #56]	; 0x38
 8003508:	4628      	mov	r0, r5
 800350a:	4614      	mov	r4, r2
 800350c:	f3af 8000 	nop.w
 8003510:	2800      	cmp	r0, #0
 8003512:	f43f aeed 	beq.w	80032f0 <__gnu_unwind_pr_common+0x54>
 8003516:	4638      	mov	r0, r7
 8003518:	4622      	mov	r2, r4
 800351a:	210f      	movs	r1, #15
 800351c:	f7ff fe70 	bl	8003200 <_Unwind_SetGR>
 8003520:	2007      	movs	r0, #7
 8003522:	e6e6      	b.n	80032f2 <__gnu_unwind_pr_common+0x56>
 8003524:	210d      	movs	r1, #13
 8003526:	4638      	mov	r0, r7
 8003528:	f7ff fe44 	bl	80031b4 <_Unwind_GetGR>
 800352c:	6228      	str	r0, [r5, #32]
 800352e:	9b04      	ldr	r3, [sp, #16]
 8003530:	626b      	str	r3, [r5, #36]	; 0x24
 8003532:	e7db      	b.n	80034ec <__gnu_unwind_pr_common+0x250>
 8003534:	f10b 0001 	add.w	r0, fp, #1
 8003538:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 800353c:	e77a      	b.n	8003434 <__gnu_unwind_pr_common+0x198>
 800353e:	bf00      	nop
 8003540:	00000000 	.word	0x00000000

08003544 <__aeabi_unwind_cpp_pr0>:
 8003544:	2300      	movs	r3, #0
 8003546:	e6a9      	b.n	800329c <__gnu_unwind_pr_common>

08003548 <__aeabi_unwind_cpp_pr1>:
 8003548:	2301      	movs	r3, #1
 800354a:	e6a7      	b.n	800329c <__gnu_unwind_pr_common>

0800354c <__aeabi_unwind_cpp_pr2>:
 800354c:	2302      	movs	r3, #2
 800354e:	e6a5      	b.n	800329c <__gnu_unwind_pr_common>

08003550 <_Unwind_VRS_Pop>:
 8003550:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003554:	4606      	mov	r6, r0
 8003556:	b0c3      	sub	sp, #268	; 0x10c
 8003558:	4615      	mov	r5, r2
 800355a:	461c      	mov	r4, r3
 800355c:	2904      	cmp	r1, #4
 800355e:	f200 80bf 	bhi.w	80036e0 <_Unwind_VRS_Pop+0x190>
 8003562:	e8df f001 	tbb	[pc, r1]
 8003566:	579e      	.short	0x579e
 8003568:	2dbd      	.short	0x2dbd
 800356a:	03          	.byte	0x03
 800356b:	00          	.byte	0x00
 800356c:	2c00      	cmp	r4, #0
 800356e:	f040 80b7 	bne.w	80036e0 <_Unwind_VRS_Pop+0x190>
 8003572:	2a10      	cmp	r2, #16
 8003574:	f200 80b4 	bhi.w	80036e0 <_Unwind_VRS_Pop+0x190>
 8003578:	6803      	ldr	r3, [r0, #0]
 800357a:	06d8      	lsls	r0, r3, #27
 800357c:	f100 80f9 	bmi.w	8003772 <_Unwind_VRS_Pop+0x222>
 8003580:	af20      	add	r7, sp, #128	; 0x80
 8003582:	4638      	mov	r0, r7
 8003584:	f000 f998 	bl	80038b8 <__gnu_Unwind_Save_WMMXC>
 8003588:	6bb4      	ldr	r4, [r6, #56]	; 0x38
 800358a:	4639      	mov	r1, r7
 800358c:	2300      	movs	r3, #0
 800358e:	f04f 0c01 	mov.w	ip, #1
 8003592:	fa0c f203 	lsl.w	r2, ip, r3
 8003596:	422a      	tst	r2, r5
 8003598:	4620      	mov	r0, r4
 800359a:	f103 0301 	add.w	r3, r3, #1
 800359e:	d003      	beq.n	80035a8 <_Unwind_VRS_Pop+0x58>
 80035a0:	f850 2b04 	ldr.w	r2, [r0], #4
 80035a4:	600a      	str	r2, [r1, #0]
 80035a6:	4604      	mov	r4, r0
 80035a8:	2b04      	cmp	r3, #4
 80035aa:	f101 0104 	add.w	r1, r1, #4
 80035ae:	d1f0      	bne.n	8003592 <_Unwind_VRS_Pop+0x42>
 80035b0:	4638      	mov	r0, r7
 80035b2:	63b4      	str	r4, [r6, #56]	; 0x38
 80035b4:	f000 f976 	bl	80038a4 <__gnu_Unwind_Restore_WMMXC>
 80035b8:	2000      	movs	r0, #0
 80035ba:	b043      	add	sp, #268	; 0x10c
 80035bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80035c0:	2c03      	cmp	r4, #3
 80035c2:	f040 808d 	bne.w	80036e0 <_Unwind_VRS_Pop+0x190>
 80035c6:	b294      	uxth	r4, r2
 80035c8:	eb04 4312 	add.w	r3, r4, r2, lsr #16
 80035cc:	2b10      	cmp	r3, #16
 80035ce:	ea4f 4512 	mov.w	r5, r2, lsr #16
 80035d2:	f200 8085 	bhi.w	80036e0 <_Unwind_VRS_Pop+0x190>
 80035d6:	6803      	ldr	r3, [r0, #0]
 80035d8:	071f      	lsls	r7, r3, #28
 80035da:	f100 80d2 	bmi.w	8003782 <_Unwind_VRS_Pop+0x232>
 80035de:	af20      	add	r7, sp, #128	; 0x80
 80035e0:	4638      	mov	r0, r7
 80035e2:	f000 f93d 	bl	8003860 <__gnu_Unwind_Save_WMMXD>
 80035e6:	6bb2      	ldr	r2, [r6, #56]	; 0x38
 80035e8:	eb07 01c5 	add.w	r1, r7, r5, lsl #3
 80035ec:	b154      	cbz	r4, 8003604 <_Unwind_VRS_Pop+0xb4>
 80035ee:	460b      	mov	r3, r1
 80035f0:	1ad0      	subs	r0, r2, r3
 80035f2:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80035f6:	00e4      	lsls	r4, r4, #3
 80035f8:	581d      	ldr	r5, [r3, r0]
 80035fa:	f843 5b04 	str.w	r5, [r3], #4
 80035fe:	428b      	cmp	r3, r1
 8003600:	d1fa      	bne.n	80035f8 <_Unwind_VRS_Pop+0xa8>
 8003602:	4422      	add	r2, r4
 8003604:	4638      	mov	r0, r7
 8003606:	63b2      	str	r2, [r6, #56]	; 0x38
 8003608:	f000 f908 	bl	800381c <__gnu_Unwind_Restore_WMMXD>
 800360c:	2000      	movs	r0, #0
 800360e:	b043      	add	sp, #268	; 0x10c
 8003610:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003614:	2c01      	cmp	r4, #1
 8003616:	ea4f 4812 	mov.w	r8, r2, lsr #16
 800361a:	b295      	uxth	r5, r2
 800361c:	d05c      	beq.n	80036d8 <_Unwind_VRS_Pop+0x188>
 800361e:	2c05      	cmp	r4, #5
 8003620:	d15e      	bne.n	80036e0 <_Unwind_VRS_Pop+0x190>
 8003622:	eb08 0905 	add.w	r9, r8, r5
 8003626:	f1b9 0f20 	cmp.w	r9, #32
 800362a:	d859      	bhi.n	80036e0 <_Unwind_VRS_Pop+0x190>
 800362c:	f1b8 0f0f 	cmp.w	r8, #15
 8003630:	d979      	bls.n	8003726 <_Unwind_VRS_Pop+0x1d6>
 8003632:	46a9      	mov	r9, r5
 8003634:	2d00      	cmp	r5, #0
 8003636:	f040 808a 	bne.w	800374e <_Unwind_VRS_Pop+0x1fe>
 800363a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 800363c:	b36d      	cbz	r5, 800369a <_Unwind_VRS_Pop+0x14a>
 800363e:	af20      	add	r7, sp, #128	; 0x80
 8003640:	f04f 0900 	mov.w	r9, #0
 8003644:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 8003648:	3f04      	subs	r7, #4
 800364a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800364e:	f853 1b04 	ldr.w	r1, [r3], #4
 8003652:	f847 1f04 	str.w	r1, [r7, #4]!
 8003656:	42ab      	cmp	r3, r5
 8003658:	d1f9      	bne.n	800364e <_Unwind_VRS_Pop+0xfe>
 800365a:	f1b9 0f00 	cmp.w	r9, #0
 800365e:	d00f      	beq.n	8003680 <_Unwind_VRS_Pop+0x130>
 8003660:	466f      	mov	r7, sp
 8003662:	4641      	mov	r1, r8
 8003664:	2910      	cmp	r1, #16
 8003666:	bf38      	it	cc
 8003668:	2110      	movcc	r1, #16
 800366a:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 800366e:	3984      	subs	r1, #132	; 0x84
 8003670:	eb03 05c9 	add.w	r5, r3, r9, lsl #3
 8003674:	f853 0b04 	ldr.w	r0, [r3], #4
 8003678:	f841 0f04 	str.w	r0, [r1, #4]!
 800367c:	42ab      	cmp	r3, r5
 800367e:	d1f9      	bne.n	8003674 <_Unwind_VRS_Pop+0x124>
 8003680:	2c01      	cmp	r4, #1
 8003682:	f000 8086 	beq.w	8003792 <_Unwind_VRS_Pop+0x242>
 8003686:	f1b8 0f0f 	cmp.w	r8, #15
 800368a:	63b5      	str	r5, [r6, #56]	; 0x38
 800368c:	d947      	bls.n	800371e <_Unwind_VRS_Pop+0x1ce>
 800368e:	f1b9 0f00 	cmp.w	r9, #0
 8003692:	d002      	beq.n	800369a <_Unwind_VRS_Pop+0x14a>
 8003694:	4668      	mov	r0, sp
 8003696:	f000 f8b9 	bl	800380c <__gnu_Unwind_Restore_VFP_D_16_to_31>
 800369a:	2000      	movs	r0, #0
 800369c:	b043      	add	sp, #268	; 0x10c
 800369e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80036a2:	b9ec      	cbnz	r4, 80036e0 <_Unwind_VRS_Pop+0x190>
 80036a4:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80036a6:	4623      	mov	r3, r4
 80036a8:	fa1f fc82 	uxth.w	ip, r2
 80036ac:	2401      	movs	r4, #1
 80036ae:	1d37      	adds	r7, r6, #4
 80036b0:	fa04 f203 	lsl.w	r2, r4, r3
 80036b4:	ea12 0f0c 	tst.w	r2, ip
 80036b8:	4601      	mov	r1, r0
 80036ba:	d004      	beq.n	80036c6 <_Unwind_VRS_Pop+0x176>
 80036bc:	f851 2b04 	ldr.w	r2, [r1], #4
 80036c0:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
 80036c4:	4608      	mov	r0, r1
 80036c6:	3301      	adds	r3, #1
 80036c8:	2b10      	cmp	r3, #16
 80036ca:	d1f1      	bne.n	80036b0 <_Unwind_VRS_Pop+0x160>
 80036cc:	f415 5500 	ands.w	r5, r5, #8192	; 0x2000
 80036d0:	d1e3      	bne.n	800369a <_Unwind_VRS_Pop+0x14a>
 80036d2:	63b0      	str	r0, [r6, #56]	; 0x38
 80036d4:	4628      	mov	r0, r5
 80036d6:	e004      	b.n	80036e2 <_Unwind_VRS_Pop+0x192>
 80036d8:	eb08 0305 	add.w	r3, r8, r5
 80036dc:	2b10      	cmp	r3, #16
 80036de:	d903      	bls.n	80036e8 <_Unwind_VRS_Pop+0x198>
 80036e0:	2002      	movs	r0, #2
 80036e2:	b043      	add	sp, #268	; 0x10c
 80036e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80036e8:	f1b8 0f0f 	cmp.w	r8, #15
 80036ec:	d8f8      	bhi.n	80036e0 <_Unwind_VRS_Pop+0x190>
 80036ee:	6833      	ldr	r3, [r6, #0]
 80036f0:	07da      	lsls	r2, r3, #31
 80036f2:	d506      	bpl.n	8003702 <_Unwind_VRS_Pop+0x1b2>
 80036f4:	4630      	mov	r0, r6
 80036f6:	f023 0303 	bic.w	r3, r3, #3
 80036fa:	f840 3b48 	str.w	r3, [r0], #72
 80036fe:	f000 f879 	bl	80037f4 <__gnu_Unwind_Save_VFP>
 8003702:	af20      	add	r7, sp, #128	; 0x80
 8003704:	4638      	mov	r0, r7
 8003706:	f000 f875 	bl	80037f4 <__gnu_Unwind_Save_VFP>
 800370a:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 800370c:	2d00      	cmp	r5, #0
 800370e:	d197      	bne.n	8003640 <_Unwind_VRS_Pop+0xf0>
 8003710:	461d      	mov	r5, r3
 8003712:	3504      	adds	r5, #4
 8003714:	63b5      	str	r5, [r6, #56]	; 0x38
 8003716:	4638      	mov	r0, r7
 8003718:	f000 f868 	bl	80037ec <__gnu_Unwind_Restore_VFP>
 800371c:	e7bd      	b.n	800369a <_Unwind_VRS_Pop+0x14a>
 800371e:	a820      	add	r0, sp, #128	; 0x80
 8003720:	f000 f86c 	bl	80037fc <__gnu_Unwind_Restore_VFP_D>
 8003724:	e7b3      	b.n	800368e <_Unwind_VRS_Pop+0x13e>
 8003726:	f1b9 0f10 	cmp.w	r9, #16
 800372a:	d940      	bls.n	80037ae <_Unwind_VRS_Pop+0x25e>
 800372c:	f1a9 0910 	sub.w	r9, r9, #16
 8003730:	6833      	ldr	r3, [r6, #0]
 8003732:	07d9      	lsls	r1, r3, #31
 8003734:	d508      	bpl.n	8003748 <_Unwind_VRS_Pop+0x1f8>
 8003736:	f023 0301 	bic.w	r3, r3, #1
 800373a:	4630      	mov	r0, r6
 800373c:	f043 0302 	orr.w	r3, r3, #2
 8003740:	f840 3b48 	str.w	r3, [r0], #72
 8003744:	f000 f85e 	bl	8003804 <__gnu_Unwind_Save_VFP_D>
 8003748:	f1b9 0f00 	cmp.w	r9, #0
 800374c:	d032      	beq.n	80037b4 <_Unwind_VRS_Pop+0x264>
 800374e:	6833      	ldr	r3, [r6, #0]
 8003750:	075a      	lsls	r2, r3, #29
 8003752:	d420      	bmi.n	8003796 <_Unwind_VRS_Pop+0x246>
 8003754:	f1b8 0f0f 	cmp.w	r8, #15
 8003758:	d925      	bls.n	80037a6 <_Unwind_VRS_Pop+0x256>
 800375a:	466f      	mov	r7, sp
 800375c:	4638      	mov	r0, r7
 800375e:	f1c8 0510 	rsb	r5, r8, #16
 8003762:	f000 f857 	bl	8003814 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8003766:	2d00      	cmp	r5, #0
 8003768:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 800376a:	f77f af7a 	ble.w	8003662 <_Unwind_VRS_Pop+0x112>
 800376e:	af20      	add	r7, sp, #128	; 0x80
 8003770:	e768      	b.n	8003644 <_Unwind_VRS_Pop+0xf4>
 8003772:	f023 0310 	bic.w	r3, r3, #16
 8003776:	6033      	str	r3, [r6, #0]
 8003778:	f506 70e8 	add.w	r0, r6, #464	; 0x1d0
 800377c:	f000 f89c 	bl	80038b8 <__gnu_Unwind_Save_WMMXC>
 8003780:	e6fe      	b.n	8003580 <_Unwind_VRS_Pop+0x30>
 8003782:	f023 0308 	bic.w	r3, r3, #8
 8003786:	6003      	str	r3, [r0, #0]
 8003788:	f500 70a8 	add.w	r0, r0, #336	; 0x150
 800378c:	f000 f868 	bl	8003860 <__gnu_Unwind_Save_WMMXD>
 8003790:	e725      	b.n	80035de <_Unwind_VRS_Pop+0x8e>
 8003792:	af20      	add	r7, sp, #128	; 0x80
 8003794:	e7bd      	b.n	8003712 <_Unwind_VRS_Pop+0x1c2>
 8003796:	4630      	mov	r0, r6
 8003798:	f023 0304 	bic.w	r3, r3, #4
 800379c:	f840 3bd0 	str.w	r3, [r0], #208
 80037a0:	f000 f838 	bl	8003814 <__gnu_Unwind_Save_VFP_D_16_to_31>
 80037a4:	e7d6      	b.n	8003754 <_Unwind_VRS_Pop+0x204>
 80037a6:	a820      	add	r0, sp, #128	; 0x80
 80037a8:	f000 f82c 	bl	8003804 <__gnu_Unwind_Save_VFP_D>
 80037ac:	e7d5      	b.n	800375a <_Unwind_VRS_Pop+0x20a>
 80037ae:	f04f 0900 	mov.w	r9, #0
 80037b2:	e7bd      	b.n	8003730 <_Unwind_VRS_Pop+0x1e0>
 80037b4:	f1b8 0f0f 	cmp.w	r8, #15
 80037b8:	f63f af3f 	bhi.w	800363a <_Unwind_VRS_Pop+0xea>
 80037bc:	af20      	add	r7, sp, #128	; 0x80
 80037be:	4638      	mov	r0, r7
 80037c0:	f000 f820 	bl	8003804 <__gnu_Unwind_Save_VFP_D>
 80037c4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80037c6:	2d00      	cmp	r5, #0
 80037c8:	f47f af3a 	bne.w	8003640 <_Unwind_VRS_Pop+0xf0>
 80037cc:	4638      	mov	r0, r7
 80037ce:	f000 f815 	bl	80037fc <__gnu_Unwind_Restore_VFP_D>
 80037d2:	e762      	b.n	800369a <_Unwind_VRS_Pop+0x14a>

080037d4 <__restore_core_regs>:
 80037d4:	f100 0134 	add.w	r1, r0, #52	; 0x34
 80037d8:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 80037dc:	469c      	mov	ip, r3
 80037de:	46a6      	mov	lr, r4
 80037e0:	f84c 5d04 	str.w	r5, [ip, #-4]!
 80037e4:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80037e8:	46e5      	mov	sp, ip
 80037ea:	bd00      	pop	{pc}

080037ec <__gnu_Unwind_Restore_VFP>:
 80037ec:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop

080037f4 <__gnu_Unwind_Save_VFP>:
 80037f4:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 80037f8:	4770      	bx	lr
 80037fa:	bf00      	nop

080037fc <__gnu_Unwind_Restore_VFP_D>:
 80037fc:	ec90 0b20 	vldmia	r0, {d0-d15}
 8003800:	4770      	bx	lr
 8003802:	bf00      	nop

08003804 <__gnu_Unwind_Save_VFP_D>:
 8003804:	ec80 0b20 	vstmia	r0, {d0-d15}
 8003808:	4770      	bx	lr
 800380a:	bf00      	nop

0800380c <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 800380c:	ecd0 0b20 	vldmia	r0, {d16-d31}
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop

08003814 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 8003814:	ecc0 0b20 	vstmia	r0, {d16-d31}
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop

0800381c <__gnu_Unwind_Restore_WMMXD>:
 800381c:	ecf0 0102 	ldfe	f0, [r0], #8
 8003820:	ecf0 1102 	ldfe	f1, [r0], #8
 8003824:	ecf0 2102 	ldfe	f2, [r0], #8
 8003828:	ecf0 3102 	ldfe	f3, [r0], #8
 800382c:	ecf0 4102 	ldfe	f4, [r0], #8
 8003830:	ecf0 5102 	ldfe	f5, [r0], #8
 8003834:	ecf0 6102 	ldfe	f6, [r0], #8
 8003838:	ecf0 7102 	ldfe	f7, [r0], #8
 800383c:	ecf0 8102 	ldfp	f0, [r0], #8
 8003840:	ecf0 9102 	ldfp	f1, [r0], #8
 8003844:	ecf0 a102 	ldfp	f2, [r0], #8
 8003848:	ecf0 b102 	ldfp	f3, [r0], #8
 800384c:	ecf0 c102 	ldfp	f4, [r0], #8
 8003850:	ecf0 d102 	ldfp	f5, [r0], #8
 8003854:	ecf0 e102 	ldfp	f6, [r0], #8
 8003858:	ecf0 f102 	ldfp	f7, [r0], #8
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop

08003860 <__gnu_Unwind_Save_WMMXD>:
 8003860:	ece0 0102 	stfe	f0, [r0], #8
 8003864:	ece0 1102 	stfe	f1, [r0], #8
 8003868:	ece0 2102 	stfe	f2, [r0], #8
 800386c:	ece0 3102 	stfe	f3, [r0], #8
 8003870:	ece0 4102 	stfe	f4, [r0], #8
 8003874:	ece0 5102 	stfe	f5, [r0], #8
 8003878:	ece0 6102 	stfe	f6, [r0], #8
 800387c:	ece0 7102 	stfe	f7, [r0], #8
 8003880:	ece0 8102 	stfp	f0, [r0], #8
 8003884:	ece0 9102 	stfp	f1, [r0], #8
 8003888:	ece0 a102 	stfp	f2, [r0], #8
 800388c:	ece0 b102 	stfp	f3, [r0], #8
 8003890:	ece0 c102 	stfp	f4, [r0], #8
 8003894:	ece0 d102 	stfp	f5, [r0], #8
 8003898:	ece0 e102 	stfp	f6, [r0], #8
 800389c:	ece0 f102 	stfp	f7, [r0], #8
 80038a0:	4770      	bx	lr
 80038a2:	bf00      	nop

080038a4 <__gnu_Unwind_Restore_WMMXC>:
 80038a4:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 80038a8:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 80038ac:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 80038b0:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop

080038b8 <__gnu_Unwind_Save_WMMXC>:
 80038b8:	fca0 8101 	stc2	1, cr8, [r0], #4
 80038bc:	fca0 9101 	stc2	1, cr9, [r0], #4
 80038c0:	fca0 a101 	stc2	1, cr10, [r0], #4
 80038c4:	fca0 b101 	stc2	1, cr11, [r0], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop

080038cc <_Unwind_RaiseException>:
 80038cc:	46ec      	mov	ip, sp
 80038ce:	b500      	push	{lr}
 80038d0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80038d4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80038d8:	f04f 0300 	mov.w	r3, #0
 80038dc:	e92d 000c 	stmdb	sp!, {r2, r3}
 80038e0:	a901      	add	r1, sp, #4
 80038e2:	f7ff fbe1 	bl	80030a8 <__gnu_Unwind_RaiseException>
 80038e6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80038ea:	b012      	add	sp, #72	; 0x48
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop

080038f0 <_Unwind_Resume>:
 80038f0:	46ec      	mov	ip, sp
 80038f2:	b500      	push	{lr}
 80038f4:	e92d 5000 	stmdb	sp!, {ip, lr}
 80038f8:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80038fc:	f04f 0300 	mov.w	r3, #0
 8003900:	e92d 000c 	stmdb	sp!, {r2, r3}
 8003904:	a901      	add	r1, sp, #4
 8003906:	f7ff fc0b 	bl	8003120 <__gnu_Unwind_Resume>
 800390a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800390e:	b012      	add	sp, #72	; 0x48
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop

08003914 <_Unwind_Resume_or_Rethrow>:
 8003914:	46ec      	mov	ip, sp
 8003916:	b500      	push	{lr}
 8003918:	e92d 5000 	stmdb	sp!, {ip, lr}
 800391c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8003920:	f04f 0300 	mov.w	r3, #0
 8003924:	e92d 000c 	stmdb	sp!, {r2, r3}
 8003928:	a901      	add	r1, sp, #4
 800392a:	f7ff fc1b 	bl	8003164 <__gnu_Unwind_Resume_or_Rethrow>
 800392e:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8003932:	b012      	add	sp, #72	; 0x48
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop

08003938 <_Unwind_ForcedUnwind>:
 8003938:	46ec      	mov	ip, sp
 800393a:	b500      	push	{lr}
 800393c:	e92d 5000 	stmdb	sp!, {ip, lr}
 8003940:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8003944:	f04f 0300 	mov.w	r3, #0
 8003948:	e92d 000c 	stmdb	sp!, {r2, r3}
 800394c:	ab01      	add	r3, sp, #4
 800394e:	f7ff fbdf 	bl	8003110 <__gnu_Unwind_ForcedUnwind>
 8003952:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8003956:	b012      	add	sp, #72	; 0x48
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop

0800395c <_Unwind_Backtrace>:
 800395c:	46ec      	mov	ip, sp
 800395e:	b500      	push	{lr}
 8003960:	e92d 5000 	stmdb	sp!, {ip, lr}
 8003964:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8003968:	f04f 0300 	mov.w	r3, #0
 800396c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8003970:	aa01      	add	r2, sp, #4
 8003972:	f7ff fc51 	bl	8003218 <__gnu_Unwind_Backtrace>
 8003976:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800397a:	b012      	add	sp, #72	; 0x48
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop

08003980 <next_unwind_byte>:
 8003980:	7a02      	ldrb	r2, [r0, #8]
 8003982:	4603      	mov	r3, r0
 8003984:	b97a      	cbnz	r2, 80039a6 <next_unwind_byte+0x26>
 8003986:	7a42      	ldrb	r2, [r0, #9]
 8003988:	b1a2      	cbz	r2, 80039b4 <next_unwind_byte+0x34>
 800398a:	6841      	ldr	r1, [r0, #4]
 800398c:	3a01      	subs	r2, #1
 800398e:	b410      	push	{r4}
 8003990:	7242      	strb	r2, [r0, #9]
 8003992:	6808      	ldr	r0, [r1, #0]
 8003994:	2203      	movs	r2, #3
 8003996:	1d0c      	adds	r4, r1, #4
 8003998:	721a      	strb	r2, [r3, #8]
 800399a:	0202      	lsls	r2, r0, #8
 800399c:	605c      	str	r4, [r3, #4]
 800399e:	0e00      	lsrs	r0, r0, #24
 80039a0:	bc10      	pop	{r4}
 80039a2:	601a      	str	r2, [r3, #0]
 80039a4:	4770      	bx	lr
 80039a6:	6800      	ldr	r0, [r0, #0]
 80039a8:	3a01      	subs	r2, #1
 80039aa:	721a      	strb	r2, [r3, #8]
 80039ac:	0202      	lsls	r2, r0, #8
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	0e00      	lsrs	r0, r0, #24
 80039b2:	4770      	bx	lr
 80039b4:	20b0      	movs	r0, #176	; 0xb0
 80039b6:	4770      	bx	lr

080039b8 <_Unwind_GetGR.constprop.0>:
 80039b8:	b500      	push	{lr}
 80039ba:	b085      	sub	sp, #20
 80039bc:	2300      	movs	r3, #0
 80039be:	aa03      	add	r2, sp, #12
 80039c0:	9200      	str	r2, [sp, #0]
 80039c2:	4619      	mov	r1, r3
 80039c4:	220c      	movs	r2, #12
 80039c6:	f7ff fbdd 	bl	8003184 <_Unwind_VRS_Get>
 80039ca:	9803      	ldr	r0, [sp, #12]
 80039cc:	b005      	add	sp, #20
 80039ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80039d2:	bf00      	nop

080039d4 <unwind_UCB_from_context>:
 80039d4:	e7f0      	b.n	80039b8 <_Unwind_GetGR.constprop.0>
 80039d6:	bf00      	nop

080039d8 <__gnu_unwind_execute>:
 80039d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80039dc:	4605      	mov	r5, r0
 80039de:	b085      	sub	sp, #20
 80039e0:	460e      	mov	r6, r1
 80039e2:	f04f 0800 	mov.w	r8, #0
 80039e6:	4630      	mov	r0, r6
 80039e8:	f7ff ffca 	bl	8003980 <next_unwind_byte>
 80039ec:	28b0      	cmp	r0, #176	; 0xb0
 80039ee:	4604      	mov	r4, r0
 80039f0:	f000 80ba 	beq.w	8003b68 <__gnu_unwind_execute+0x190>
 80039f4:	0607      	lsls	r7, r0, #24
 80039f6:	d520      	bpl.n	8003a3a <__gnu_unwind_execute+0x62>
 80039f8:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 80039fc:	2b80      	cmp	r3, #128	; 0x80
 80039fe:	d04d      	beq.n	8003a9c <__gnu_unwind_execute+0xc4>
 8003a00:	2b90      	cmp	r3, #144	; 0x90
 8003a02:	d036      	beq.n	8003a72 <__gnu_unwind_execute+0x9a>
 8003a04:	2ba0      	cmp	r3, #160	; 0xa0
 8003a06:	d060      	beq.n	8003aca <__gnu_unwind_execute+0xf2>
 8003a08:	2bb0      	cmp	r3, #176	; 0xb0
 8003a0a:	d074      	beq.n	8003af6 <__gnu_unwind_execute+0x11e>
 8003a0c:	2bc0      	cmp	r3, #192	; 0xc0
 8003a0e:	f000 808b 	beq.w	8003b28 <__gnu_unwind_execute+0x150>
 8003a12:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8003a16:	2bd0      	cmp	r3, #208	; 0xd0
 8003a18:	d10b      	bne.n	8003a32 <__gnu_unwind_execute+0x5a>
 8003a1a:	f000 0207 	and.w	r2, r0, #7
 8003a1e:	3201      	adds	r2, #1
 8003a20:	2305      	movs	r3, #5
 8003a22:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003a26:	2101      	movs	r1, #1
 8003a28:	4628      	mov	r0, r5
 8003a2a:	f7ff fd91 	bl	8003550 <_Unwind_VRS_Pop>
 8003a2e:	2800      	cmp	r0, #0
 8003a30:	d0d9      	beq.n	80039e6 <__gnu_unwind_execute+0xe>
 8003a32:	2009      	movs	r0, #9
 8003a34:	b005      	add	sp, #20
 8003a36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003a3a:	0083      	lsls	r3, r0, #2
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	1d1f      	adds	r7, r3, #4
 8003a40:	f10d 090c 	add.w	r9, sp, #12
 8003a44:	2300      	movs	r3, #0
 8003a46:	4619      	mov	r1, r3
 8003a48:	f8cd 9000 	str.w	r9, [sp]
 8003a4c:	220d      	movs	r2, #13
 8003a4e:	4628      	mov	r0, r5
 8003a50:	f7ff fb98 	bl	8003184 <_Unwind_VRS_Get>
 8003a54:	9b03      	ldr	r3, [sp, #12]
 8003a56:	f8cd 9000 	str.w	r9, [sp]
 8003a5a:	0660      	lsls	r0, r4, #25
 8003a5c:	bf4c      	ite	mi
 8003a5e:	1bdf      	submi	r7, r3, r7
 8003a60:	18ff      	addpl	r7, r7, r3
 8003a62:	2300      	movs	r3, #0
 8003a64:	220d      	movs	r2, #13
 8003a66:	4619      	mov	r1, r3
 8003a68:	4628      	mov	r0, r5
 8003a6a:	9703      	str	r7, [sp, #12]
 8003a6c:	f7ff fbb0 	bl	80031d0 <_Unwind_VRS_Set>
 8003a70:	e7b9      	b.n	80039e6 <__gnu_unwind_execute+0xe>
 8003a72:	f000 030d 	and.w	r3, r0, #13
 8003a76:	2b0d      	cmp	r3, #13
 8003a78:	d0db      	beq.n	8003a32 <__gnu_unwind_execute+0x5a>
 8003a7a:	af03      	add	r7, sp, #12
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	f000 020f 	and.w	r2, r0, #15
 8003a82:	4619      	mov	r1, r3
 8003a84:	9700      	str	r7, [sp, #0]
 8003a86:	4628      	mov	r0, r5
 8003a88:	f7ff fb7c 	bl	8003184 <_Unwind_VRS_Get>
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	9700      	str	r7, [sp, #0]
 8003a90:	220d      	movs	r2, #13
 8003a92:	4619      	mov	r1, r3
 8003a94:	4628      	mov	r0, r5
 8003a96:	f7ff fb9b 	bl	80031d0 <_Unwind_VRS_Set>
 8003a9a:	e7a4      	b.n	80039e6 <__gnu_unwind_execute+0xe>
 8003a9c:	4630      	mov	r0, r6
 8003a9e:	f7ff ff6f 	bl	8003980 <next_unwind_byte>
 8003aa2:	0224      	lsls	r4, r4, #8
 8003aa4:	4320      	orrs	r0, r4
 8003aa6:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003aaa:	d0c2      	beq.n	8003a32 <__gnu_unwind_execute+0x5a>
 8003aac:	0104      	lsls	r4, r0, #4
 8003aae:	2300      	movs	r3, #0
 8003ab0:	b2a2      	uxth	r2, r4
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	4628      	mov	r0, r5
 8003ab6:	f7ff fd4b 	bl	8003550 <_Unwind_VRS_Pop>
 8003aba:	2800      	cmp	r0, #0
 8003abc:	d1b9      	bne.n	8003a32 <__gnu_unwind_execute+0x5a>
 8003abe:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8003ac2:	bf18      	it	ne
 8003ac4:	f04f 0801 	movne.w	r8, #1
 8003ac8:	e78d      	b.n	80039e6 <__gnu_unwind_execute+0xe>
 8003aca:	43c2      	mvns	r2, r0
 8003acc:	f002 0307 	and.w	r3, r2, #7
 8003ad0:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8003ad4:	411a      	asrs	r2, r3
 8003ad6:	0701      	lsls	r1, r0, #28
 8003ad8:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8003adc:	f04f 0300 	mov.w	r3, #0
 8003ae0:	bf48      	it	mi
 8003ae2:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8003ae6:	4619      	mov	r1, r3
 8003ae8:	4628      	mov	r0, r5
 8003aea:	f7ff fd31 	bl	8003550 <_Unwind_VRS_Pop>
 8003aee:	2800      	cmp	r0, #0
 8003af0:	f43f af79 	beq.w	80039e6 <__gnu_unwind_execute+0xe>
 8003af4:	e79d      	b.n	8003a32 <__gnu_unwind_execute+0x5a>
 8003af6:	28b1      	cmp	r0, #177	; 0xb1
 8003af8:	d03b      	beq.n	8003b72 <__gnu_unwind_execute+0x19a>
 8003afa:	28b2      	cmp	r0, #178	; 0xb2
 8003afc:	f000 8093 	beq.w	8003c26 <__gnu_unwind_execute+0x24e>
 8003b00:	28b3      	cmp	r0, #179	; 0xb3
 8003b02:	d041      	beq.n	8003b88 <__gnu_unwind_execute+0x1b0>
 8003b04:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8003b08:	2bb4      	cmp	r3, #180	; 0xb4
 8003b0a:	d092      	beq.n	8003a32 <__gnu_unwind_execute+0x5a>
 8003b0c:	f000 0207 	and.w	r2, r0, #7
 8003b10:	3201      	adds	r2, #1
 8003b12:	2301      	movs	r3, #1
 8003b14:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003b18:	4619      	mov	r1, r3
 8003b1a:	4628      	mov	r0, r5
 8003b1c:	f7ff fd18 	bl	8003550 <_Unwind_VRS_Pop>
 8003b20:	2800      	cmp	r0, #0
 8003b22:	f43f af60 	beq.w	80039e6 <__gnu_unwind_execute+0xe>
 8003b26:	e784      	b.n	8003a32 <__gnu_unwind_execute+0x5a>
 8003b28:	28c6      	cmp	r0, #198	; 0xc6
 8003b2a:	d04a      	beq.n	8003bc2 <__gnu_unwind_execute+0x1ea>
 8003b2c:	28c7      	cmp	r0, #199	; 0xc7
 8003b2e:	d054      	beq.n	8003bda <__gnu_unwind_execute+0x202>
 8003b30:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8003b34:	2bc0      	cmp	r3, #192	; 0xc0
 8003b36:	d063      	beq.n	8003c00 <__gnu_unwind_execute+0x228>
 8003b38:	28c8      	cmp	r0, #200	; 0xc8
 8003b3a:	d068      	beq.n	8003c0e <__gnu_unwind_execute+0x236>
 8003b3c:	28c9      	cmp	r0, #201	; 0xc9
 8003b3e:	f47f af78 	bne.w	8003a32 <__gnu_unwind_execute+0x5a>
 8003b42:	4630      	mov	r0, r6
 8003b44:	f7ff ff1c 	bl	8003980 <next_unwind_byte>
 8003b48:	0302      	lsls	r2, r0, #12
 8003b4a:	f000 000f 	and.w	r0, r0, #15
 8003b4e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8003b52:	3001      	adds	r0, #1
 8003b54:	4302      	orrs	r2, r0
 8003b56:	2101      	movs	r1, #1
 8003b58:	2305      	movs	r3, #5
 8003b5a:	4628      	mov	r0, r5
 8003b5c:	f7ff fcf8 	bl	8003550 <_Unwind_VRS_Pop>
 8003b60:	2800      	cmp	r0, #0
 8003b62:	f43f af40 	beq.w	80039e6 <__gnu_unwind_execute+0xe>
 8003b66:	e764      	b.n	8003a32 <__gnu_unwind_execute+0x5a>
 8003b68:	f1b8 0f00 	cmp.w	r8, #0
 8003b6c:	d018      	beq.n	8003ba0 <__gnu_unwind_execute+0x1c8>
 8003b6e:	2000      	movs	r0, #0
 8003b70:	e760      	b.n	8003a34 <__gnu_unwind_execute+0x5c>
 8003b72:	4630      	mov	r0, r6
 8003b74:	f7ff ff04 	bl	8003980 <next_unwind_byte>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	2800      	cmp	r0, #0
 8003b7c:	f43f af59 	beq.w	8003a32 <__gnu_unwind_execute+0x5a>
 8003b80:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8003b84:	d0c8      	beq.n	8003b18 <__gnu_unwind_execute+0x140>
 8003b86:	e754      	b.n	8003a32 <__gnu_unwind_execute+0x5a>
 8003b88:	4630      	mov	r0, r6
 8003b8a:	f7ff fef9 	bl	8003980 <next_unwind_byte>
 8003b8e:	0302      	lsls	r2, r0, #12
 8003b90:	f000 030f 	and.w	r3, r0, #15
 8003b94:	3301      	adds	r3, #1
 8003b96:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8003b9a:	431a      	orrs	r2, r3
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e7bb      	b.n	8003b18 <__gnu_unwind_execute+0x140>
 8003ba0:	ac03      	add	r4, sp, #12
 8003ba2:	4643      	mov	r3, r8
 8003ba4:	220e      	movs	r2, #14
 8003ba6:	4641      	mov	r1, r8
 8003ba8:	9400      	str	r4, [sp, #0]
 8003baa:	4628      	mov	r0, r5
 8003bac:	f7ff faea 	bl	8003184 <_Unwind_VRS_Get>
 8003bb0:	9400      	str	r4, [sp, #0]
 8003bb2:	4643      	mov	r3, r8
 8003bb4:	220f      	movs	r2, #15
 8003bb6:	4641      	mov	r1, r8
 8003bb8:	4628      	mov	r0, r5
 8003bba:	f7ff fb09 	bl	80031d0 <_Unwind_VRS_Set>
 8003bbe:	4640      	mov	r0, r8
 8003bc0:	e738      	b.n	8003a34 <__gnu_unwind_execute+0x5c>
 8003bc2:	4630      	mov	r0, r6
 8003bc4:	f7ff fedc 	bl	8003980 <next_unwind_byte>
 8003bc8:	0302      	lsls	r2, r0, #12
 8003bca:	f000 030f 	and.w	r3, r0, #15
 8003bce:	3301      	adds	r3, #1
 8003bd0:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8003bd4:	431a      	orrs	r2, r3
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	e79e      	b.n	8003b18 <__gnu_unwind_execute+0x140>
 8003bda:	4630      	mov	r0, r6
 8003bdc:	f7ff fed0 	bl	8003980 <next_unwind_byte>
 8003be0:	4602      	mov	r2, r0
 8003be2:	2800      	cmp	r0, #0
 8003be4:	f43f af25 	beq.w	8003a32 <__gnu_unwind_execute+0x5a>
 8003be8:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8003bec:	f47f af21 	bne.w	8003a32 <__gnu_unwind_execute+0x5a>
 8003bf0:	2104      	movs	r1, #4
 8003bf2:	4628      	mov	r0, r5
 8003bf4:	f7ff fcac 	bl	8003550 <_Unwind_VRS_Pop>
 8003bf8:	2800      	cmp	r0, #0
 8003bfa:	f43f aef4 	beq.w	80039e6 <__gnu_unwind_execute+0xe>
 8003bfe:	e718      	b.n	8003a32 <__gnu_unwind_execute+0x5a>
 8003c00:	f000 020f 	and.w	r2, r0, #15
 8003c04:	3201      	adds	r2, #1
 8003c06:	2303      	movs	r3, #3
 8003c08:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8003c0c:	e784      	b.n	8003b18 <__gnu_unwind_execute+0x140>
 8003c0e:	4630      	mov	r0, r6
 8003c10:	f7ff feb6 	bl	8003980 <next_unwind_byte>
 8003c14:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8003c18:	f000 030f 	and.w	r3, r0, #15
 8003c1c:	3210      	adds	r2, #16
 8003c1e:	3301      	adds	r3, #1
 8003c20:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8003c24:	e797      	b.n	8003b56 <__gnu_unwind_execute+0x17e>
 8003c26:	2300      	movs	r3, #0
 8003c28:	f10d 090c 	add.w	r9, sp, #12
 8003c2c:	220d      	movs	r2, #13
 8003c2e:	4619      	mov	r1, r3
 8003c30:	f8cd 9000 	str.w	r9, [sp]
 8003c34:	4628      	mov	r0, r5
 8003c36:	f7ff faa5 	bl	8003184 <_Unwind_VRS_Get>
 8003c3a:	4630      	mov	r0, r6
 8003c3c:	f7ff fea0 	bl	8003980 <next_unwind_byte>
 8003c40:	0602      	lsls	r2, r0, #24
 8003c42:	f04f 0402 	mov.w	r4, #2
 8003c46:	d50c      	bpl.n	8003c62 <__gnu_unwind_execute+0x28a>
 8003c48:	9b03      	ldr	r3, [sp, #12]
 8003c4a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8003c4e:	40a0      	lsls	r0, r4
 8003c50:	4418      	add	r0, r3
 8003c52:	9003      	str	r0, [sp, #12]
 8003c54:	4630      	mov	r0, r6
 8003c56:	f7ff fe93 	bl	8003980 <next_unwind_byte>
 8003c5a:	0603      	lsls	r3, r0, #24
 8003c5c:	f104 0407 	add.w	r4, r4, #7
 8003c60:	d4f2      	bmi.n	8003c48 <__gnu_unwind_execute+0x270>
 8003c62:	9b03      	ldr	r3, [sp, #12]
 8003c64:	f8cd 9000 	str.w	r9, [sp]
 8003c68:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8003c6c:	40a2      	lsls	r2, r4
 8003c6e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003c72:	441a      	add	r2, r3
 8003c74:	2300      	movs	r3, #0
 8003c76:	9203      	str	r2, [sp, #12]
 8003c78:	4619      	mov	r1, r3
 8003c7a:	220d      	movs	r2, #13
 8003c7c:	4628      	mov	r0, r5
 8003c7e:	f7ff faa7 	bl	80031d0 <_Unwind_VRS_Set>
 8003c82:	e6b0      	b.n	80039e6 <__gnu_unwind_execute+0xe>

08003c84 <__gnu_unwind_frame>:
 8003c84:	b510      	push	{r4, lr}
 8003c86:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8003c88:	6853      	ldr	r3, [r2, #4]
 8003c8a:	b084      	sub	sp, #16
 8003c8c:	f04f 0c03 	mov.w	ip, #3
 8003c90:	3208      	adds	r2, #8
 8003c92:	021c      	lsls	r4, r3, #8
 8003c94:	4608      	mov	r0, r1
 8003c96:	0e1b      	lsrs	r3, r3, #24
 8003c98:	a901      	add	r1, sp, #4
 8003c9a:	9401      	str	r4, [sp, #4]
 8003c9c:	9202      	str	r2, [sp, #8]
 8003c9e:	f88d c00c 	strb.w	ip, [sp, #12]
 8003ca2:	f88d 300d 	strb.w	r3, [sp, #13]
 8003ca6:	f7ff fe97 	bl	80039d8 <__gnu_unwind_execute>
 8003caa:	b004      	add	sp, #16
 8003cac:	bd10      	pop	{r4, pc}
 8003cae:	bf00      	nop

08003cb0 <_Unwind_GetRegionStart>:
 8003cb0:	b508      	push	{r3, lr}
 8003cb2:	f7ff fe8f 	bl	80039d4 <unwind_UCB_from_context>
 8003cb6:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8003cb8:	bd08      	pop	{r3, pc}
 8003cba:	bf00      	nop

08003cbc <_Unwind_GetLanguageSpecificData>:
 8003cbc:	b508      	push	{r3, lr}
 8003cbe:	f7ff fe89 	bl	80039d4 <unwind_UCB_from_context>
 8003cc2:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8003cc4:	79c3      	ldrb	r3, [r0, #7]
 8003cc6:	3302      	adds	r3, #2
 8003cc8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8003ccc:	bd08      	pop	{r3, pc}
 8003cce:	bf00      	nop

08003cd0 <__aeabi_idiv0>:
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop

08003cd4 <abort>:
 8003cd4:	b508      	push	{r3, lr}
 8003cd6:	2006      	movs	r0, #6
 8003cd8:	f000 f898 	bl	8003e0c <raise>
 8003cdc:	2001      	movs	r0, #1
 8003cde:	f7fd f86f 	bl	8000dc0 <_exit>
 8003ce2:	bf00      	nop

08003ce4 <_init_signal_r>:
 8003ce4:	b538      	push	{r3, r4, r5, lr}
 8003ce6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003ce8:	b10c      	cbz	r4, 8003cee <_init_signal_r+0xa>
 8003cea:	2000      	movs	r0, #0
 8003cec:	bd38      	pop	{r3, r4, r5, pc}
 8003cee:	2180      	movs	r1, #128	; 0x80
 8003cf0:	4605      	mov	r5, r0
 8003cf2:	f7fd fb41 	bl	8001378 <_malloc_r>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	6468      	str	r0, [r5, #68]	; 0x44
 8003cfa:	b130      	cbz	r0, 8003d0a <_init_signal_r+0x26>
 8003cfc:	1f03      	subs	r3, r0, #4
 8003cfe:	327c      	adds	r2, #124	; 0x7c
 8003d00:	f843 4f04 	str.w	r4, [r3, #4]!
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d1fb      	bne.n	8003d00 <_init_signal_r+0x1c>
 8003d08:	e7ef      	b.n	8003cea <_init_signal_r+0x6>
 8003d0a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003d0e:	bd38      	pop	{r3, r4, r5, pc}

08003d10 <_signal_r>:
 8003d10:	291f      	cmp	r1, #31
 8003d12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d14:	4605      	mov	r5, r0
 8003d16:	d808      	bhi.n	8003d2a <_signal_r+0x1a>
 8003d18:	6c46      	ldr	r6, [r0, #68]	; 0x44
 8003d1a:	460c      	mov	r4, r1
 8003d1c:	4617      	mov	r7, r2
 8003d1e:	b14e      	cbz	r6, 8003d34 <_signal_r+0x24>
 8003d20:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8003d24:	f846 7024 	str.w	r7, [r6, r4, lsl #2]
 8003d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d2a:	2316      	movs	r3, #22
 8003d2c:	6003      	str	r3, [r0, #0]
 8003d2e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d34:	2180      	movs	r1, #128	; 0x80
 8003d36:	f7fd fb1f 	bl	8001378 <_malloc_r>
 8003d3a:	4606      	mov	r6, r0
 8003d3c:	6468      	str	r0, [r5, #68]	; 0x44
 8003d3e:	b140      	cbz	r0, 8003d52 <_signal_r+0x42>
 8003d40:	1f03      	subs	r3, r0, #4
 8003d42:	f100 057c 	add.w	r5, r0, #124	; 0x7c
 8003d46:	2100      	movs	r1, #0
 8003d48:	f843 1f04 	str.w	r1, [r3, #4]!
 8003d4c:	429d      	cmp	r5, r3
 8003d4e:	d1fb      	bne.n	8003d48 <_signal_r+0x38>
 8003d50:	e7e6      	b.n	8003d20 <_signal_r+0x10>
 8003d52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003d56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003d58 <_raise_r>:
 8003d58:	291f      	cmp	r1, #31
 8003d5a:	b538      	push	{r3, r4, r5, lr}
 8003d5c:	4605      	mov	r5, r0
 8003d5e:	d820      	bhi.n	8003da2 <_raise_r+0x4a>
 8003d60:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003d62:	460c      	mov	r4, r1
 8003d64:	b16a      	cbz	r2, 8003d82 <_raise_r+0x2a>
 8003d66:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003d6a:	b153      	cbz	r3, 8003d82 <_raise_r+0x2a>
 8003d6c:	2b01      	cmp	r3, #1
 8003d6e:	d016      	beq.n	8003d9e <_raise_r+0x46>
 8003d70:	1c59      	adds	r1, r3, #1
 8003d72:	d010      	beq.n	8003d96 <_raise_r+0x3e>
 8003d74:	2500      	movs	r5, #0
 8003d76:	4620      	mov	r0, r4
 8003d78:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
 8003d7c:	4798      	blx	r3
 8003d7e:	4628      	mov	r0, r5
 8003d80:	bd38      	pop	{r3, r4, r5, pc}
 8003d82:	4628      	mov	r0, r5
 8003d84:	f000 f8f8 	bl	8003f78 <_getpid_r>
 8003d88:	4622      	mov	r2, r4
 8003d8a:	4601      	mov	r1, r0
 8003d8c:	4628      	mov	r0, r5
 8003d8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003d92:	f000 b8db 	b.w	8003f4c <_kill_r>
 8003d96:	2316      	movs	r3, #22
 8003d98:	6003      	str	r3, [r0, #0]
 8003d9a:	2001      	movs	r0, #1
 8003d9c:	bd38      	pop	{r3, r4, r5, pc}
 8003d9e:	2000      	movs	r0, #0
 8003da0:	bd38      	pop	{r3, r4, r5, pc}
 8003da2:	2316      	movs	r3, #22
 8003da4:	6003      	str	r3, [r0, #0]
 8003da6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003daa:	bd38      	pop	{r3, r4, r5, pc}

08003dac <__sigtramp_r>:
 8003dac:	291f      	cmp	r1, #31
 8003dae:	d82a      	bhi.n	8003e06 <__sigtramp_r+0x5a>
 8003db0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003db2:	b538      	push	{r3, r4, r5, lr}
 8003db4:	460c      	mov	r4, r1
 8003db6:	4605      	mov	r5, r0
 8003db8:	b182      	cbz	r2, 8003ddc <__sigtramp_r+0x30>
 8003dba:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 8003dbe:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8003dc2:	b14b      	cbz	r3, 8003dd8 <__sigtramp_r+0x2c>
 8003dc4:	1c59      	adds	r1, r3, #1
 8003dc6:	d019      	beq.n	8003dfc <__sigtramp_r+0x50>
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d015      	beq.n	8003df8 <__sigtramp_r+0x4c>
 8003dcc:	2500      	movs	r5, #0
 8003dce:	4620      	mov	r0, r4
 8003dd0:	6015      	str	r5, [r2, #0]
 8003dd2:	4798      	blx	r3
 8003dd4:	4628      	mov	r0, r5
 8003dd6:	bd38      	pop	{r3, r4, r5, pc}
 8003dd8:	2001      	movs	r0, #1
 8003dda:	bd38      	pop	{r3, r4, r5, pc}
 8003ddc:	2180      	movs	r1, #128	; 0x80
 8003dde:	f7fd facb 	bl	8001378 <_malloc_r>
 8003de2:	4602      	mov	r2, r0
 8003de4:	6468      	str	r0, [r5, #68]	; 0x44
 8003de6:	b158      	cbz	r0, 8003e00 <__sigtramp_r+0x54>
 8003de8:	1f03      	subs	r3, r0, #4
 8003dea:	2100      	movs	r1, #0
 8003dec:	307c      	adds	r0, #124	; 0x7c
 8003dee:	f843 1f04 	str.w	r1, [r3, #4]!
 8003df2:	4298      	cmp	r0, r3
 8003df4:	d1fb      	bne.n	8003dee <__sigtramp_r+0x42>
 8003df6:	e7e0      	b.n	8003dba <__sigtramp_r+0xe>
 8003df8:	2003      	movs	r0, #3
 8003dfa:	bd38      	pop	{r3, r4, r5, pc}
 8003dfc:	2002      	movs	r0, #2
 8003dfe:	bd38      	pop	{r3, r4, r5, pc}
 8003e00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e04:	bd38      	pop	{r3, r4, r5, pc}
 8003e06:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e0a:	4770      	bx	lr

08003e0c <raise>:
 8003e0c:	b538      	push	{r3, r4, r5, lr}
 8003e0e:	4b14      	ldr	r3, [pc, #80]	; (8003e60 <raise+0x54>)
 8003e10:	281f      	cmp	r0, #31
 8003e12:	681d      	ldr	r5, [r3, #0]
 8003e14:	d81f      	bhi.n	8003e56 <raise+0x4a>
 8003e16:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 8003e18:	4604      	mov	r4, r0
 8003e1a:	b162      	cbz	r2, 8003e36 <raise+0x2a>
 8003e1c:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 8003e20:	b14b      	cbz	r3, 8003e36 <raise+0x2a>
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d015      	beq.n	8003e52 <raise+0x46>
 8003e26:	1c59      	adds	r1, r3, #1
 8003e28:	d00f      	beq.n	8003e4a <raise+0x3e>
 8003e2a:	2500      	movs	r5, #0
 8003e2c:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 8003e30:	4798      	blx	r3
 8003e32:	4628      	mov	r0, r5
 8003e34:	bd38      	pop	{r3, r4, r5, pc}
 8003e36:	4628      	mov	r0, r5
 8003e38:	f000 f89e 	bl	8003f78 <_getpid_r>
 8003e3c:	4622      	mov	r2, r4
 8003e3e:	4601      	mov	r1, r0
 8003e40:	4628      	mov	r0, r5
 8003e42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e46:	f000 b881 	b.w	8003f4c <_kill_r>
 8003e4a:	2316      	movs	r3, #22
 8003e4c:	602b      	str	r3, [r5, #0]
 8003e4e:	2001      	movs	r0, #1
 8003e50:	bd38      	pop	{r3, r4, r5, pc}
 8003e52:	2000      	movs	r0, #0
 8003e54:	bd38      	pop	{r3, r4, r5, pc}
 8003e56:	2316      	movs	r3, #22
 8003e58:	602b      	str	r3, [r5, #0]
 8003e5a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e5e:	bd38      	pop	{r3, r4, r5, pc}
 8003e60:	20000004 	.word	0x20000004

08003e64 <signal>:
 8003e64:	4b12      	ldr	r3, [pc, #72]	; (8003eb0 <signal+0x4c>)
 8003e66:	281f      	cmp	r0, #31
 8003e68:	b570      	push	{r4, r5, r6, lr}
 8003e6a:	681e      	ldr	r6, [r3, #0]
 8003e6c:	d808      	bhi.n	8003e80 <signal+0x1c>
 8003e6e:	460d      	mov	r5, r1
 8003e70:	6c71      	ldr	r1, [r6, #68]	; 0x44
 8003e72:	4604      	mov	r4, r0
 8003e74:	b149      	cbz	r1, 8003e8a <signal+0x26>
 8003e76:	f851 0024 	ldr.w	r0, [r1, r4, lsl #2]
 8003e7a:	f841 5024 	str.w	r5, [r1, r4, lsl #2]
 8003e7e:	bd70      	pop	{r4, r5, r6, pc}
 8003e80:	2316      	movs	r3, #22
 8003e82:	6033      	str	r3, [r6, #0]
 8003e84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e88:	bd70      	pop	{r4, r5, r6, pc}
 8003e8a:	2180      	movs	r1, #128	; 0x80
 8003e8c:	4630      	mov	r0, r6
 8003e8e:	f7fd fa73 	bl	8001378 <_malloc_r>
 8003e92:	4601      	mov	r1, r0
 8003e94:	6470      	str	r0, [r6, #68]	; 0x44
 8003e96:	b140      	cbz	r0, 8003eaa <signal+0x46>
 8003e98:	1f03      	subs	r3, r0, #4
 8003e9a:	f100 0c7c 	add.w	ip, r0, #124	; 0x7c
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	f843 2f04 	str.w	r2, [r3, #4]!
 8003ea4:	4563      	cmp	r3, ip
 8003ea6:	d1fb      	bne.n	8003ea0 <signal+0x3c>
 8003ea8:	e7e5      	b.n	8003e76 <signal+0x12>
 8003eaa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003eae:	bd70      	pop	{r4, r5, r6, pc}
 8003eb0:	20000004 	.word	0x20000004

08003eb4 <_init_signal>:
 8003eb4:	b538      	push	{r3, r4, r5, lr}
 8003eb6:	4b0b      	ldr	r3, [pc, #44]	; (8003ee4 <_init_signal+0x30>)
 8003eb8:	681d      	ldr	r5, [r3, #0]
 8003eba:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 8003ebc:	b10c      	cbz	r4, 8003ec2 <_init_signal+0xe>
 8003ebe:	2000      	movs	r0, #0
 8003ec0:	bd38      	pop	{r3, r4, r5, pc}
 8003ec2:	2180      	movs	r1, #128	; 0x80
 8003ec4:	4628      	mov	r0, r5
 8003ec6:	f7fd fa57 	bl	8001378 <_malloc_r>
 8003eca:	6468      	str	r0, [r5, #68]	; 0x44
 8003ecc:	b138      	cbz	r0, 8003ede <_init_signal+0x2a>
 8003ece:	1f03      	subs	r3, r0, #4
 8003ed0:	f100 027c 	add.w	r2, r0, #124	; 0x7c
 8003ed4:	f843 4f04 	str.w	r4, [r3, #4]!
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d1fb      	bne.n	8003ed4 <_init_signal+0x20>
 8003edc:	e7ef      	b.n	8003ebe <_init_signal+0xa>
 8003ede:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003ee2:	bd38      	pop	{r3, r4, r5, pc}
 8003ee4:	20000004 	.word	0x20000004

08003ee8 <__sigtramp>:
 8003ee8:	b538      	push	{r3, r4, r5, lr}
 8003eea:	4b17      	ldr	r3, [pc, #92]	; (8003f48 <__sigtramp+0x60>)
 8003eec:	281f      	cmp	r0, #31
 8003eee:	681d      	ldr	r5, [r3, #0]
 8003ef0:	d826      	bhi.n	8003f40 <__sigtramp+0x58>
 8003ef2:	6c6a      	ldr	r2, [r5, #68]	; 0x44
 8003ef4:	4604      	mov	r4, r0
 8003ef6:	b182      	cbz	r2, 8003f1a <__sigtramp+0x32>
 8003ef8:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 8003efc:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8003f00:	b14b      	cbz	r3, 8003f16 <__sigtramp+0x2e>
 8003f02:	1c59      	adds	r1, r3, #1
 8003f04:	d01a      	beq.n	8003f3c <__sigtramp+0x54>
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d016      	beq.n	8003f38 <__sigtramp+0x50>
 8003f0a:	2500      	movs	r5, #0
 8003f0c:	4620      	mov	r0, r4
 8003f0e:	6015      	str	r5, [r2, #0]
 8003f10:	4798      	blx	r3
 8003f12:	4628      	mov	r0, r5
 8003f14:	bd38      	pop	{r3, r4, r5, pc}
 8003f16:	2001      	movs	r0, #1
 8003f18:	bd38      	pop	{r3, r4, r5, pc}
 8003f1a:	2180      	movs	r1, #128	; 0x80
 8003f1c:	4628      	mov	r0, r5
 8003f1e:	f7fd fa2b 	bl	8001378 <_malloc_r>
 8003f22:	4602      	mov	r2, r0
 8003f24:	6468      	str	r0, [r5, #68]	; 0x44
 8003f26:	b158      	cbz	r0, 8003f40 <__sigtramp+0x58>
 8003f28:	1f03      	subs	r3, r0, #4
 8003f2a:	2100      	movs	r1, #0
 8003f2c:	307c      	adds	r0, #124	; 0x7c
 8003f2e:	f843 1f04 	str.w	r1, [r3, #4]!
 8003f32:	4283      	cmp	r3, r0
 8003f34:	d1fb      	bne.n	8003f2e <__sigtramp+0x46>
 8003f36:	e7df      	b.n	8003ef8 <__sigtramp+0x10>
 8003f38:	2003      	movs	r0, #3
 8003f3a:	bd38      	pop	{r3, r4, r5, pc}
 8003f3c:	2002      	movs	r0, #2
 8003f3e:	bd38      	pop	{r3, r4, r5, pc}
 8003f40:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003f44:	bd38      	pop	{r3, r4, r5, pc}
 8003f46:	bf00      	nop
 8003f48:	20000004 	.word	0x20000004

08003f4c <_kill_r>:
 8003f4c:	b570      	push	{r4, r5, r6, lr}
 8003f4e:	460c      	mov	r4, r1
 8003f50:	4d08      	ldr	r5, [pc, #32]	; (8003f74 <_kill_r+0x28>)
 8003f52:	4603      	mov	r3, r0
 8003f54:	2600      	movs	r6, #0
 8003f56:	4620      	mov	r0, r4
 8003f58:	4611      	mov	r1, r2
 8003f5a:	461c      	mov	r4, r3
 8003f5c:	602e      	str	r6, [r5, #0]
 8003f5e:	f7fc ff21 	bl	8000da4 <_kill>
 8003f62:	1c43      	adds	r3, r0, #1
 8003f64:	d000      	beq.n	8003f68 <_kill_r+0x1c>
 8003f66:	bd70      	pop	{r4, r5, r6, pc}
 8003f68:	682b      	ldr	r3, [r5, #0]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d0fb      	beq.n	8003f66 <_kill_r+0x1a>
 8003f6e:	6023      	str	r3, [r4, #0]
 8003f70:	bd70      	pop	{r4, r5, r6, pc}
 8003f72:	bf00      	nop
 8003f74:	20000214 	.word	0x20000214

08003f78 <_getpid_r>:
 8003f78:	f7fc bf12 	b.w	8000da0 <_getpid>

08003f7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003f7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003fb4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003f80:	480d      	ldr	r0, [pc, #52]	; (8003fb8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003f82:	490e      	ldr	r1, [pc, #56]	; (8003fbc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003f84:	4a0e      	ldr	r2, [pc, #56]	; (8003fc0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003f86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f88:	e002      	b.n	8003f90 <LoopCopyDataInit>

08003f8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f8e:	3304      	adds	r3, #4

08003f90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f94:	d3f9      	bcc.n	8003f8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f96:	4a0b      	ldr	r2, [pc, #44]	; (8003fc4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003f98:	4c0b      	ldr	r4, [pc, #44]	; (8003fc8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003f9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f9c:	e001      	b.n	8003fa2 <LoopFillZerobss>

08003f9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003fa0:	3204      	adds	r2, #4

08003fa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003fa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003fa4:	d3fb      	bcc.n	8003f9e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003fa6:	f7fd f807 	bl	8000fb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003faa:	f7fd f8fd 	bl	80011a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003fae:	f7fc fa1d 	bl	80003ec <main>
  bx  lr    
 8003fb2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003fb4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003fb8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003fbc:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8003fc0:	0800b82c 	.word	0x0800b82c
  ldr r2, =_sbss
 8003fc4:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8003fc8:	200008fc 	.word	0x200008fc

08003fcc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003fcc:	e7fe      	b.n	8003fcc <ADC_IRQHandler>
	...

08003fd0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003fd4:	4b0e      	ldr	r3, [pc, #56]	; (8004010 <HAL_Init+0x40>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a0d      	ldr	r2, [pc, #52]	; (8004010 <HAL_Init+0x40>)
 8003fda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003fde:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003fe0:	4b0b      	ldr	r3, [pc, #44]	; (8004010 <HAL_Init+0x40>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a0a      	ldr	r2, [pc, #40]	; (8004010 <HAL_Init+0x40>)
 8003fe6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003fea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003fec:	4b08      	ldr	r3, [pc, #32]	; (8004010 <HAL_Init+0x40>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a07      	ldr	r2, [pc, #28]	; (8004010 <HAL_Init+0x40>)
 8003ff2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ff6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ff8:	2003      	movs	r0, #3
 8003ffa:	f000 f94f 	bl	800429c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ffe:	2000      	movs	r0, #0
 8004000:	f000 f808 	bl	8004014 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004004:	f7fc fc9e 	bl	8000944 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	40023c00 	.word	0x40023c00

08004014 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800401c:	4b12      	ldr	r3, [pc, #72]	; (8004068 <HAL_InitTick+0x54>)
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	4b12      	ldr	r3, [pc, #72]	; (800406c <HAL_InitTick+0x58>)
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	4619      	mov	r1, r3
 8004026:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800402a:	fbb3 f3f1 	udiv	r3, r3, r1
 800402e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004032:	4618      	mov	r0, r3
 8004034:	f000 f967 	bl	8004306 <HAL_SYSTICK_Config>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d001      	beq.n	8004042 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e00e      	b.n	8004060 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2b0f      	cmp	r3, #15
 8004046:	d80a      	bhi.n	800405e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004048:	2200      	movs	r2, #0
 800404a:	6879      	ldr	r1, [r7, #4]
 800404c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004050:	f000 f92f 	bl	80042b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004054:	4a06      	ldr	r2, [pc, #24]	; (8004070 <HAL_InitTick+0x5c>)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800405a:	2300      	movs	r3, #0
 800405c:	e000      	b.n	8004060 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800405e:	2301      	movs	r3, #1
}
 8004060:	4618      	mov	r0, r3
 8004062:	3708      	adds	r7, #8
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}
 8004068:	20000000 	.word	0x20000000
 800406c:	2000006c 	.word	0x2000006c
 8004070:	20000068 	.word	0x20000068

08004074 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004078:	4b06      	ldr	r3, [pc, #24]	; (8004094 <HAL_IncTick+0x20>)
 800407a:	781b      	ldrb	r3, [r3, #0]
 800407c:	461a      	mov	r2, r3
 800407e:	4b06      	ldr	r3, [pc, #24]	; (8004098 <HAL_IncTick+0x24>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4413      	add	r3, r2
 8004084:	4a04      	ldr	r2, [pc, #16]	; (8004098 <HAL_IncTick+0x24>)
 8004086:	6013      	str	r3, [r2, #0]
}
 8004088:	bf00      	nop
 800408a:	46bd      	mov	sp, r7
 800408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004090:	4770      	bx	lr
 8004092:	bf00      	nop
 8004094:	2000006c 	.word	0x2000006c
 8004098:	20000218 	.word	0x20000218

0800409c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800409c:	b480      	push	{r7}
 800409e:	af00      	add	r7, sp, #0
  return uwTick;
 80040a0:	4b03      	ldr	r3, [pc, #12]	; (80040b0 <HAL_GetTick+0x14>)
 80040a2:	681b      	ldr	r3, [r3, #0]
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr
 80040ae:	bf00      	nop
 80040b0:	20000218 	.word	0x20000218

080040b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80040bc:	f7ff ffee 	bl	800409c <HAL_GetTick>
 80040c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040cc:	d005      	beq.n	80040da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80040ce:	4b0a      	ldr	r3, [pc, #40]	; (80040f8 <HAL_Delay+0x44>)
 80040d0:	781b      	ldrb	r3, [r3, #0]
 80040d2:	461a      	mov	r2, r3
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	4413      	add	r3, r2
 80040d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80040da:	bf00      	nop
 80040dc:	f7ff ffde 	bl	800409c <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d8f7      	bhi.n	80040dc <HAL_Delay+0x28>
  {
  }
}
 80040ec:	bf00      	nop
 80040ee:	bf00      	nop
 80040f0:	3710      	adds	r7, #16
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	2000006c 	.word	0x2000006c

080040fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b085      	sub	sp, #20
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f003 0307 	and.w	r3, r3, #7
 800410a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800410c:	4b0c      	ldr	r3, [pc, #48]	; (8004140 <__NVIC_SetPriorityGrouping+0x44>)
 800410e:	68db      	ldr	r3, [r3, #12]
 8004110:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004112:	68ba      	ldr	r2, [r7, #8]
 8004114:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004118:	4013      	ands	r3, r2
 800411a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004124:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004128:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800412c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800412e:	4a04      	ldr	r2, [pc, #16]	; (8004140 <__NVIC_SetPriorityGrouping+0x44>)
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	60d3      	str	r3, [r2, #12]
}
 8004134:	bf00      	nop
 8004136:	3714      	adds	r7, #20
 8004138:	46bd      	mov	sp, r7
 800413a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413e:	4770      	bx	lr
 8004140:	e000ed00 	.word	0xe000ed00

08004144 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004144:	b480      	push	{r7}
 8004146:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004148:	4b04      	ldr	r3, [pc, #16]	; (800415c <__NVIC_GetPriorityGrouping+0x18>)
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	0a1b      	lsrs	r3, r3, #8
 800414e:	f003 0307 	and.w	r3, r3, #7
}
 8004152:	4618      	mov	r0, r3
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr
 800415c:	e000ed00 	.word	0xe000ed00

08004160 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	4603      	mov	r3, r0
 8004168:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800416a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800416e:	2b00      	cmp	r3, #0
 8004170:	db0b      	blt.n	800418a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004172:	79fb      	ldrb	r3, [r7, #7]
 8004174:	f003 021f 	and.w	r2, r3, #31
 8004178:	4907      	ldr	r1, [pc, #28]	; (8004198 <__NVIC_EnableIRQ+0x38>)
 800417a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800417e:	095b      	lsrs	r3, r3, #5
 8004180:	2001      	movs	r0, #1
 8004182:	fa00 f202 	lsl.w	r2, r0, r2
 8004186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800418a:	bf00      	nop
 800418c:	370c      	adds	r7, #12
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop
 8004198:	e000e100 	.word	0xe000e100

0800419c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	4603      	mov	r3, r0
 80041a4:	6039      	str	r1, [r7, #0]
 80041a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80041a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	db0a      	blt.n	80041c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	b2da      	uxtb	r2, r3
 80041b4:	490c      	ldr	r1, [pc, #48]	; (80041e8 <__NVIC_SetPriority+0x4c>)
 80041b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80041ba:	0112      	lsls	r2, r2, #4
 80041bc:	b2d2      	uxtb	r2, r2
 80041be:	440b      	add	r3, r1
 80041c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041c4:	e00a      	b.n	80041dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	b2da      	uxtb	r2, r3
 80041ca:	4908      	ldr	r1, [pc, #32]	; (80041ec <__NVIC_SetPriority+0x50>)
 80041cc:	79fb      	ldrb	r3, [r7, #7]
 80041ce:	f003 030f 	and.w	r3, r3, #15
 80041d2:	3b04      	subs	r3, #4
 80041d4:	0112      	lsls	r2, r2, #4
 80041d6:	b2d2      	uxtb	r2, r2
 80041d8:	440b      	add	r3, r1
 80041da:	761a      	strb	r2, [r3, #24]
}
 80041dc:	bf00      	nop
 80041de:	370c      	adds	r7, #12
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr
 80041e8:	e000e100 	.word	0xe000e100
 80041ec:	e000ed00 	.word	0xe000ed00

080041f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b089      	sub	sp, #36	; 0x24
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f003 0307 	and.w	r3, r3, #7
 8004202:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004204:	69fb      	ldr	r3, [r7, #28]
 8004206:	f1c3 0307 	rsb	r3, r3, #7
 800420a:	2b04      	cmp	r3, #4
 800420c:	bf28      	it	cs
 800420e:	2304      	movcs	r3, #4
 8004210:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	3304      	adds	r3, #4
 8004216:	2b06      	cmp	r3, #6
 8004218:	d902      	bls.n	8004220 <NVIC_EncodePriority+0x30>
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	3b03      	subs	r3, #3
 800421e:	e000      	b.n	8004222 <NVIC_EncodePriority+0x32>
 8004220:	2300      	movs	r3, #0
 8004222:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004224:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	fa02 f303 	lsl.w	r3, r2, r3
 800422e:	43da      	mvns	r2, r3
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	401a      	ands	r2, r3
 8004234:	697b      	ldr	r3, [r7, #20]
 8004236:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004238:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	fa01 f303 	lsl.w	r3, r1, r3
 8004242:	43d9      	mvns	r1, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004248:	4313      	orrs	r3, r2
         );
}
 800424a:	4618      	mov	r0, r3
 800424c:	3724      	adds	r7, #36	; 0x24
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr
	...

08004258 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b082      	sub	sp, #8
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	3b01      	subs	r3, #1
 8004264:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004268:	d301      	bcc.n	800426e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800426a:	2301      	movs	r3, #1
 800426c:	e00f      	b.n	800428e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800426e:	4a0a      	ldr	r2, [pc, #40]	; (8004298 <SysTick_Config+0x40>)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	3b01      	subs	r3, #1
 8004274:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004276:	210f      	movs	r1, #15
 8004278:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800427c:	f7ff ff8e 	bl	800419c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004280:	4b05      	ldr	r3, [pc, #20]	; (8004298 <SysTick_Config+0x40>)
 8004282:	2200      	movs	r2, #0
 8004284:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004286:	4b04      	ldr	r3, [pc, #16]	; (8004298 <SysTick_Config+0x40>)
 8004288:	2207      	movs	r2, #7
 800428a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3708      	adds	r7, #8
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}
 8004296:	bf00      	nop
 8004298:	e000e010 	.word	0xe000e010

0800429c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b082      	sub	sp, #8
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f7ff ff29 	bl	80040fc <__NVIC_SetPriorityGrouping>
}
 80042aa:	bf00      	nop
 80042ac:	3708      	adds	r7, #8
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}

080042b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80042b2:	b580      	push	{r7, lr}
 80042b4:	b086      	sub	sp, #24
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	4603      	mov	r3, r0
 80042ba:	60b9      	str	r1, [r7, #8]
 80042bc:	607a      	str	r2, [r7, #4]
 80042be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80042c0:	2300      	movs	r3, #0
 80042c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80042c4:	f7ff ff3e 	bl	8004144 <__NVIC_GetPriorityGrouping>
 80042c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	68b9      	ldr	r1, [r7, #8]
 80042ce:	6978      	ldr	r0, [r7, #20]
 80042d0:	f7ff ff8e 	bl	80041f0 <NVIC_EncodePriority>
 80042d4:	4602      	mov	r2, r0
 80042d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042da:	4611      	mov	r1, r2
 80042dc:	4618      	mov	r0, r3
 80042de:	f7ff ff5d 	bl	800419c <__NVIC_SetPriority>
}
 80042e2:	bf00      	nop
 80042e4:	3718      	adds	r7, #24
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bd80      	pop	{r7, pc}

080042ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042ea:	b580      	push	{r7, lr}
 80042ec:	b082      	sub	sp, #8
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	4603      	mov	r3, r0
 80042f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042f8:	4618      	mov	r0, r3
 80042fa:	f7ff ff31 	bl	8004160 <__NVIC_EnableIRQ>
}
 80042fe:	bf00      	nop
 8004300:	3708      	adds	r7, #8
 8004302:	46bd      	mov	sp, r7
 8004304:	bd80      	pop	{r7, pc}

08004306 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004306:	b580      	push	{r7, lr}
 8004308:	b082      	sub	sp, #8
 800430a:	af00      	add	r7, sp, #0
 800430c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f7ff ffa2 	bl	8004258 <SysTick_Config>
 8004314:	4603      	mov	r3, r0
}
 8004316:	4618      	mov	r0, r3
 8004318:	3708      	adds	r7, #8
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
	...

08004320 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004320:	b480      	push	{r7}
 8004322:	b089      	sub	sp, #36	; 0x24
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800432a:	2300      	movs	r3, #0
 800432c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800432e:	2300      	movs	r3, #0
 8004330:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004332:	2300      	movs	r3, #0
 8004334:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004336:	2300      	movs	r3, #0
 8004338:	61fb      	str	r3, [r7, #28]
 800433a:	e16b      	b.n	8004614 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800433c:	2201      	movs	r2, #1
 800433e:	69fb      	ldr	r3, [r7, #28]
 8004340:	fa02 f303 	lsl.w	r3, r2, r3
 8004344:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	697a      	ldr	r2, [r7, #20]
 800434c:	4013      	ands	r3, r2
 800434e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004350:	693a      	ldr	r2, [r7, #16]
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	429a      	cmp	r2, r3
 8004356:	f040 815a 	bne.w	800460e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	f003 0303 	and.w	r3, r3, #3
 8004362:	2b01      	cmp	r3, #1
 8004364:	d005      	beq.n	8004372 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	685b      	ldr	r3, [r3, #4]
 800436a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800436e:	2b02      	cmp	r3, #2
 8004370:	d130      	bne.n	80043d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004378:	69fb      	ldr	r3, [r7, #28]
 800437a:	005b      	lsls	r3, r3, #1
 800437c:	2203      	movs	r2, #3
 800437e:	fa02 f303 	lsl.w	r3, r2, r3
 8004382:	43db      	mvns	r3, r3
 8004384:	69ba      	ldr	r2, [r7, #24]
 8004386:	4013      	ands	r3, r2
 8004388:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	68da      	ldr	r2, [r3, #12]
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	fa02 f303 	lsl.w	r3, r2, r3
 8004396:	69ba      	ldr	r2, [r7, #24]
 8004398:	4313      	orrs	r3, r2
 800439a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	69ba      	ldr	r2, [r7, #24]
 80043a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043a8:	2201      	movs	r2, #1
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	fa02 f303 	lsl.w	r3, r2, r3
 80043b0:	43db      	mvns	r3, r3
 80043b2:	69ba      	ldr	r2, [r7, #24]
 80043b4:	4013      	ands	r3, r2
 80043b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	091b      	lsrs	r3, r3, #4
 80043be:	f003 0201 	and.w	r2, r3, #1
 80043c2:	69fb      	ldr	r3, [r7, #28]
 80043c4:	fa02 f303 	lsl.w	r3, r2, r3
 80043c8:	69ba      	ldr	r2, [r7, #24]
 80043ca:	4313      	orrs	r3, r2
 80043cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	69ba      	ldr	r2, [r7, #24]
 80043d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	f003 0303 	and.w	r3, r3, #3
 80043dc:	2b03      	cmp	r3, #3
 80043de:	d017      	beq.n	8004410 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	2203      	movs	r2, #3
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	43db      	mvns	r3, r3
 80043f2:	69ba      	ldr	r2, [r7, #24]
 80043f4:	4013      	ands	r3, r2
 80043f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	689a      	ldr	r2, [r3, #8]
 80043fc:	69fb      	ldr	r3, [r7, #28]
 80043fe:	005b      	lsls	r3, r3, #1
 8004400:	fa02 f303 	lsl.w	r3, r2, r3
 8004404:	69ba      	ldr	r2, [r7, #24]
 8004406:	4313      	orrs	r3, r2
 8004408:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	69ba      	ldr	r2, [r7, #24]
 800440e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f003 0303 	and.w	r3, r3, #3
 8004418:	2b02      	cmp	r3, #2
 800441a:	d123      	bne.n	8004464 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	08da      	lsrs	r2, r3, #3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	3208      	adds	r2, #8
 8004424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004428:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	f003 0307 	and.w	r3, r3, #7
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	220f      	movs	r2, #15
 8004434:	fa02 f303 	lsl.w	r3, r2, r3
 8004438:	43db      	mvns	r3, r3
 800443a:	69ba      	ldr	r2, [r7, #24]
 800443c:	4013      	ands	r3, r2
 800443e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	691a      	ldr	r2, [r3, #16]
 8004444:	69fb      	ldr	r3, [r7, #28]
 8004446:	f003 0307 	and.w	r3, r3, #7
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	fa02 f303 	lsl.w	r3, r2, r3
 8004450:	69ba      	ldr	r2, [r7, #24]
 8004452:	4313      	orrs	r3, r2
 8004454:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	08da      	lsrs	r2, r3, #3
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	3208      	adds	r2, #8
 800445e:	69b9      	ldr	r1, [r7, #24]
 8004460:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	005b      	lsls	r3, r3, #1
 800446e:	2203      	movs	r2, #3
 8004470:	fa02 f303 	lsl.w	r3, r2, r3
 8004474:	43db      	mvns	r3, r3
 8004476:	69ba      	ldr	r2, [r7, #24]
 8004478:	4013      	ands	r3, r2
 800447a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f003 0203 	and.w	r2, r3, #3
 8004484:	69fb      	ldr	r3, [r7, #28]
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	fa02 f303 	lsl.w	r3, r2, r3
 800448c:	69ba      	ldr	r2, [r7, #24]
 800448e:	4313      	orrs	r3, r2
 8004490:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	69ba      	ldr	r2, [r7, #24]
 8004496:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	f000 80b4 	beq.w	800460e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044a6:	2300      	movs	r3, #0
 80044a8:	60fb      	str	r3, [r7, #12]
 80044aa:	4b60      	ldr	r3, [pc, #384]	; (800462c <HAL_GPIO_Init+0x30c>)
 80044ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ae:	4a5f      	ldr	r2, [pc, #380]	; (800462c <HAL_GPIO_Init+0x30c>)
 80044b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80044b4:	6453      	str	r3, [r2, #68]	; 0x44
 80044b6:	4b5d      	ldr	r3, [pc, #372]	; (800462c <HAL_GPIO_Init+0x30c>)
 80044b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80044be:	60fb      	str	r3, [r7, #12]
 80044c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80044c2:	4a5b      	ldr	r2, [pc, #364]	; (8004630 <HAL_GPIO_Init+0x310>)
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	089b      	lsrs	r3, r3, #2
 80044c8:	3302      	adds	r3, #2
 80044ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	f003 0303 	and.w	r3, r3, #3
 80044d6:	009b      	lsls	r3, r3, #2
 80044d8:	220f      	movs	r2, #15
 80044da:	fa02 f303 	lsl.w	r3, r2, r3
 80044de:	43db      	mvns	r3, r3
 80044e0:	69ba      	ldr	r2, [r7, #24]
 80044e2:	4013      	ands	r3, r2
 80044e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a52      	ldr	r2, [pc, #328]	; (8004634 <HAL_GPIO_Init+0x314>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d02b      	beq.n	8004546 <HAL_GPIO_Init+0x226>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a51      	ldr	r2, [pc, #324]	; (8004638 <HAL_GPIO_Init+0x318>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d025      	beq.n	8004542 <HAL_GPIO_Init+0x222>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a50      	ldr	r2, [pc, #320]	; (800463c <HAL_GPIO_Init+0x31c>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d01f      	beq.n	800453e <HAL_GPIO_Init+0x21e>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a4f      	ldr	r2, [pc, #316]	; (8004640 <HAL_GPIO_Init+0x320>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d019      	beq.n	800453a <HAL_GPIO_Init+0x21a>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4a4e      	ldr	r2, [pc, #312]	; (8004644 <HAL_GPIO_Init+0x324>)
 800450a:	4293      	cmp	r3, r2
 800450c:	d013      	beq.n	8004536 <HAL_GPIO_Init+0x216>
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a4d      	ldr	r2, [pc, #308]	; (8004648 <HAL_GPIO_Init+0x328>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d00d      	beq.n	8004532 <HAL_GPIO_Init+0x212>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	4a4c      	ldr	r2, [pc, #304]	; (800464c <HAL_GPIO_Init+0x32c>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d007      	beq.n	800452e <HAL_GPIO_Init+0x20e>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4a4b      	ldr	r2, [pc, #300]	; (8004650 <HAL_GPIO_Init+0x330>)
 8004522:	4293      	cmp	r3, r2
 8004524:	d101      	bne.n	800452a <HAL_GPIO_Init+0x20a>
 8004526:	2307      	movs	r3, #7
 8004528:	e00e      	b.n	8004548 <HAL_GPIO_Init+0x228>
 800452a:	2308      	movs	r3, #8
 800452c:	e00c      	b.n	8004548 <HAL_GPIO_Init+0x228>
 800452e:	2306      	movs	r3, #6
 8004530:	e00a      	b.n	8004548 <HAL_GPIO_Init+0x228>
 8004532:	2305      	movs	r3, #5
 8004534:	e008      	b.n	8004548 <HAL_GPIO_Init+0x228>
 8004536:	2304      	movs	r3, #4
 8004538:	e006      	b.n	8004548 <HAL_GPIO_Init+0x228>
 800453a:	2303      	movs	r3, #3
 800453c:	e004      	b.n	8004548 <HAL_GPIO_Init+0x228>
 800453e:	2302      	movs	r3, #2
 8004540:	e002      	b.n	8004548 <HAL_GPIO_Init+0x228>
 8004542:	2301      	movs	r3, #1
 8004544:	e000      	b.n	8004548 <HAL_GPIO_Init+0x228>
 8004546:	2300      	movs	r3, #0
 8004548:	69fa      	ldr	r2, [r7, #28]
 800454a:	f002 0203 	and.w	r2, r2, #3
 800454e:	0092      	lsls	r2, r2, #2
 8004550:	4093      	lsls	r3, r2
 8004552:	69ba      	ldr	r2, [r7, #24]
 8004554:	4313      	orrs	r3, r2
 8004556:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004558:	4935      	ldr	r1, [pc, #212]	; (8004630 <HAL_GPIO_Init+0x310>)
 800455a:	69fb      	ldr	r3, [r7, #28]
 800455c:	089b      	lsrs	r3, r3, #2
 800455e:	3302      	adds	r3, #2
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004566:	4b3b      	ldr	r3, [pc, #236]	; (8004654 <HAL_GPIO_Init+0x334>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	43db      	mvns	r3, r3
 8004570:	69ba      	ldr	r2, [r7, #24]
 8004572:	4013      	ands	r3, r2
 8004574:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800457e:	2b00      	cmp	r3, #0
 8004580:	d003      	beq.n	800458a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004582:	69ba      	ldr	r2, [r7, #24]
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	4313      	orrs	r3, r2
 8004588:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800458a:	4a32      	ldr	r2, [pc, #200]	; (8004654 <HAL_GPIO_Init+0x334>)
 800458c:	69bb      	ldr	r3, [r7, #24]
 800458e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004590:	4b30      	ldr	r3, [pc, #192]	; (8004654 <HAL_GPIO_Init+0x334>)
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	43db      	mvns	r3, r3
 800459a:	69ba      	ldr	r2, [r7, #24]
 800459c:	4013      	ands	r3, r2
 800459e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d003      	beq.n	80045b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80045ac:	69ba      	ldr	r2, [r7, #24]
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	4313      	orrs	r3, r2
 80045b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80045b4:	4a27      	ldr	r2, [pc, #156]	; (8004654 <HAL_GPIO_Init+0x334>)
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80045ba:	4b26      	ldr	r3, [pc, #152]	; (8004654 <HAL_GPIO_Init+0x334>)
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045c0:	693b      	ldr	r3, [r7, #16]
 80045c2:	43db      	mvns	r3, r3
 80045c4:	69ba      	ldr	r2, [r7, #24]
 80045c6:	4013      	ands	r3, r2
 80045c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d003      	beq.n	80045de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80045d6:	69ba      	ldr	r2, [r7, #24]
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	4313      	orrs	r3, r2
 80045dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80045de:	4a1d      	ldr	r2, [pc, #116]	; (8004654 <HAL_GPIO_Init+0x334>)
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80045e4:	4b1b      	ldr	r3, [pc, #108]	; (8004654 <HAL_GPIO_Init+0x334>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	43db      	mvns	r3, r3
 80045ee:	69ba      	ldr	r2, [r7, #24]
 80045f0:	4013      	ands	r3, r2
 80045f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d003      	beq.n	8004608 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004600:	69ba      	ldr	r2, [r7, #24]
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	4313      	orrs	r3, r2
 8004606:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004608:	4a12      	ldr	r2, [pc, #72]	; (8004654 <HAL_GPIO_Init+0x334>)
 800460a:	69bb      	ldr	r3, [r7, #24]
 800460c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800460e:	69fb      	ldr	r3, [r7, #28]
 8004610:	3301      	adds	r3, #1
 8004612:	61fb      	str	r3, [r7, #28]
 8004614:	69fb      	ldr	r3, [r7, #28]
 8004616:	2b0f      	cmp	r3, #15
 8004618:	f67f ae90 	bls.w	800433c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800461c:	bf00      	nop
 800461e:	bf00      	nop
 8004620:	3724      	adds	r7, #36	; 0x24
 8004622:	46bd      	mov	sp, r7
 8004624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004628:	4770      	bx	lr
 800462a:	bf00      	nop
 800462c:	40023800 	.word	0x40023800
 8004630:	40013800 	.word	0x40013800
 8004634:	40020000 	.word	0x40020000
 8004638:	40020400 	.word	0x40020400
 800463c:	40020800 	.word	0x40020800
 8004640:	40020c00 	.word	0x40020c00
 8004644:	40021000 	.word	0x40021000
 8004648:	40021400 	.word	0x40021400
 800464c:	40021800 	.word	0x40021800
 8004650:	40021c00 	.word	0x40021c00
 8004654:	40013c00 	.word	0x40013c00

08004658 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004658:	b480      	push	{r7}
 800465a:	b087      	sub	sp, #28
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
 8004660:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004662:	2300      	movs	r3, #0
 8004664:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004666:	2300      	movs	r3, #0
 8004668:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800466a:	2300      	movs	r3, #0
 800466c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800466e:	2300      	movs	r3, #0
 8004670:	617b      	str	r3, [r7, #20]
 8004672:	e0cd      	b.n	8004810 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004674:	2201      	movs	r2, #1
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	fa02 f303 	lsl.w	r3, r2, r3
 800467c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800467e:	683a      	ldr	r2, [r7, #0]
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	4013      	ands	r3, r2
 8004684:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8004686:	68fa      	ldr	r2, [r7, #12]
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	429a      	cmp	r2, r3
 800468c:	f040 80bd 	bne.w	800480a <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004690:	4a65      	ldr	r2, [pc, #404]	; (8004828 <HAL_GPIO_DeInit+0x1d0>)
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	089b      	lsrs	r3, r3, #2
 8004696:	3302      	adds	r3, #2
 8004698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800469c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	f003 0303 	and.w	r3, r3, #3
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	220f      	movs	r2, #15
 80046a8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ac:	68ba      	ldr	r2, [r7, #8]
 80046ae:	4013      	ands	r3, r2
 80046b0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	4a5d      	ldr	r2, [pc, #372]	; (800482c <HAL_GPIO_DeInit+0x1d4>)
 80046b6:	4293      	cmp	r3, r2
 80046b8:	d02b      	beq.n	8004712 <HAL_GPIO_DeInit+0xba>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	4a5c      	ldr	r2, [pc, #368]	; (8004830 <HAL_GPIO_DeInit+0x1d8>)
 80046be:	4293      	cmp	r3, r2
 80046c0:	d025      	beq.n	800470e <HAL_GPIO_DeInit+0xb6>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a5b      	ldr	r2, [pc, #364]	; (8004834 <HAL_GPIO_DeInit+0x1dc>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d01f      	beq.n	800470a <HAL_GPIO_DeInit+0xb2>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a5a      	ldr	r2, [pc, #360]	; (8004838 <HAL_GPIO_DeInit+0x1e0>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d019      	beq.n	8004706 <HAL_GPIO_DeInit+0xae>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a59      	ldr	r2, [pc, #356]	; (800483c <HAL_GPIO_DeInit+0x1e4>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d013      	beq.n	8004702 <HAL_GPIO_DeInit+0xaa>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a58      	ldr	r2, [pc, #352]	; (8004840 <HAL_GPIO_DeInit+0x1e8>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d00d      	beq.n	80046fe <HAL_GPIO_DeInit+0xa6>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a57      	ldr	r2, [pc, #348]	; (8004844 <HAL_GPIO_DeInit+0x1ec>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d007      	beq.n	80046fa <HAL_GPIO_DeInit+0xa2>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a56      	ldr	r2, [pc, #344]	; (8004848 <HAL_GPIO_DeInit+0x1f0>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d101      	bne.n	80046f6 <HAL_GPIO_DeInit+0x9e>
 80046f2:	2307      	movs	r3, #7
 80046f4:	e00e      	b.n	8004714 <HAL_GPIO_DeInit+0xbc>
 80046f6:	2308      	movs	r3, #8
 80046f8:	e00c      	b.n	8004714 <HAL_GPIO_DeInit+0xbc>
 80046fa:	2306      	movs	r3, #6
 80046fc:	e00a      	b.n	8004714 <HAL_GPIO_DeInit+0xbc>
 80046fe:	2305      	movs	r3, #5
 8004700:	e008      	b.n	8004714 <HAL_GPIO_DeInit+0xbc>
 8004702:	2304      	movs	r3, #4
 8004704:	e006      	b.n	8004714 <HAL_GPIO_DeInit+0xbc>
 8004706:	2303      	movs	r3, #3
 8004708:	e004      	b.n	8004714 <HAL_GPIO_DeInit+0xbc>
 800470a:	2302      	movs	r3, #2
 800470c:	e002      	b.n	8004714 <HAL_GPIO_DeInit+0xbc>
 800470e:	2301      	movs	r3, #1
 8004710:	e000      	b.n	8004714 <HAL_GPIO_DeInit+0xbc>
 8004712:	2300      	movs	r3, #0
 8004714:	697a      	ldr	r2, [r7, #20]
 8004716:	f002 0203 	and.w	r2, r2, #3
 800471a:	0092      	lsls	r2, r2, #2
 800471c:	4093      	lsls	r3, r2
 800471e:	68ba      	ldr	r2, [r7, #8]
 8004720:	429a      	cmp	r2, r3
 8004722:	d132      	bne.n	800478a <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004724:	4b49      	ldr	r3, [pc, #292]	; (800484c <HAL_GPIO_DeInit+0x1f4>)
 8004726:	681a      	ldr	r2, [r3, #0]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	43db      	mvns	r3, r3
 800472c:	4947      	ldr	r1, [pc, #284]	; (800484c <HAL_GPIO_DeInit+0x1f4>)
 800472e:	4013      	ands	r3, r2
 8004730:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004732:	4b46      	ldr	r3, [pc, #280]	; (800484c <HAL_GPIO_DeInit+0x1f4>)
 8004734:	685a      	ldr	r2, [r3, #4]
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	43db      	mvns	r3, r3
 800473a:	4944      	ldr	r1, [pc, #272]	; (800484c <HAL_GPIO_DeInit+0x1f4>)
 800473c:	4013      	ands	r3, r2
 800473e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004740:	4b42      	ldr	r3, [pc, #264]	; (800484c <HAL_GPIO_DeInit+0x1f4>)
 8004742:	68da      	ldr	r2, [r3, #12]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	43db      	mvns	r3, r3
 8004748:	4940      	ldr	r1, [pc, #256]	; (800484c <HAL_GPIO_DeInit+0x1f4>)
 800474a:	4013      	ands	r3, r2
 800474c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800474e:	4b3f      	ldr	r3, [pc, #252]	; (800484c <HAL_GPIO_DeInit+0x1f4>)
 8004750:	689a      	ldr	r2, [r3, #8]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	43db      	mvns	r3, r3
 8004756:	493d      	ldr	r1, [pc, #244]	; (800484c <HAL_GPIO_DeInit+0x1f4>)
 8004758:	4013      	ands	r3, r2
 800475a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	f003 0303 	and.w	r3, r3, #3
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	220f      	movs	r2, #15
 8004766:	fa02 f303 	lsl.w	r3, r2, r3
 800476a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800476c:	4a2e      	ldr	r2, [pc, #184]	; (8004828 <HAL_GPIO_DeInit+0x1d0>)
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	089b      	lsrs	r3, r3, #2
 8004772:	3302      	adds	r3, #2
 8004774:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	43da      	mvns	r2, r3
 800477c:	482a      	ldr	r0, [pc, #168]	; (8004828 <HAL_GPIO_DeInit+0x1d0>)
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	089b      	lsrs	r3, r3, #2
 8004782:	400a      	ands	r2, r1
 8004784:	3302      	adds	r3, #2
 8004786:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	005b      	lsls	r3, r3, #1
 8004792:	2103      	movs	r1, #3
 8004794:	fa01 f303 	lsl.w	r3, r1, r3
 8004798:	43db      	mvns	r3, r3
 800479a:	401a      	ands	r2, r3
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	08da      	lsrs	r2, r3, #3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	3208      	adds	r2, #8
 80047a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	f003 0307 	and.w	r3, r3, #7
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	220f      	movs	r2, #15
 80047b6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ba:	43db      	mvns	r3, r3
 80047bc:	697a      	ldr	r2, [r7, #20]
 80047be:	08d2      	lsrs	r2, r2, #3
 80047c0:	4019      	ands	r1, r3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	3208      	adds	r2, #8
 80047c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	68da      	ldr	r2, [r3, #12]
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	005b      	lsls	r3, r3, #1
 80047d2:	2103      	movs	r1, #3
 80047d4:	fa01 f303 	lsl.w	r3, r1, r3
 80047d8:	43db      	mvns	r3, r3
 80047da:	401a      	ands	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	685a      	ldr	r2, [r3, #4]
 80047e4:	2101      	movs	r1, #1
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	fa01 f303 	lsl.w	r3, r1, r3
 80047ec:	43db      	mvns	r3, r3
 80047ee:	401a      	ands	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	689a      	ldr	r2, [r3, #8]
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	005b      	lsls	r3, r3, #1
 80047fc:	2103      	movs	r1, #3
 80047fe:	fa01 f303 	lsl.w	r3, r1, r3
 8004802:	43db      	mvns	r3, r3
 8004804:	401a      	ands	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800480a:	697b      	ldr	r3, [r7, #20]
 800480c:	3301      	adds	r3, #1
 800480e:	617b      	str	r3, [r7, #20]
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	2b0f      	cmp	r3, #15
 8004814:	f67f af2e 	bls.w	8004674 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004818:	bf00      	nop
 800481a:	bf00      	nop
 800481c:	371c      	adds	r7, #28
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr
 8004826:	bf00      	nop
 8004828:	40013800 	.word	0x40013800
 800482c:	40020000 	.word	0x40020000
 8004830:	40020400 	.word	0x40020400
 8004834:	40020800 	.word	0x40020800
 8004838:	40020c00 	.word	0x40020c00
 800483c:	40021000 	.word	0x40021000
 8004840:	40021400 	.word	0x40021400
 8004844:	40021800 	.word	0x40021800
 8004848:	40021c00 	.word	0x40021c00
 800484c:	40013c00 	.word	0x40013c00

08004850 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	460b      	mov	r3, r1
 800485a:	807b      	strh	r3, [r7, #2]
 800485c:	4613      	mov	r3, r2
 800485e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004860:	787b      	ldrb	r3, [r7, #1]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d003      	beq.n	800486e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004866:	887a      	ldrh	r2, [r7, #2]
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800486c:	e003      	b.n	8004876 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800486e:	887b      	ldrh	r3, [r7, #2]
 8004870:	041a      	lsls	r2, r3, #16
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	619a      	str	r2, [r3, #24]
}
 8004876:	bf00      	nop
 8004878:	370c      	adds	r7, #12
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr

08004882 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8004882:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004884:	b08f      	sub	sp, #60	; 0x3c
 8004886:	af0a      	add	r7, sp, #40	; 0x28
 8004888:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d101      	bne.n	8004894 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e054      	b.n	800493e <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d106      	bne.n	80048b4 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f006 fc2a 	bl	800b108 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2203      	movs	r2, #3
 80048b8:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d102      	bne.n	80048ce <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	4618      	mov	r0, r3
 80048d4:	f003 fc58 	bl	8008188 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	603b      	str	r3, [r7, #0]
 80048de:	687e      	ldr	r6, [r7, #4]
 80048e0:	466d      	mov	r5, sp
 80048e2:	f106 0410 	add.w	r4, r6, #16
 80048e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80048e8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80048ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80048ec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80048ee:	e894 0003 	ldmia.w	r4, {r0, r1}
 80048f2:	e885 0003 	stmia.w	r5, {r0, r1}
 80048f6:	1d33      	adds	r3, r6, #4
 80048f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80048fa:	6838      	ldr	r0, [r7, #0]
 80048fc:	f003 fbd2 	bl	80080a4 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	2101      	movs	r1, #1
 8004906:	4618      	mov	r0, r3
 8004908:	f003 fc4f 	bl	80081aa <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	603b      	str	r3, [r7, #0]
 8004912:	687e      	ldr	r6, [r7, #4]
 8004914:	466d      	mov	r5, sp
 8004916:	f106 0410 	add.w	r4, r6, #16
 800491a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800491c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800491e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004920:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004922:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004926:	e885 0003 	stmia.w	r5, {r0, r1}
 800492a:	1d33      	adds	r3, r6, #4
 800492c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800492e:	6838      	ldr	r0, [r7, #0]
 8004930:	f003 fdd8 	bl	80084e4 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3714      	adds	r7, #20
 8004942:	46bd      	mov	sp, r7
 8004944:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004946 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8004946:	b590      	push	{r4, r7, lr}
 8004948:	b089      	sub	sp, #36	; 0x24
 800494a:	af04      	add	r7, sp, #16
 800494c:	6078      	str	r0, [r7, #4]
 800494e:	4608      	mov	r0, r1
 8004950:	4611      	mov	r1, r2
 8004952:	461a      	mov	r2, r3
 8004954:	4603      	mov	r3, r0
 8004956:	70fb      	strb	r3, [r7, #3]
 8004958:	460b      	mov	r3, r1
 800495a:	70bb      	strb	r3, [r7, #2]
 800495c:	4613      	mov	r3, r2
 800495e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004966:	2b01      	cmp	r3, #1
 8004968:	d101      	bne.n	800496e <HAL_HCD_HC_Init+0x28>
 800496a:	2302      	movs	r3, #2
 800496c:	e076      	b.n	8004a5c <HAL_HCD_HC_Init+0x116>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2201      	movs	r2, #1
 8004972:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 8004976:	78fb      	ldrb	r3, [r7, #3]
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	212c      	movs	r1, #44	; 0x2c
 800497c:	fb01 f303 	mul.w	r3, r1, r3
 8004980:	4413      	add	r3, r2
 8004982:	333d      	adds	r3, #61	; 0x3d
 8004984:	2200      	movs	r2, #0
 8004986:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8004988:	78fb      	ldrb	r3, [r7, #3]
 800498a:	687a      	ldr	r2, [r7, #4]
 800498c:	212c      	movs	r1, #44	; 0x2c
 800498e:	fb01 f303 	mul.w	r3, r1, r3
 8004992:	4413      	add	r3, r2
 8004994:	3338      	adds	r3, #56	; 0x38
 8004996:	787a      	ldrb	r2, [r7, #1]
 8004998:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 800499a:	78fb      	ldrb	r3, [r7, #3]
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	212c      	movs	r1, #44	; 0x2c
 80049a0:	fb01 f303 	mul.w	r3, r1, r3
 80049a4:	4413      	add	r3, r2
 80049a6:	3340      	adds	r3, #64	; 0x40
 80049a8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80049aa:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80049ac:	78fb      	ldrb	r3, [r7, #3]
 80049ae:	687a      	ldr	r2, [r7, #4]
 80049b0:	212c      	movs	r1, #44	; 0x2c
 80049b2:	fb01 f303 	mul.w	r3, r1, r3
 80049b6:	4413      	add	r3, r2
 80049b8:	3339      	adds	r3, #57	; 0x39
 80049ba:	78fa      	ldrb	r2, [r7, #3]
 80049bc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80049be:	78fb      	ldrb	r3, [r7, #3]
 80049c0:	687a      	ldr	r2, [r7, #4]
 80049c2:	212c      	movs	r1, #44	; 0x2c
 80049c4:	fb01 f303 	mul.w	r3, r1, r3
 80049c8:	4413      	add	r3, r2
 80049ca:	333f      	adds	r3, #63	; 0x3f
 80049cc:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80049d0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80049d2:	78fb      	ldrb	r3, [r7, #3]
 80049d4:	78ba      	ldrb	r2, [r7, #2]
 80049d6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80049da:	b2d0      	uxtb	r0, r2
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	212c      	movs	r1, #44	; 0x2c
 80049e0:	fb01 f303 	mul.w	r3, r1, r3
 80049e4:	4413      	add	r3, r2
 80049e6:	333a      	adds	r3, #58	; 0x3a
 80049e8:	4602      	mov	r2, r0
 80049ea:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80049ec:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	da09      	bge.n	8004a08 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80049f4:	78fb      	ldrb	r3, [r7, #3]
 80049f6:	687a      	ldr	r2, [r7, #4]
 80049f8:	212c      	movs	r1, #44	; 0x2c
 80049fa:	fb01 f303 	mul.w	r3, r1, r3
 80049fe:	4413      	add	r3, r2
 8004a00:	333b      	adds	r3, #59	; 0x3b
 8004a02:	2201      	movs	r2, #1
 8004a04:	701a      	strb	r2, [r3, #0]
 8004a06:	e008      	b.n	8004a1a <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8004a08:	78fb      	ldrb	r3, [r7, #3]
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	212c      	movs	r1, #44	; 0x2c
 8004a0e:	fb01 f303 	mul.w	r3, r1, r3
 8004a12:	4413      	add	r3, r2
 8004a14:	333b      	adds	r3, #59	; 0x3b
 8004a16:	2200      	movs	r2, #0
 8004a18:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8004a1a:	78fb      	ldrb	r3, [r7, #3]
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	212c      	movs	r1, #44	; 0x2c
 8004a20:	fb01 f303 	mul.w	r3, r1, r3
 8004a24:	4413      	add	r3, r2
 8004a26:	333c      	adds	r3, #60	; 0x3c
 8004a28:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004a2c:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6818      	ldr	r0, [r3, #0]
 8004a32:	787c      	ldrb	r4, [r7, #1]
 8004a34:	78ba      	ldrb	r2, [r7, #2]
 8004a36:	78f9      	ldrb	r1, [r7, #3]
 8004a38:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004a3a:	9302      	str	r3, [sp, #8]
 8004a3c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004a40:	9301      	str	r3, [sp, #4]
 8004a42:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004a46:	9300      	str	r3, [sp, #0]
 8004a48:	4623      	mov	r3, r4
 8004a4a:	f003 fed1 	bl	80087f0 <USB_HC_Init>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8004a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3714      	adds	r7, #20
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd90      	pop	{r4, r7, pc}

08004a64 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
 8004a6c:	460b      	mov	r3, r1
 8004a6e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004a70:	2300      	movs	r3, #0
 8004a72:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d101      	bne.n	8004a82 <HAL_HCD_HC_Halt+0x1e>
 8004a7e:	2302      	movs	r3, #2
 8004a80:	e00f      	b.n	8004aa2 <HAL_HCD_HC_Halt+0x3e>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2201      	movs	r2, #1
 8004a86:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	78fa      	ldrb	r2, [r7, #3]
 8004a90:	4611      	mov	r1, r2
 8004a92:	4618      	mov	r0, r3
 8004a94:	f004 f921 	bl	8008cda <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8004aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3710      	adds	r7, #16
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
	...

08004aac <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b082      	sub	sp, #8
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
 8004ab4:	4608      	mov	r0, r1
 8004ab6:	4611      	mov	r1, r2
 8004ab8:	461a      	mov	r2, r3
 8004aba:	4603      	mov	r3, r0
 8004abc:	70fb      	strb	r3, [r7, #3]
 8004abe:	460b      	mov	r3, r1
 8004ac0:	70bb      	strb	r3, [r7, #2]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8004ac6:	78fb      	ldrb	r3, [r7, #3]
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	212c      	movs	r1, #44	; 0x2c
 8004acc:	fb01 f303 	mul.w	r3, r1, r3
 8004ad0:	4413      	add	r3, r2
 8004ad2:	333b      	adds	r3, #59	; 0x3b
 8004ad4:	78ba      	ldrb	r2, [r7, #2]
 8004ad6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8004ad8:	78fb      	ldrb	r3, [r7, #3]
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	212c      	movs	r1, #44	; 0x2c
 8004ade:	fb01 f303 	mul.w	r3, r1, r3
 8004ae2:	4413      	add	r3, r2
 8004ae4:	333f      	adds	r3, #63	; 0x3f
 8004ae6:	787a      	ldrb	r2, [r7, #1]
 8004ae8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8004aea:	7c3b      	ldrb	r3, [r7, #16]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d112      	bne.n	8004b16 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8004af0:	78fb      	ldrb	r3, [r7, #3]
 8004af2:	687a      	ldr	r2, [r7, #4]
 8004af4:	212c      	movs	r1, #44	; 0x2c
 8004af6:	fb01 f303 	mul.w	r3, r1, r3
 8004afa:	4413      	add	r3, r2
 8004afc:	3342      	adds	r3, #66	; 0x42
 8004afe:	2203      	movs	r2, #3
 8004b00:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8004b02:	78fb      	ldrb	r3, [r7, #3]
 8004b04:	687a      	ldr	r2, [r7, #4]
 8004b06:	212c      	movs	r1, #44	; 0x2c
 8004b08:	fb01 f303 	mul.w	r3, r1, r3
 8004b0c:	4413      	add	r3, r2
 8004b0e:	333d      	adds	r3, #61	; 0x3d
 8004b10:	7f3a      	ldrb	r2, [r7, #28]
 8004b12:	701a      	strb	r2, [r3, #0]
 8004b14:	e008      	b.n	8004b28 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004b16:	78fb      	ldrb	r3, [r7, #3]
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	212c      	movs	r1, #44	; 0x2c
 8004b1c:	fb01 f303 	mul.w	r3, r1, r3
 8004b20:	4413      	add	r3, r2
 8004b22:	3342      	adds	r3, #66	; 0x42
 8004b24:	2202      	movs	r2, #2
 8004b26:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8004b28:	787b      	ldrb	r3, [r7, #1]
 8004b2a:	2b03      	cmp	r3, #3
 8004b2c:	f200 80c6 	bhi.w	8004cbc <HAL_HCD_HC_SubmitRequest+0x210>
 8004b30:	a201      	add	r2, pc, #4	; (adr r2, 8004b38 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8004b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b36:	bf00      	nop
 8004b38:	08004b49 	.word	0x08004b49
 8004b3c:	08004ca9 	.word	0x08004ca9
 8004b40:	08004bad 	.word	0x08004bad
 8004b44:	08004c2b 	.word	0x08004c2b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8004b48:	7c3b      	ldrb	r3, [r7, #16]
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	f040 80b8 	bne.w	8004cc0 <HAL_HCD_HC_SubmitRequest+0x214>
 8004b50:	78bb      	ldrb	r3, [r7, #2]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	f040 80b4 	bne.w	8004cc0 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8004b58:	8b3b      	ldrh	r3, [r7, #24]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d108      	bne.n	8004b70 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8004b5e:	78fb      	ldrb	r3, [r7, #3]
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	212c      	movs	r1, #44	; 0x2c
 8004b64:	fb01 f303 	mul.w	r3, r1, r3
 8004b68:	4413      	add	r3, r2
 8004b6a:	3355      	adds	r3, #85	; 0x55
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004b70:	78fb      	ldrb	r3, [r7, #3]
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	212c      	movs	r1, #44	; 0x2c
 8004b76:	fb01 f303 	mul.w	r3, r1, r3
 8004b7a:	4413      	add	r3, r2
 8004b7c:	3355      	adds	r3, #85	; 0x55
 8004b7e:	781b      	ldrb	r3, [r3, #0]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d109      	bne.n	8004b98 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004b84:	78fb      	ldrb	r3, [r7, #3]
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	212c      	movs	r1, #44	; 0x2c
 8004b8a:	fb01 f303 	mul.w	r3, r1, r3
 8004b8e:	4413      	add	r3, r2
 8004b90:	3342      	adds	r3, #66	; 0x42
 8004b92:	2200      	movs	r2, #0
 8004b94:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004b96:	e093      	b.n	8004cc0 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004b98:	78fb      	ldrb	r3, [r7, #3]
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	212c      	movs	r1, #44	; 0x2c
 8004b9e:	fb01 f303 	mul.w	r3, r1, r3
 8004ba2:	4413      	add	r3, r2
 8004ba4:	3342      	adds	r3, #66	; 0x42
 8004ba6:	2202      	movs	r2, #2
 8004ba8:	701a      	strb	r2, [r3, #0]
      break;
 8004baa:	e089      	b.n	8004cc0 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004bac:	78bb      	ldrb	r3, [r7, #2]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d11d      	bne.n	8004bee <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004bb2:	78fb      	ldrb	r3, [r7, #3]
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	212c      	movs	r1, #44	; 0x2c
 8004bb8:	fb01 f303 	mul.w	r3, r1, r3
 8004bbc:	4413      	add	r3, r2
 8004bbe:	3355      	adds	r3, #85	; 0x55
 8004bc0:	781b      	ldrb	r3, [r3, #0]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d109      	bne.n	8004bda <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004bc6:	78fb      	ldrb	r3, [r7, #3]
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	212c      	movs	r1, #44	; 0x2c
 8004bcc:	fb01 f303 	mul.w	r3, r1, r3
 8004bd0:	4413      	add	r3, r2
 8004bd2:	3342      	adds	r3, #66	; 0x42
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004bd8:	e073      	b.n	8004cc2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004bda:	78fb      	ldrb	r3, [r7, #3]
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	212c      	movs	r1, #44	; 0x2c
 8004be0:	fb01 f303 	mul.w	r3, r1, r3
 8004be4:	4413      	add	r3, r2
 8004be6:	3342      	adds	r3, #66	; 0x42
 8004be8:	2202      	movs	r2, #2
 8004bea:	701a      	strb	r2, [r3, #0]
      break;
 8004bec:	e069      	b.n	8004cc2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004bee:	78fb      	ldrb	r3, [r7, #3]
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	212c      	movs	r1, #44	; 0x2c
 8004bf4:	fb01 f303 	mul.w	r3, r1, r3
 8004bf8:	4413      	add	r3, r2
 8004bfa:	3354      	adds	r3, #84	; 0x54
 8004bfc:	781b      	ldrb	r3, [r3, #0]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d109      	bne.n	8004c16 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004c02:	78fb      	ldrb	r3, [r7, #3]
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	212c      	movs	r1, #44	; 0x2c
 8004c08:	fb01 f303 	mul.w	r3, r1, r3
 8004c0c:	4413      	add	r3, r2
 8004c0e:	3342      	adds	r3, #66	; 0x42
 8004c10:	2200      	movs	r2, #0
 8004c12:	701a      	strb	r2, [r3, #0]
      break;
 8004c14:	e055      	b.n	8004cc2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004c16:	78fb      	ldrb	r3, [r7, #3]
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	212c      	movs	r1, #44	; 0x2c
 8004c1c:	fb01 f303 	mul.w	r3, r1, r3
 8004c20:	4413      	add	r3, r2
 8004c22:	3342      	adds	r3, #66	; 0x42
 8004c24:	2202      	movs	r2, #2
 8004c26:	701a      	strb	r2, [r3, #0]
      break;
 8004c28:	e04b      	b.n	8004cc2 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8004c2a:	78bb      	ldrb	r3, [r7, #2]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d11d      	bne.n	8004c6c <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004c30:	78fb      	ldrb	r3, [r7, #3]
 8004c32:	687a      	ldr	r2, [r7, #4]
 8004c34:	212c      	movs	r1, #44	; 0x2c
 8004c36:	fb01 f303 	mul.w	r3, r1, r3
 8004c3a:	4413      	add	r3, r2
 8004c3c:	3355      	adds	r3, #85	; 0x55
 8004c3e:	781b      	ldrb	r3, [r3, #0]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d109      	bne.n	8004c58 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004c44:	78fb      	ldrb	r3, [r7, #3]
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	212c      	movs	r1, #44	; 0x2c
 8004c4a:	fb01 f303 	mul.w	r3, r1, r3
 8004c4e:	4413      	add	r3, r2
 8004c50:	3342      	adds	r3, #66	; 0x42
 8004c52:	2200      	movs	r2, #0
 8004c54:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004c56:	e034      	b.n	8004cc2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004c58:	78fb      	ldrb	r3, [r7, #3]
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	212c      	movs	r1, #44	; 0x2c
 8004c5e:	fb01 f303 	mul.w	r3, r1, r3
 8004c62:	4413      	add	r3, r2
 8004c64:	3342      	adds	r3, #66	; 0x42
 8004c66:	2202      	movs	r2, #2
 8004c68:	701a      	strb	r2, [r3, #0]
      break;
 8004c6a:	e02a      	b.n	8004cc2 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004c6c:	78fb      	ldrb	r3, [r7, #3]
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	212c      	movs	r1, #44	; 0x2c
 8004c72:	fb01 f303 	mul.w	r3, r1, r3
 8004c76:	4413      	add	r3, r2
 8004c78:	3354      	adds	r3, #84	; 0x54
 8004c7a:	781b      	ldrb	r3, [r3, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d109      	bne.n	8004c94 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004c80:	78fb      	ldrb	r3, [r7, #3]
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	212c      	movs	r1, #44	; 0x2c
 8004c86:	fb01 f303 	mul.w	r3, r1, r3
 8004c8a:	4413      	add	r3, r2
 8004c8c:	3342      	adds	r3, #66	; 0x42
 8004c8e:	2200      	movs	r2, #0
 8004c90:	701a      	strb	r2, [r3, #0]
      break;
 8004c92:	e016      	b.n	8004cc2 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004c94:	78fb      	ldrb	r3, [r7, #3]
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	212c      	movs	r1, #44	; 0x2c
 8004c9a:	fb01 f303 	mul.w	r3, r1, r3
 8004c9e:	4413      	add	r3, r2
 8004ca0:	3342      	adds	r3, #66	; 0x42
 8004ca2:	2202      	movs	r2, #2
 8004ca4:	701a      	strb	r2, [r3, #0]
      break;
 8004ca6:	e00c      	b.n	8004cc2 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004ca8:	78fb      	ldrb	r3, [r7, #3]
 8004caa:	687a      	ldr	r2, [r7, #4]
 8004cac:	212c      	movs	r1, #44	; 0x2c
 8004cae:	fb01 f303 	mul.w	r3, r1, r3
 8004cb2:	4413      	add	r3, r2
 8004cb4:	3342      	adds	r3, #66	; 0x42
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	701a      	strb	r2, [r3, #0]
      break;
 8004cba:	e002      	b.n	8004cc2 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8004cbc:	bf00      	nop
 8004cbe:	e000      	b.n	8004cc2 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8004cc0:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8004cc2:	78fb      	ldrb	r3, [r7, #3]
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	212c      	movs	r1, #44	; 0x2c
 8004cc8:	fb01 f303 	mul.w	r3, r1, r3
 8004ccc:	4413      	add	r3, r2
 8004cce:	3344      	adds	r3, #68	; 0x44
 8004cd0:	697a      	ldr	r2, [r7, #20]
 8004cd2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8004cd4:	78fb      	ldrb	r3, [r7, #3]
 8004cd6:	8b3a      	ldrh	r2, [r7, #24]
 8004cd8:	6879      	ldr	r1, [r7, #4]
 8004cda:	202c      	movs	r0, #44	; 0x2c
 8004cdc:	fb00 f303 	mul.w	r3, r0, r3
 8004ce0:	440b      	add	r3, r1
 8004ce2:	334c      	adds	r3, #76	; 0x4c
 8004ce4:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8004ce6:	78fb      	ldrb	r3, [r7, #3]
 8004ce8:	687a      	ldr	r2, [r7, #4]
 8004cea:	212c      	movs	r1, #44	; 0x2c
 8004cec:	fb01 f303 	mul.w	r3, r1, r3
 8004cf0:	4413      	add	r3, r2
 8004cf2:	3360      	adds	r3, #96	; 0x60
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8004cf8:	78fb      	ldrb	r3, [r7, #3]
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	212c      	movs	r1, #44	; 0x2c
 8004cfe:	fb01 f303 	mul.w	r3, r1, r3
 8004d02:	4413      	add	r3, r2
 8004d04:	3350      	adds	r3, #80	; 0x50
 8004d06:	2200      	movs	r2, #0
 8004d08:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004d0a:	78fb      	ldrb	r3, [r7, #3]
 8004d0c:	687a      	ldr	r2, [r7, #4]
 8004d0e:	212c      	movs	r1, #44	; 0x2c
 8004d10:	fb01 f303 	mul.w	r3, r1, r3
 8004d14:	4413      	add	r3, r2
 8004d16:	3339      	adds	r3, #57	; 0x39
 8004d18:	78fa      	ldrb	r2, [r7, #3]
 8004d1a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8004d1c:	78fb      	ldrb	r3, [r7, #3]
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	212c      	movs	r1, #44	; 0x2c
 8004d22:	fb01 f303 	mul.w	r3, r1, r3
 8004d26:	4413      	add	r3, r2
 8004d28:	3361      	adds	r3, #97	; 0x61
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6818      	ldr	r0, [r3, #0]
 8004d32:	78fb      	ldrb	r3, [r7, #3]
 8004d34:	222c      	movs	r2, #44	; 0x2c
 8004d36:	fb02 f303 	mul.w	r3, r2, r3
 8004d3a:	3338      	adds	r3, #56	; 0x38
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	18d1      	adds	r1, r2, r3
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	691b      	ldr	r3, [r3, #16]
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	461a      	mov	r2, r3
 8004d48:	f003 fe74 	bl	8008a34 <USB_HC_StartXfer>
 8004d4c:	4603      	mov	r3, r0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3708      	adds	r7, #8
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop

08004d58 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b086      	sub	sp, #24
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d66:	693b      	ldr	r3, [r7, #16]
 8004d68:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4618      	mov	r0, r3
 8004d70:	f003 fb75 	bl	800845e <USB_GetMode>
 8004d74:	4603      	mov	r3, r0
 8004d76:	2b01      	cmp	r3, #1
 8004d78:	f040 80f6 	bne.w	8004f68 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4618      	mov	r0, r3
 8004d82:	f003 fb59 	bl	8008438 <USB_ReadInterrupts>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f000 80ec 	beq.w	8004f66 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f003 fb50 	bl	8008438 <USB_ReadInterrupts>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d9e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004da2:	d104      	bne.n	8004dae <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004dac:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f003 fb40 	bl	8008438 <USB_ReadInterrupts>
 8004db8:	4603      	mov	r3, r0
 8004dba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004dbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004dc2:	d104      	bne.n	8004dce <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004dcc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f003 fb30 	bl	8008438 <USB_ReadInterrupts>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004dde:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004de2:	d104      	bne.n	8004dee <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8004dec:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4618      	mov	r0, r3
 8004df4:	f003 fb20 	bl	8008438 <USB_ReadInterrupts>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	f003 0302 	and.w	r3, r3, #2
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d103      	bne.n	8004e0a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2202      	movs	r2, #2
 8004e08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f003 fb12 	bl	8008438 <USB_ReadInterrupts>
 8004e14:	4603      	mov	r3, r0
 8004e16:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004e1a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004e1e:	d11c      	bne.n	8004e5a <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004e28:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 0301 	and.w	r3, r3, #1
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d10f      	bne.n	8004e5a <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8004e3a:	2110      	movs	r1, #16
 8004e3c:	6938      	ldr	r0, [r7, #16]
 8004e3e:	f003 fa01 	bl	8008244 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8004e42:	6938      	ldr	r0, [r7, #16]
 8004e44:	f003 fa32 	bl	80082ac <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	2101      	movs	r1, #1
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f003 fc08 	bl	8008664 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f006 f9d5 	bl	800b204 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f003 faea 	bl	8008438 <USB_ReadInterrupts>
 8004e64:	4603      	mov	r3, r0
 8004e66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e6a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e6e:	d102      	bne.n	8004e76 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f001 f89e 	bl	8005fb2 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	f003 fadc 	bl	8008438 <USB_ReadInterrupts>
 8004e80:	4603      	mov	r3, r0
 8004e82:	f003 0308 	and.w	r3, r3, #8
 8004e86:	2b08      	cmp	r3, #8
 8004e88:	d106      	bne.n	8004e98 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f006 f99e 	bl	800b1cc <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2208      	movs	r2, #8
 8004e96:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f003 facb 	bl	8008438 <USB_ReadInterrupts>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	f003 0310 	and.w	r3, r3, #16
 8004ea8:	2b10      	cmp	r3, #16
 8004eaa:	d101      	bne.n	8004eb0 <HAL_HCD_IRQHandler+0x158>
 8004eac:	2301      	movs	r3, #1
 8004eae:	e000      	b.n	8004eb2 <HAL_HCD_IRQHandler+0x15a>
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d012      	beq.n	8004edc <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	699a      	ldr	r2, [r3, #24]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f022 0210 	bic.w	r2, r2, #16
 8004ec4:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 ffa1 	bl	8005e0e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	699a      	ldr	r2, [r3, #24]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f042 0210 	orr.w	r2, r2, #16
 8004eda:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f003 faa9 	bl	8008438 <USB_ReadInterrupts>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004eec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004ef0:	d13a      	bne.n	8004f68 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4618      	mov	r0, r3
 8004ef8:	f003 fede 	bl	8008cb8 <USB_HC_ReadInterrupt>
 8004efc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004efe:	2300      	movs	r3, #0
 8004f00:	617b      	str	r3, [r7, #20]
 8004f02:	e025      	b.n	8004f50 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	f003 030f 	and.w	r3, r3, #15
 8004f0a:	68ba      	ldr	r2, [r7, #8]
 8004f0c:	fa22 f303 	lsr.w	r3, r2, r3
 8004f10:	f003 0301 	and.w	r3, r3, #1
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d018      	beq.n	8004f4a <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	015a      	lsls	r2, r3, #5
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	4413      	add	r3, r2
 8004f20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f2e:	d106      	bne.n	8004f3e <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	4619      	mov	r1, r3
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 f8ab 	bl	8005092 <HCD_HC_IN_IRQHandler>
 8004f3c:	e005      	b.n	8004f4a <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	4619      	mov	r1, r3
 8004f44:	6878      	ldr	r0, [r7, #4]
 8004f46:	f000 fbf9 	bl	800573c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	3301      	adds	r3, #1
 8004f4e:	617b      	str	r3, [r7, #20]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	697a      	ldr	r2, [r7, #20]
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d3d4      	bcc.n	8004f04 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004f62:	615a      	str	r2, [r3, #20]
 8004f64:	e000      	b.n	8004f68 <HAL_HCD_IRQHandler+0x210>
      return;
 8004f66:	bf00      	nop
    }
  }
}
 8004f68:	3718      	adds	r7, #24
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}

08004f6e <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8004f6e:	b580      	push	{r7, lr}
 8004f70:	b082      	sub	sp, #8
 8004f72:	af00      	add	r7, sp, #0
 8004f74:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d101      	bne.n	8004f84 <HAL_HCD_Start+0x16>
 8004f80:	2302      	movs	r3, #2
 8004f82:	e013      	b.n	8004fac <HAL_HCD_Start+0x3e>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2201      	movs	r2, #1
 8004f88:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	2101      	movs	r1, #1
 8004f92:	4618      	mov	r0, r3
 8004f94:	f003 fbca 	bl	800872c <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f003 f8e2 	bl	8008166 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2200      	movs	r2, #0
 8004fa6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8004faa:	2300      	movs	r3, #0
}
 8004fac:	4618      	mov	r0, r3
 8004fae:	3708      	adds	r7, #8
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}

08004fb4 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b082      	sub	sp, #8
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d101      	bne.n	8004fca <HAL_HCD_Stop+0x16>
 8004fc6:	2302      	movs	r3, #2
 8004fc8:	e00d      	b.n	8004fe6 <HAL_HCD_Stop+0x32>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2201      	movs	r2, #1
 8004fce:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f003 ffb8 	bl	8008f4c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8004fe4:	2300      	movs	r3, #0
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3708      	adds	r7, #8
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}

08004fee <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8004fee:	b580      	push	{r7, lr}
 8004ff0:	b082      	sub	sp, #8
 8004ff2:	af00      	add	r7, sp, #0
 8004ff4:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f003 fb6c 	bl	80086d8 <USB_ResetPort>
 8005000:	4603      	mov	r3, r0
}
 8005002:	4618      	mov	r0, r3
 8005004:	3708      	adds	r7, #8
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}

0800500a <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800500a:	b480      	push	{r7}
 800500c:	b083      	sub	sp, #12
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
 8005012:	460b      	mov	r3, r1
 8005014:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8005016:	78fb      	ldrb	r3, [r7, #3]
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	212c      	movs	r1, #44	; 0x2c
 800501c:	fb01 f303 	mul.w	r3, r1, r3
 8005020:	4413      	add	r3, r2
 8005022:	3360      	adds	r3, #96	; 0x60
 8005024:	781b      	ldrb	r3, [r3, #0]
}
 8005026:	4618      	mov	r0, r3
 8005028:	370c      	adds	r7, #12
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr

08005032 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005032:	b480      	push	{r7}
 8005034:	b083      	sub	sp, #12
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
 800503a:	460b      	mov	r3, r1
 800503c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800503e:	78fb      	ldrb	r3, [r7, #3]
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	212c      	movs	r1, #44	; 0x2c
 8005044:	fb01 f303 	mul.w	r3, r1, r3
 8005048:	4413      	add	r3, r2
 800504a:	3350      	adds	r3, #80	; 0x50
 800504c:	681b      	ldr	r3, [r3, #0]
}
 800504e:	4618      	mov	r0, r3
 8005050:	370c      	adds	r7, #12
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr

0800505a <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 800505a:	b580      	push	{r7, lr}
 800505c:	b082      	sub	sp, #8
 800505e:	af00      	add	r7, sp, #0
 8005060:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4618      	mov	r0, r3
 8005068:	f003 fbb0 	bl	80087cc <USB_GetCurrentFrame>
 800506c:	4603      	mov	r3, r0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3708      	adds	r7, #8
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8005076:	b580      	push	{r7, lr}
 8005078:	b082      	sub	sp, #8
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4618      	mov	r0, r3
 8005084:	f003 fb8b 	bl	800879e <USB_GetHostSpeed>
 8005088:	4603      	mov	r3, r0
}
 800508a:	4618      	mov	r0, r3
 800508c:	3708      	adds	r7, #8
 800508e:	46bd      	mov	sp, r7
 8005090:	bd80      	pop	{r7, pc}

08005092 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005092:	b580      	push	{r7, lr}
 8005094:	b086      	sub	sp, #24
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
 800509a:	460b      	mov	r3, r1
 800509c:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80050a8:	78fb      	ldrb	r3, [r7, #3]
 80050aa:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	015a      	lsls	r2, r3, #5
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	4413      	add	r3, r2
 80050b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	f003 0304 	and.w	r3, r3, #4
 80050be:	2b04      	cmp	r3, #4
 80050c0:	d11a      	bne.n	80050f8 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	015a      	lsls	r2, r3, #5
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	4413      	add	r3, r2
 80050ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050ce:	461a      	mov	r2, r3
 80050d0:	2304      	movs	r3, #4
 80050d2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	212c      	movs	r1, #44	; 0x2c
 80050da:	fb01 f303 	mul.w	r3, r1, r3
 80050de:	4413      	add	r3, r2
 80050e0:	3361      	adds	r3, #97	; 0x61
 80050e2:	2206      	movs	r2, #6
 80050e4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	68fa      	ldr	r2, [r7, #12]
 80050ec:	b2d2      	uxtb	r2, r2
 80050ee:	4611      	mov	r1, r2
 80050f0:	4618      	mov	r0, r3
 80050f2:	f003 fdf2 	bl	8008cda <USB_HC_Halt>
 80050f6:	e0af      	b.n	8005258 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	015a      	lsls	r2, r3, #5
 80050fc:	693b      	ldr	r3, [r7, #16]
 80050fe:	4413      	add	r3, r2
 8005100:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800510a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800510e:	d11b      	bne.n	8005148 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	015a      	lsls	r2, r3, #5
 8005114:	693b      	ldr	r3, [r7, #16]
 8005116:	4413      	add	r3, r2
 8005118:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800511c:	461a      	mov	r2, r3
 800511e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005122:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	212c      	movs	r1, #44	; 0x2c
 800512a:	fb01 f303 	mul.w	r3, r1, r3
 800512e:	4413      	add	r3, r2
 8005130:	3361      	adds	r3, #97	; 0x61
 8005132:	2207      	movs	r2, #7
 8005134:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	68fa      	ldr	r2, [r7, #12]
 800513c:	b2d2      	uxtb	r2, r2
 800513e:	4611      	mov	r1, r2
 8005140:	4618      	mov	r0, r3
 8005142:	f003 fdca 	bl	8008cda <USB_HC_Halt>
 8005146:	e087      	b.n	8005258 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	015a      	lsls	r2, r3, #5
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	4413      	add	r3, r2
 8005150:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005154:	689b      	ldr	r3, [r3, #8]
 8005156:	f003 0320 	and.w	r3, r3, #32
 800515a:	2b20      	cmp	r3, #32
 800515c:	d109      	bne.n	8005172 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	015a      	lsls	r2, r3, #5
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	4413      	add	r3, r2
 8005166:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800516a:	461a      	mov	r2, r3
 800516c:	2320      	movs	r3, #32
 800516e:	6093      	str	r3, [r2, #8]
 8005170:	e072      	b.n	8005258 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	015a      	lsls	r2, r3, #5
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	4413      	add	r3, r2
 800517a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	f003 0308 	and.w	r3, r3, #8
 8005184:	2b08      	cmp	r3, #8
 8005186:	d11a      	bne.n	80051be <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	015a      	lsls	r2, r3, #5
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	4413      	add	r3, r2
 8005190:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005194:	461a      	mov	r2, r3
 8005196:	2308      	movs	r3, #8
 8005198:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	212c      	movs	r1, #44	; 0x2c
 80051a0:	fb01 f303 	mul.w	r3, r1, r3
 80051a4:	4413      	add	r3, r2
 80051a6:	3361      	adds	r3, #97	; 0x61
 80051a8:	2205      	movs	r2, #5
 80051aa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	b2d2      	uxtb	r2, r2
 80051b4:	4611      	mov	r1, r2
 80051b6:	4618      	mov	r0, r3
 80051b8:	f003 fd8f 	bl	8008cda <USB_HC_Halt>
 80051bc:	e04c      	b.n	8005258 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	015a      	lsls	r2, r3, #5
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	4413      	add	r3, r2
 80051c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051d4:	d11b      	bne.n	800520e <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	015a      	lsls	r2, r3, #5
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	4413      	add	r3, r2
 80051de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051e2:	461a      	mov	r2, r3
 80051e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80051e8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	212c      	movs	r1, #44	; 0x2c
 80051f0:	fb01 f303 	mul.w	r3, r1, r3
 80051f4:	4413      	add	r3, r2
 80051f6:	3361      	adds	r3, #97	; 0x61
 80051f8:	2208      	movs	r2, #8
 80051fa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	68fa      	ldr	r2, [r7, #12]
 8005202:	b2d2      	uxtb	r2, r2
 8005204:	4611      	mov	r1, r2
 8005206:	4618      	mov	r0, r3
 8005208:	f003 fd67 	bl	8008cda <USB_HC_Halt>
 800520c:	e024      	b.n	8005258 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	015a      	lsls	r2, r3, #5
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	4413      	add	r3, r2
 8005216:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005220:	2b80      	cmp	r3, #128	; 0x80
 8005222:	d119      	bne.n	8005258 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	015a      	lsls	r2, r3, #5
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	4413      	add	r3, r2
 800522c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005230:	461a      	mov	r2, r3
 8005232:	2380      	movs	r3, #128	; 0x80
 8005234:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	212c      	movs	r1, #44	; 0x2c
 800523c:	fb01 f303 	mul.w	r3, r1, r3
 8005240:	4413      	add	r3, r2
 8005242:	3361      	adds	r3, #97	; 0x61
 8005244:	2206      	movs	r2, #6
 8005246:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68fa      	ldr	r2, [r7, #12]
 800524e:	b2d2      	uxtb	r2, r2
 8005250:	4611      	mov	r1, r2
 8005252:	4618      	mov	r0, r3
 8005254:	f003 fd41 	bl	8008cda <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	015a      	lsls	r2, r3, #5
 800525c:	693b      	ldr	r3, [r7, #16]
 800525e:	4413      	add	r3, r2
 8005260:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800526a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800526e:	d112      	bne.n	8005296 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	68fa      	ldr	r2, [r7, #12]
 8005276:	b2d2      	uxtb	r2, r2
 8005278:	4611      	mov	r1, r2
 800527a:	4618      	mov	r0, r3
 800527c:	f003 fd2d 	bl	8008cda <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	015a      	lsls	r2, r3, #5
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	4413      	add	r3, r2
 8005288:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800528c:	461a      	mov	r2, r3
 800528e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005292:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8005294:	e24e      	b.n	8005734 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	015a      	lsls	r2, r3, #5
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	4413      	add	r3, r2
 800529e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	f003 0301 	and.w	r3, r3, #1
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	f040 80df 	bne.w	800546c <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	691b      	ldr	r3, [r3, #16]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d019      	beq.n	80052ea <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80052b6:	687a      	ldr	r2, [r7, #4]
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	212c      	movs	r1, #44	; 0x2c
 80052bc:	fb01 f303 	mul.w	r3, r1, r3
 80052c0:	4413      	add	r3, r2
 80052c2:	3348      	adds	r3, #72	; 0x48
 80052c4:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	0159      	lsls	r1, r3, #5
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	440b      	add	r3, r1
 80052ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052d2:	691b      	ldr	r3, [r3, #16]
 80052d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80052d8:	1ad2      	subs	r2, r2, r3
 80052da:	6879      	ldr	r1, [r7, #4]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	202c      	movs	r0, #44	; 0x2c
 80052e0:	fb00 f303 	mul.w	r3, r0, r3
 80052e4:	440b      	add	r3, r1
 80052e6:	3350      	adds	r3, #80	; 0x50
 80052e8:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	212c      	movs	r1, #44	; 0x2c
 80052f0:	fb01 f303 	mul.w	r3, r1, r3
 80052f4:	4413      	add	r3, r2
 80052f6:	3361      	adds	r3, #97	; 0x61
 80052f8:	2201      	movs	r2, #1
 80052fa:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	212c      	movs	r1, #44	; 0x2c
 8005302:	fb01 f303 	mul.w	r3, r1, r3
 8005306:	4413      	add	r3, r2
 8005308:	335c      	adds	r3, #92	; 0x5c
 800530a:	2200      	movs	r2, #0
 800530c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	015a      	lsls	r2, r3, #5
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	4413      	add	r3, r2
 8005316:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800531a:	461a      	mov	r2, r3
 800531c:	2301      	movs	r3, #1
 800531e:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005320:	687a      	ldr	r2, [r7, #4]
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	212c      	movs	r1, #44	; 0x2c
 8005326:	fb01 f303 	mul.w	r3, r1, r3
 800532a:	4413      	add	r3, r2
 800532c:	333f      	adds	r3, #63	; 0x3f
 800532e:	781b      	ldrb	r3, [r3, #0]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d009      	beq.n	8005348 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	212c      	movs	r1, #44	; 0x2c
 800533a:	fb01 f303 	mul.w	r3, r1, r3
 800533e:	4413      	add	r3, r2
 8005340:	333f      	adds	r3, #63	; 0x3f
 8005342:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005344:	2b02      	cmp	r3, #2
 8005346:	d111      	bne.n	800536c <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	68fa      	ldr	r2, [r7, #12]
 800534e:	b2d2      	uxtb	r2, r2
 8005350:	4611      	mov	r1, r2
 8005352:	4618      	mov	r0, r3
 8005354:	f003 fcc1 	bl	8008cda <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	015a      	lsls	r2, r3, #5
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	4413      	add	r3, r2
 8005360:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005364:	461a      	mov	r2, r3
 8005366:	2310      	movs	r3, #16
 8005368:	6093      	str	r3, [r2, #8]
 800536a:	e03a      	b.n	80053e2 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	212c      	movs	r1, #44	; 0x2c
 8005372:	fb01 f303 	mul.w	r3, r1, r3
 8005376:	4413      	add	r3, r2
 8005378:	333f      	adds	r3, #63	; 0x3f
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	2b03      	cmp	r3, #3
 800537e:	d009      	beq.n	8005394 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	212c      	movs	r1, #44	; 0x2c
 8005386:	fb01 f303 	mul.w	r3, r1, r3
 800538a:	4413      	add	r3, r2
 800538c:	333f      	adds	r3, #63	; 0x3f
 800538e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8005390:	2b01      	cmp	r3, #1
 8005392:	d126      	bne.n	80053e2 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	015a      	lsls	r2, r3, #5
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	4413      	add	r3, r2
 800539c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	0151      	lsls	r1, r2, #5
 80053a6:	693a      	ldr	r2, [r7, #16]
 80053a8:	440a      	add	r2, r1
 80053aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80053ae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80053b2:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80053b4:	687a      	ldr	r2, [r7, #4]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	212c      	movs	r1, #44	; 0x2c
 80053ba:	fb01 f303 	mul.w	r3, r1, r3
 80053be:	4413      	add	r3, r2
 80053c0:	3360      	adds	r3, #96	; 0x60
 80053c2:	2201      	movs	r2, #1
 80053c4:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	b2d9      	uxtb	r1, r3
 80053ca:	687a      	ldr	r2, [r7, #4]
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	202c      	movs	r0, #44	; 0x2c
 80053d0:	fb00 f303 	mul.w	r3, r0, r3
 80053d4:	4413      	add	r3, r2
 80053d6:	3360      	adds	r3, #96	; 0x60
 80053d8:	781b      	ldrb	r3, [r3, #0]
 80053da:	461a      	mov	r2, r3
 80053dc:	6878      	ldr	r0, [r7, #4]
 80053de:	f005 ff1f 	bl	800b220 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	691b      	ldr	r3, [r3, #16]
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d12b      	bne.n	8005442 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	212c      	movs	r1, #44	; 0x2c
 80053f0:	fb01 f303 	mul.w	r3, r1, r3
 80053f4:	4413      	add	r3, r2
 80053f6:	3348      	adds	r3, #72	; 0x48
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	6879      	ldr	r1, [r7, #4]
 80053fc:	68fa      	ldr	r2, [r7, #12]
 80053fe:	202c      	movs	r0, #44	; 0x2c
 8005400:	fb00 f202 	mul.w	r2, r0, r2
 8005404:	440a      	add	r2, r1
 8005406:	3240      	adds	r2, #64	; 0x40
 8005408:	8812      	ldrh	r2, [r2, #0]
 800540a:	fbb3 f3f2 	udiv	r3, r3, r2
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	2b00      	cmp	r3, #0
 8005414:	f000 818e 	beq.w	8005734 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	212c      	movs	r1, #44	; 0x2c
 800541e:	fb01 f303 	mul.w	r3, r1, r3
 8005422:	4413      	add	r3, r2
 8005424:	3354      	adds	r3, #84	; 0x54
 8005426:	781b      	ldrb	r3, [r3, #0]
 8005428:	f083 0301 	eor.w	r3, r3, #1
 800542c:	b2d8      	uxtb	r0, r3
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	212c      	movs	r1, #44	; 0x2c
 8005434:	fb01 f303 	mul.w	r3, r1, r3
 8005438:	4413      	add	r3, r2
 800543a:	3354      	adds	r3, #84	; 0x54
 800543c:	4602      	mov	r2, r0
 800543e:	701a      	strb	r2, [r3, #0]
}
 8005440:	e178      	b.n	8005734 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	212c      	movs	r1, #44	; 0x2c
 8005448:	fb01 f303 	mul.w	r3, r1, r3
 800544c:	4413      	add	r3, r2
 800544e:	3354      	adds	r3, #84	; 0x54
 8005450:	781b      	ldrb	r3, [r3, #0]
 8005452:	f083 0301 	eor.w	r3, r3, #1
 8005456:	b2d8      	uxtb	r0, r3
 8005458:	687a      	ldr	r2, [r7, #4]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	212c      	movs	r1, #44	; 0x2c
 800545e:	fb01 f303 	mul.w	r3, r1, r3
 8005462:	4413      	add	r3, r2
 8005464:	3354      	adds	r3, #84	; 0x54
 8005466:	4602      	mov	r2, r0
 8005468:	701a      	strb	r2, [r3, #0]
}
 800546a:	e163      	b.n	8005734 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	015a      	lsls	r2, r3, #5
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	4413      	add	r3, r2
 8005474:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005478:	689b      	ldr	r3, [r3, #8]
 800547a:	f003 0302 	and.w	r3, r3, #2
 800547e:	2b02      	cmp	r3, #2
 8005480:	f040 80f6 	bne.w	8005670 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	212c      	movs	r1, #44	; 0x2c
 800548a:	fb01 f303 	mul.w	r3, r1, r3
 800548e:	4413      	add	r3, r2
 8005490:	3361      	adds	r3, #97	; 0x61
 8005492:	781b      	ldrb	r3, [r3, #0]
 8005494:	2b01      	cmp	r3, #1
 8005496:	d109      	bne.n	80054ac <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	212c      	movs	r1, #44	; 0x2c
 800549e:	fb01 f303 	mul.w	r3, r1, r3
 80054a2:	4413      	add	r3, r2
 80054a4:	3360      	adds	r3, #96	; 0x60
 80054a6:	2201      	movs	r2, #1
 80054a8:	701a      	strb	r2, [r3, #0]
 80054aa:	e0c9      	b.n	8005640 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80054ac:	687a      	ldr	r2, [r7, #4]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	212c      	movs	r1, #44	; 0x2c
 80054b2:	fb01 f303 	mul.w	r3, r1, r3
 80054b6:	4413      	add	r3, r2
 80054b8:	3361      	adds	r3, #97	; 0x61
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	2b05      	cmp	r3, #5
 80054be:	d109      	bne.n	80054d4 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	212c      	movs	r1, #44	; 0x2c
 80054c6:	fb01 f303 	mul.w	r3, r1, r3
 80054ca:	4413      	add	r3, r2
 80054cc:	3360      	adds	r3, #96	; 0x60
 80054ce:	2205      	movs	r2, #5
 80054d0:	701a      	strb	r2, [r3, #0]
 80054d2:	e0b5      	b.n	8005640 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	212c      	movs	r1, #44	; 0x2c
 80054da:	fb01 f303 	mul.w	r3, r1, r3
 80054de:	4413      	add	r3, r2
 80054e0:	3361      	adds	r3, #97	; 0x61
 80054e2:	781b      	ldrb	r3, [r3, #0]
 80054e4:	2b06      	cmp	r3, #6
 80054e6:	d009      	beq.n	80054fc <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	212c      	movs	r1, #44	; 0x2c
 80054ee:	fb01 f303 	mul.w	r3, r1, r3
 80054f2:	4413      	add	r3, r2
 80054f4:	3361      	adds	r3, #97	; 0x61
 80054f6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80054f8:	2b08      	cmp	r3, #8
 80054fa:	d150      	bne.n	800559e <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 80054fc:	687a      	ldr	r2, [r7, #4]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	212c      	movs	r1, #44	; 0x2c
 8005502:	fb01 f303 	mul.w	r3, r1, r3
 8005506:	4413      	add	r3, r2
 8005508:	335c      	adds	r3, #92	; 0x5c
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	1c5a      	adds	r2, r3, #1
 800550e:	6879      	ldr	r1, [r7, #4]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	202c      	movs	r0, #44	; 0x2c
 8005514:	fb00 f303 	mul.w	r3, r0, r3
 8005518:	440b      	add	r3, r1
 800551a:	335c      	adds	r3, #92	; 0x5c
 800551c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800551e:	687a      	ldr	r2, [r7, #4]
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	212c      	movs	r1, #44	; 0x2c
 8005524:	fb01 f303 	mul.w	r3, r1, r3
 8005528:	4413      	add	r3, r2
 800552a:	335c      	adds	r3, #92	; 0x5c
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2b02      	cmp	r3, #2
 8005530:	d912      	bls.n	8005558 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	212c      	movs	r1, #44	; 0x2c
 8005538:	fb01 f303 	mul.w	r3, r1, r3
 800553c:	4413      	add	r3, r2
 800553e:	335c      	adds	r3, #92	; 0x5c
 8005540:	2200      	movs	r2, #0
 8005542:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005544:	687a      	ldr	r2, [r7, #4]
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	212c      	movs	r1, #44	; 0x2c
 800554a:	fb01 f303 	mul.w	r3, r1, r3
 800554e:	4413      	add	r3, r2
 8005550:	3360      	adds	r3, #96	; 0x60
 8005552:	2204      	movs	r2, #4
 8005554:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005556:	e073      	b.n	8005640 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005558:	687a      	ldr	r2, [r7, #4]
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	212c      	movs	r1, #44	; 0x2c
 800555e:	fb01 f303 	mul.w	r3, r1, r3
 8005562:	4413      	add	r3, r2
 8005564:	3360      	adds	r3, #96	; 0x60
 8005566:	2202      	movs	r2, #2
 8005568:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	015a      	lsls	r2, r3, #5
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	4413      	add	r3, r2
 8005572:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005580:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005588:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	015a      	lsls	r2, r3, #5
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	4413      	add	r3, r2
 8005592:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005596:	461a      	mov	r2, r3
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800559c:	e050      	b.n	8005640 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	212c      	movs	r1, #44	; 0x2c
 80055a4:	fb01 f303 	mul.w	r3, r1, r3
 80055a8:	4413      	add	r3, r2
 80055aa:	3361      	adds	r3, #97	; 0x61
 80055ac:	781b      	ldrb	r3, [r3, #0]
 80055ae:	2b03      	cmp	r3, #3
 80055b0:	d122      	bne.n	80055f8 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80055b2:	687a      	ldr	r2, [r7, #4]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	212c      	movs	r1, #44	; 0x2c
 80055b8:	fb01 f303 	mul.w	r3, r1, r3
 80055bc:	4413      	add	r3, r2
 80055be:	3360      	adds	r3, #96	; 0x60
 80055c0:	2202      	movs	r2, #2
 80055c2:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	015a      	lsls	r2, r3, #5
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	4413      	add	r3, r2
 80055cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80055da:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80055e2:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	015a      	lsls	r2, r3, #5
 80055e8:	693b      	ldr	r3, [r7, #16]
 80055ea:	4413      	add	r3, r2
 80055ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055f0:	461a      	mov	r2, r3
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	6013      	str	r3, [r2, #0]
 80055f6:	e023      	b.n	8005640 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80055f8:	687a      	ldr	r2, [r7, #4]
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	212c      	movs	r1, #44	; 0x2c
 80055fe:	fb01 f303 	mul.w	r3, r1, r3
 8005602:	4413      	add	r3, r2
 8005604:	3361      	adds	r3, #97	; 0x61
 8005606:	781b      	ldrb	r3, [r3, #0]
 8005608:	2b07      	cmp	r3, #7
 800560a:	d119      	bne.n	8005640 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	212c      	movs	r1, #44	; 0x2c
 8005612:	fb01 f303 	mul.w	r3, r1, r3
 8005616:	4413      	add	r3, r2
 8005618:	335c      	adds	r3, #92	; 0x5c
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	1c5a      	adds	r2, r3, #1
 800561e:	6879      	ldr	r1, [r7, #4]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	202c      	movs	r0, #44	; 0x2c
 8005624:	fb00 f303 	mul.w	r3, r0, r3
 8005628:	440b      	add	r3, r1
 800562a:	335c      	adds	r3, #92	; 0x5c
 800562c:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	212c      	movs	r1, #44	; 0x2c
 8005634:	fb01 f303 	mul.w	r3, r1, r3
 8005638:	4413      	add	r3, r2
 800563a:	3360      	adds	r3, #96	; 0x60
 800563c:	2204      	movs	r2, #4
 800563e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	015a      	lsls	r2, r3, #5
 8005644:	693b      	ldr	r3, [r7, #16]
 8005646:	4413      	add	r3, r2
 8005648:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800564c:	461a      	mov	r2, r3
 800564e:	2302      	movs	r3, #2
 8005650:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	b2d9      	uxtb	r1, r3
 8005656:	687a      	ldr	r2, [r7, #4]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	202c      	movs	r0, #44	; 0x2c
 800565c:	fb00 f303 	mul.w	r3, r0, r3
 8005660:	4413      	add	r3, r2
 8005662:	3360      	adds	r3, #96	; 0x60
 8005664:	781b      	ldrb	r3, [r3, #0]
 8005666:	461a      	mov	r2, r3
 8005668:	6878      	ldr	r0, [r7, #4]
 800566a:	f005 fdd9 	bl	800b220 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800566e:	e061      	b.n	8005734 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	015a      	lsls	r2, r3, #5
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	4413      	add	r3, r2
 8005678:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f003 0310 	and.w	r3, r3, #16
 8005682:	2b10      	cmp	r3, #16
 8005684:	d156      	bne.n	8005734 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	212c      	movs	r1, #44	; 0x2c
 800568c:	fb01 f303 	mul.w	r3, r1, r3
 8005690:	4413      	add	r3, r2
 8005692:	333f      	adds	r3, #63	; 0x3f
 8005694:	781b      	ldrb	r3, [r3, #0]
 8005696:	2b03      	cmp	r3, #3
 8005698:	d111      	bne.n	80056be <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800569a:	687a      	ldr	r2, [r7, #4]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	212c      	movs	r1, #44	; 0x2c
 80056a0:	fb01 f303 	mul.w	r3, r1, r3
 80056a4:	4413      	add	r3, r2
 80056a6:	335c      	adds	r3, #92	; 0x5c
 80056a8:	2200      	movs	r2, #0
 80056aa:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	b2d2      	uxtb	r2, r2
 80056b4:	4611      	mov	r1, r2
 80056b6:	4618      	mov	r0, r3
 80056b8:	f003 fb0f 	bl	8008cda <USB_HC_Halt>
 80056bc:	e031      	b.n	8005722 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80056be:	687a      	ldr	r2, [r7, #4]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	212c      	movs	r1, #44	; 0x2c
 80056c4:	fb01 f303 	mul.w	r3, r1, r3
 80056c8:	4413      	add	r3, r2
 80056ca:	333f      	adds	r3, #63	; 0x3f
 80056cc:	781b      	ldrb	r3, [r3, #0]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d009      	beq.n	80056e6 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80056d2:	687a      	ldr	r2, [r7, #4]
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	212c      	movs	r1, #44	; 0x2c
 80056d8:	fb01 f303 	mul.w	r3, r1, r3
 80056dc:	4413      	add	r3, r2
 80056de:	333f      	adds	r3, #63	; 0x3f
 80056e0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80056e2:	2b02      	cmp	r3, #2
 80056e4:	d11d      	bne.n	8005722 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80056e6:	687a      	ldr	r2, [r7, #4]
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	212c      	movs	r1, #44	; 0x2c
 80056ec:	fb01 f303 	mul.w	r3, r1, r3
 80056f0:	4413      	add	r3, r2
 80056f2:	335c      	adds	r3, #92	; 0x5c
 80056f4:	2200      	movs	r2, #0
 80056f6:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	691b      	ldr	r3, [r3, #16]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d110      	bne.n	8005722 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8005700:	687a      	ldr	r2, [r7, #4]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	212c      	movs	r1, #44	; 0x2c
 8005706:	fb01 f303 	mul.w	r3, r1, r3
 800570a:	4413      	add	r3, r2
 800570c:	3361      	adds	r3, #97	; 0x61
 800570e:	2203      	movs	r2, #3
 8005710:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	68fa      	ldr	r2, [r7, #12]
 8005718:	b2d2      	uxtb	r2, r2
 800571a:	4611      	mov	r1, r2
 800571c:	4618      	mov	r0, r3
 800571e:	f003 fadc 	bl	8008cda <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	015a      	lsls	r2, r3, #5
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	4413      	add	r3, r2
 800572a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800572e:	461a      	mov	r2, r3
 8005730:	2310      	movs	r3, #16
 8005732:	6093      	str	r3, [r2, #8]
}
 8005734:	bf00      	nop
 8005736:	3718      	adds	r7, #24
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}

0800573c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b088      	sub	sp, #32
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	460b      	mov	r3, r1
 8005746:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800574e:	69fb      	ldr	r3, [r7, #28]
 8005750:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8005752:	78fb      	ldrb	r3, [r7, #3]
 8005754:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	015a      	lsls	r2, r3, #5
 800575a:	69bb      	ldr	r3, [r7, #24]
 800575c:	4413      	add	r3, r2
 800575e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	f003 0304 	and.w	r3, r3, #4
 8005768:	2b04      	cmp	r3, #4
 800576a:	d11a      	bne.n	80057a2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	015a      	lsls	r2, r3, #5
 8005770:	69bb      	ldr	r3, [r7, #24]
 8005772:	4413      	add	r3, r2
 8005774:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005778:	461a      	mov	r2, r3
 800577a:	2304      	movs	r3, #4
 800577c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	212c      	movs	r1, #44	; 0x2c
 8005784:	fb01 f303 	mul.w	r3, r1, r3
 8005788:	4413      	add	r3, r2
 800578a:	3361      	adds	r3, #97	; 0x61
 800578c:	2206      	movs	r2, #6
 800578e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	697a      	ldr	r2, [r7, #20]
 8005796:	b2d2      	uxtb	r2, r2
 8005798:	4611      	mov	r1, r2
 800579a:	4618      	mov	r0, r3
 800579c:	f003 fa9d 	bl	8008cda <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 80057a0:	e331      	b.n	8005e06 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	015a      	lsls	r2, r3, #5
 80057a6:	69bb      	ldr	r3, [r7, #24]
 80057a8:	4413      	add	r3, r2
 80057aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	f003 0320 	and.w	r3, r3, #32
 80057b4:	2b20      	cmp	r3, #32
 80057b6:	d12e      	bne.n	8005816 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	015a      	lsls	r2, r3, #5
 80057bc:	69bb      	ldr	r3, [r7, #24]
 80057be:	4413      	add	r3, r2
 80057c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057c4:	461a      	mov	r2, r3
 80057c6:	2320      	movs	r3, #32
 80057c8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80057ca:	687a      	ldr	r2, [r7, #4]
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	212c      	movs	r1, #44	; 0x2c
 80057d0:	fb01 f303 	mul.w	r3, r1, r3
 80057d4:	4413      	add	r3, r2
 80057d6:	333d      	adds	r3, #61	; 0x3d
 80057d8:	781b      	ldrb	r3, [r3, #0]
 80057da:	2b01      	cmp	r3, #1
 80057dc:	f040 8313 	bne.w	8005e06 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 80057e0:	687a      	ldr	r2, [r7, #4]
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	212c      	movs	r1, #44	; 0x2c
 80057e6:	fb01 f303 	mul.w	r3, r1, r3
 80057ea:	4413      	add	r3, r2
 80057ec:	333d      	adds	r3, #61	; 0x3d
 80057ee:	2200      	movs	r2, #0
 80057f0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80057f2:	687a      	ldr	r2, [r7, #4]
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	212c      	movs	r1, #44	; 0x2c
 80057f8:	fb01 f303 	mul.w	r3, r1, r3
 80057fc:	4413      	add	r3, r2
 80057fe:	3360      	adds	r3, #96	; 0x60
 8005800:	2202      	movs	r2, #2
 8005802:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	697a      	ldr	r2, [r7, #20]
 800580a:	b2d2      	uxtb	r2, r2
 800580c:	4611      	mov	r1, r2
 800580e:	4618      	mov	r0, r3
 8005810:	f003 fa63 	bl	8008cda <USB_HC_Halt>
}
 8005814:	e2f7      	b.n	8005e06 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	015a      	lsls	r2, r3, #5
 800581a:	69bb      	ldr	r3, [r7, #24]
 800581c:	4413      	add	r3, r2
 800581e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005822:	689b      	ldr	r3, [r3, #8]
 8005824:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005828:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800582c:	d112      	bne.n	8005854 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	015a      	lsls	r2, r3, #5
 8005832:	69bb      	ldr	r3, [r7, #24]
 8005834:	4413      	add	r3, r2
 8005836:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800583a:	461a      	mov	r2, r3
 800583c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005840:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	b2d2      	uxtb	r2, r2
 800584a:	4611      	mov	r1, r2
 800584c:	4618      	mov	r0, r3
 800584e:	f003 fa44 	bl	8008cda <USB_HC_Halt>
}
 8005852:	e2d8      	b.n	8005e06 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	015a      	lsls	r2, r3, #5
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	4413      	add	r3, r2
 800585c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f003 0301 	and.w	r3, r3, #1
 8005866:	2b01      	cmp	r3, #1
 8005868:	d140      	bne.n	80058ec <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	212c      	movs	r1, #44	; 0x2c
 8005870:	fb01 f303 	mul.w	r3, r1, r3
 8005874:	4413      	add	r3, r2
 8005876:	335c      	adds	r3, #92	; 0x5c
 8005878:	2200      	movs	r2, #0
 800587a:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	015a      	lsls	r2, r3, #5
 8005880:	69bb      	ldr	r3, [r7, #24]
 8005882:	4413      	add	r3, r2
 8005884:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800588e:	2b40      	cmp	r3, #64	; 0x40
 8005890:	d111      	bne.n	80058b6 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	212c      	movs	r1, #44	; 0x2c
 8005898:	fb01 f303 	mul.w	r3, r1, r3
 800589c:	4413      	add	r3, r2
 800589e:	333d      	adds	r3, #61	; 0x3d
 80058a0:	2201      	movs	r2, #1
 80058a2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	015a      	lsls	r2, r3, #5
 80058a8:	69bb      	ldr	r3, [r7, #24]
 80058aa:	4413      	add	r3, r2
 80058ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058b0:	461a      	mov	r2, r3
 80058b2:	2340      	movs	r3, #64	; 0x40
 80058b4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	015a      	lsls	r2, r3, #5
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	4413      	add	r3, r2
 80058be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058c2:	461a      	mov	r2, r3
 80058c4:	2301      	movs	r3, #1
 80058c6:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80058c8:	687a      	ldr	r2, [r7, #4]
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	212c      	movs	r1, #44	; 0x2c
 80058ce:	fb01 f303 	mul.w	r3, r1, r3
 80058d2:	4413      	add	r3, r2
 80058d4:	3361      	adds	r3, #97	; 0x61
 80058d6:	2201      	movs	r2, #1
 80058d8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	697a      	ldr	r2, [r7, #20]
 80058e0:	b2d2      	uxtb	r2, r2
 80058e2:	4611      	mov	r1, r2
 80058e4:	4618      	mov	r0, r3
 80058e6:	f003 f9f8 	bl	8008cda <USB_HC_Halt>
}
 80058ea:	e28c      	b.n	8005e06 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	015a      	lsls	r2, r3, #5
 80058f0:	69bb      	ldr	r3, [r7, #24]
 80058f2:	4413      	add	r3, r2
 80058f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058fe:	2b40      	cmp	r3, #64	; 0x40
 8005900:	d12c      	bne.n	800595c <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	212c      	movs	r1, #44	; 0x2c
 8005908:	fb01 f303 	mul.w	r3, r1, r3
 800590c:	4413      	add	r3, r2
 800590e:	3361      	adds	r3, #97	; 0x61
 8005910:	2204      	movs	r2, #4
 8005912:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	212c      	movs	r1, #44	; 0x2c
 800591a:	fb01 f303 	mul.w	r3, r1, r3
 800591e:	4413      	add	r3, r2
 8005920:	333d      	adds	r3, #61	; 0x3d
 8005922:	2201      	movs	r2, #1
 8005924:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005926:	687a      	ldr	r2, [r7, #4]
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	212c      	movs	r1, #44	; 0x2c
 800592c:	fb01 f303 	mul.w	r3, r1, r3
 8005930:	4413      	add	r3, r2
 8005932:	335c      	adds	r3, #92	; 0x5c
 8005934:	2200      	movs	r2, #0
 8005936:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	697a      	ldr	r2, [r7, #20]
 800593e:	b2d2      	uxtb	r2, r2
 8005940:	4611      	mov	r1, r2
 8005942:	4618      	mov	r0, r3
 8005944:	f003 f9c9 	bl	8008cda <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	015a      	lsls	r2, r3, #5
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	4413      	add	r3, r2
 8005950:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005954:	461a      	mov	r2, r3
 8005956:	2340      	movs	r3, #64	; 0x40
 8005958:	6093      	str	r3, [r2, #8]
}
 800595a:	e254      	b.n	8005e06 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	015a      	lsls	r2, r3, #5
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	4413      	add	r3, r2
 8005964:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	f003 0308 	and.w	r3, r3, #8
 800596e:	2b08      	cmp	r3, #8
 8005970:	d11a      	bne.n	80059a8 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	015a      	lsls	r2, r3, #5
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	4413      	add	r3, r2
 800597a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800597e:	461a      	mov	r2, r3
 8005980:	2308      	movs	r3, #8
 8005982:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8005984:	687a      	ldr	r2, [r7, #4]
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	212c      	movs	r1, #44	; 0x2c
 800598a:	fb01 f303 	mul.w	r3, r1, r3
 800598e:	4413      	add	r3, r2
 8005990:	3361      	adds	r3, #97	; 0x61
 8005992:	2205      	movs	r2, #5
 8005994:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	697a      	ldr	r2, [r7, #20]
 800599c:	b2d2      	uxtb	r2, r2
 800599e:	4611      	mov	r1, r2
 80059a0:	4618      	mov	r0, r3
 80059a2:	f003 f99a 	bl	8008cda <USB_HC_Halt>
}
 80059a6:	e22e      	b.n	8005e06 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	015a      	lsls	r2, r3, #5
 80059ac:	69bb      	ldr	r3, [r7, #24]
 80059ae:	4413      	add	r3, r2
 80059b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059b4:	689b      	ldr	r3, [r3, #8]
 80059b6:	f003 0310 	and.w	r3, r3, #16
 80059ba:	2b10      	cmp	r3, #16
 80059bc:	d140      	bne.n	8005a40 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	212c      	movs	r1, #44	; 0x2c
 80059c4:	fb01 f303 	mul.w	r3, r1, r3
 80059c8:	4413      	add	r3, r2
 80059ca:	335c      	adds	r3, #92	; 0x5c
 80059cc:	2200      	movs	r2, #0
 80059ce:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80059d0:	687a      	ldr	r2, [r7, #4]
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	212c      	movs	r1, #44	; 0x2c
 80059d6:	fb01 f303 	mul.w	r3, r1, r3
 80059da:	4413      	add	r3, r2
 80059dc:	3361      	adds	r3, #97	; 0x61
 80059de:	2203      	movs	r2, #3
 80059e0:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80059e2:	687a      	ldr	r2, [r7, #4]
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	212c      	movs	r1, #44	; 0x2c
 80059e8:	fb01 f303 	mul.w	r3, r1, r3
 80059ec:	4413      	add	r3, r2
 80059ee:	333d      	adds	r3, #61	; 0x3d
 80059f0:	781b      	ldrb	r3, [r3, #0]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d112      	bne.n	8005a1c <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	697b      	ldr	r3, [r7, #20]
 80059fa:	212c      	movs	r1, #44	; 0x2c
 80059fc:	fb01 f303 	mul.w	r3, r1, r3
 8005a00:	4413      	add	r3, r2
 8005a02:	333c      	adds	r3, #60	; 0x3c
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d108      	bne.n	8005a1c <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	212c      	movs	r1, #44	; 0x2c
 8005a10:	fb01 f303 	mul.w	r3, r1, r3
 8005a14:	4413      	add	r3, r2
 8005a16:	333d      	adds	r3, #61	; 0x3d
 8005a18:	2201      	movs	r2, #1
 8005a1a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	697a      	ldr	r2, [r7, #20]
 8005a22:	b2d2      	uxtb	r2, r2
 8005a24:	4611      	mov	r1, r2
 8005a26:	4618      	mov	r0, r3
 8005a28:	f003 f957 	bl	8008cda <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	015a      	lsls	r2, r3, #5
 8005a30:	69bb      	ldr	r3, [r7, #24]
 8005a32:	4413      	add	r3, r2
 8005a34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a38:	461a      	mov	r2, r3
 8005a3a:	2310      	movs	r3, #16
 8005a3c:	6093      	str	r3, [r2, #8]
}
 8005a3e:	e1e2      	b.n	8005e06 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	015a      	lsls	r2, r3, #5
 8005a44:	69bb      	ldr	r3, [r7, #24]
 8005a46:	4413      	add	r3, r2
 8005a48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a52:	2b80      	cmp	r3, #128	; 0x80
 8005a54:	d164      	bne.n	8005b20 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	691b      	ldr	r3, [r3, #16]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d111      	bne.n	8005a82 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8005a5e:	687a      	ldr	r2, [r7, #4]
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	212c      	movs	r1, #44	; 0x2c
 8005a64:	fb01 f303 	mul.w	r3, r1, r3
 8005a68:	4413      	add	r3, r2
 8005a6a:	3361      	adds	r3, #97	; 0x61
 8005a6c:	2206      	movs	r2, #6
 8005a6e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	697a      	ldr	r2, [r7, #20]
 8005a76:	b2d2      	uxtb	r2, r2
 8005a78:	4611      	mov	r1, r2
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f003 f92d 	bl	8008cda <USB_HC_Halt>
 8005a80:	e044      	b.n	8005b0c <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	212c      	movs	r1, #44	; 0x2c
 8005a88:	fb01 f303 	mul.w	r3, r1, r3
 8005a8c:	4413      	add	r3, r2
 8005a8e:	335c      	adds	r3, #92	; 0x5c
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	1c5a      	adds	r2, r3, #1
 8005a94:	6879      	ldr	r1, [r7, #4]
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	202c      	movs	r0, #44	; 0x2c
 8005a9a:	fb00 f303 	mul.w	r3, r0, r3
 8005a9e:	440b      	add	r3, r1
 8005aa0:	335c      	adds	r3, #92	; 0x5c
 8005aa2:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005aa4:	687a      	ldr	r2, [r7, #4]
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	212c      	movs	r1, #44	; 0x2c
 8005aaa:	fb01 f303 	mul.w	r3, r1, r3
 8005aae:	4413      	add	r3, r2
 8005ab0:	335c      	adds	r3, #92	; 0x5c
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d920      	bls.n	8005afa <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	697b      	ldr	r3, [r7, #20]
 8005abc:	212c      	movs	r1, #44	; 0x2c
 8005abe:	fb01 f303 	mul.w	r3, r1, r3
 8005ac2:	4413      	add	r3, r2
 8005ac4:	335c      	adds	r3, #92	; 0x5c
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	212c      	movs	r1, #44	; 0x2c
 8005ad0:	fb01 f303 	mul.w	r3, r1, r3
 8005ad4:	4413      	add	r3, r2
 8005ad6:	3360      	adds	r3, #96	; 0x60
 8005ad8:	2204      	movs	r2, #4
 8005ada:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005adc:	697b      	ldr	r3, [r7, #20]
 8005ade:	b2d9      	uxtb	r1, r3
 8005ae0:	687a      	ldr	r2, [r7, #4]
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	202c      	movs	r0, #44	; 0x2c
 8005ae6:	fb00 f303 	mul.w	r3, r0, r3
 8005aea:	4413      	add	r3, r2
 8005aec:	3360      	adds	r3, #96	; 0x60
 8005aee:	781b      	ldrb	r3, [r3, #0]
 8005af0:	461a      	mov	r2, r3
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f005 fb94 	bl	800b220 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005af8:	e008      	b.n	8005b0c <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005afa:	687a      	ldr	r2, [r7, #4]
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	212c      	movs	r1, #44	; 0x2c
 8005b00:	fb01 f303 	mul.w	r3, r1, r3
 8005b04:	4413      	add	r3, r2
 8005b06:	3360      	adds	r3, #96	; 0x60
 8005b08:	2202      	movs	r2, #2
 8005b0a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	015a      	lsls	r2, r3, #5
 8005b10:	69bb      	ldr	r3, [r7, #24]
 8005b12:	4413      	add	r3, r2
 8005b14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b18:	461a      	mov	r2, r3
 8005b1a:	2380      	movs	r3, #128	; 0x80
 8005b1c:	6093      	str	r3, [r2, #8]
}
 8005b1e:	e172      	b.n	8005e06 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	015a      	lsls	r2, r3, #5
 8005b24:	69bb      	ldr	r3, [r7, #24]
 8005b26:	4413      	add	r3, r2
 8005b28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b36:	d11b      	bne.n	8005b70 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	212c      	movs	r1, #44	; 0x2c
 8005b3e:	fb01 f303 	mul.w	r3, r1, r3
 8005b42:	4413      	add	r3, r2
 8005b44:	3361      	adds	r3, #97	; 0x61
 8005b46:	2208      	movs	r2, #8
 8005b48:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	697a      	ldr	r2, [r7, #20]
 8005b50:	b2d2      	uxtb	r2, r2
 8005b52:	4611      	mov	r1, r2
 8005b54:	4618      	mov	r0, r3
 8005b56:	f003 f8c0 	bl	8008cda <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	015a      	lsls	r2, r3, #5
 8005b5e:	69bb      	ldr	r3, [r7, #24]
 8005b60:	4413      	add	r3, r2
 8005b62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b66:	461a      	mov	r2, r3
 8005b68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b6c:	6093      	str	r3, [r2, #8]
}
 8005b6e:	e14a      	b.n	8005e06 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	015a      	lsls	r2, r3, #5
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	4413      	add	r3, r2
 8005b78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	f003 0302 	and.w	r3, r3, #2
 8005b82:	2b02      	cmp	r3, #2
 8005b84:	f040 813f 	bne.w	8005e06 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	212c      	movs	r1, #44	; 0x2c
 8005b8e:	fb01 f303 	mul.w	r3, r1, r3
 8005b92:	4413      	add	r3, r2
 8005b94:	3361      	adds	r3, #97	; 0x61
 8005b96:	781b      	ldrb	r3, [r3, #0]
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d17d      	bne.n	8005c98 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005b9c:	687a      	ldr	r2, [r7, #4]
 8005b9e:	697b      	ldr	r3, [r7, #20]
 8005ba0:	212c      	movs	r1, #44	; 0x2c
 8005ba2:	fb01 f303 	mul.w	r3, r1, r3
 8005ba6:	4413      	add	r3, r2
 8005ba8:	3360      	adds	r3, #96	; 0x60
 8005baa:	2201      	movs	r2, #1
 8005bac:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005bae:	687a      	ldr	r2, [r7, #4]
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	212c      	movs	r1, #44	; 0x2c
 8005bb4:	fb01 f303 	mul.w	r3, r1, r3
 8005bb8:	4413      	add	r3, r2
 8005bba:	333f      	adds	r3, #63	; 0x3f
 8005bbc:	781b      	ldrb	r3, [r3, #0]
 8005bbe:	2b02      	cmp	r3, #2
 8005bc0:	d00a      	beq.n	8005bd8 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8005bc2:	687a      	ldr	r2, [r7, #4]
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	212c      	movs	r1, #44	; 0x2c
 8005bc8:	fb01 f303 	mul.w	r3, r1, r3
 8005bcc:	4413      	add	r3, r2
 8005bce:	333f      	adds	r3, #63	; 0x3f
 8005bd0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8005bd2:	2b03      	cmp	r3, #3
 8005bd4:	f040 8100 	bne.w	8005dd8 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	691b      	ldr	r3, [r3, #16]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d113      	bne.n	8005c08 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8005be0:	687a      	ldr	r2, [r7, #4]
 8005be2:	697b      	ldr	r3, [r7, #20]
 8005be4:	212c      	movs	r1, #44	; 0x2c
 8005be6:	fb01 f303 	mul.w	r3, r1, r3
 8005bea:	4413      	add	r3, r2
 8005bec:	3355      	adds	r3, #85	; 0x55
 8005bee:	781b      	ldrb	r3, [r3, #0]
 8005bf0:	f083 0301 	eor.w	r3, r3, #1
 8005bf4:	b2d8      	uxtb	r0, r3
 8005bf6:	687a      	ldr	r2, [r7, #4]
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	212c      	movs	r1, #44	; 0x2c
 8005bfc:	fb01 f303 	mul.w	r3, r1, r3
 8005c00:	4413      	add	r3, r2
 8005c02:	3355      	adds	r3, #85	; 0x55
 8005c04:	4602      	mov	r2, r0
 8005c06:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	691b      	ldr	r3, [r3, #16]
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	f040 80e3 	bne.w	8005dd8 <HCD_HC_OUT_IRQHandler+0x69c>
 8005c12:	687a      	ldr	r2, [r7, #4]
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	212c      	movs	r1, #44	; 0x2c
 8005c18:	fb01 f303 	mul.w	r3, r1, r3
 8005c1c:	4413      	add	r3, r2
 8005c1e:	334c      	adds	r3, #76	; 0x4c
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	f000 80d8 	beq.w	8005dd8 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8005c28:	687a      	ldr	r2, [r7, #4]
 8005c2a:	697b      	ldr	r3, [r7, #20]
 8005c2c:	212c      	movs	r1, #44	; 0x2c
 8005c2e:	fb01 f303 	mul.w	r3, r1, r3
 8005c32:	4413      	add	r3, r2
 8005c34:	334c      	adds	r3, #76	; 0x4c
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	6879      	ldr	r1, [r7, #4]
 8005c3a:	697a      	ldr	r2, [r7, #20]
 8005c3c:	202c      	movs	r0, #44	; 0x2c
 8005c3e:	fb00 f202 	mul.w	r2, r0, r2
 8005c42:	440a      	add	r2, r1
 8005c44:	3240      	adds	r2, #64	; 0x40
 8005c46:	8812      	ldrh	r2, [r2, #0]
 8005c48:	4413      	add	r3, r2
 8005c4a:	3b01      	subs	r3, #1
 8005c4c:	6879      	ldr	r1, [r7, #4]
 8005c4e:	697a      	ldr	r2, [r7, #20]
 8005c50:	202c      	movs	r0, #44	; 0x2c
 8005c52:	fb00 f202 	mul.w	r2, r0, r2
 8005c56:	440a      	add	r2, r1
 8005c58:	3240      	adds	r2, #64	; 0x40
 8005c5a:	8812      	ldrh	r2, [r2, #0]
 8005c5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005c60:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	f000 80b5 	beq.w	8005dd8 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	212c      	movs	r1, #44	; 0x2c
 8005c74:	fb01 f303 	mul.w	r3, r1, r3
 8005c78:	4413      	add	r3, r2
 8005c7a:	3355      	adds	r3, #85	; 0x55
 8005c7c:	781b      	ldrb	r3, [r3, #0]
 8005c7e:	f083 0301 	eor.w	r3, r3, #1
 8005c82:	b2d8      	uxtb	r0, r3
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	697b      	ldr	r3, [r7, #20]
 8005c88:	212c      	movs	r1, #44	; 0x2c
 8005c8a:	fb01 f303 	mul.w	r3, r1, r3
 8005c8e:	4413      	add	r3, r2
 8005c90:	3355      	adds	r3, #85	; 0x55
 8005c92:	4602      	mov	r2, r0
 8005c94:	701a      	strb	r2, [r3, #0]
 8005c96:	e09f      	b.n	8005dd8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005c98:	687a      	ldr	r2, [r7, #4]
 8005c9a:	697b      	ldr	r3, [r7, #20]
 8005c9c:	212c      	movs	r1, #44	; 0x2c
 8005c9e:	fb01 f303 	mul.w	r3, r1, r3
 8005ca2:	4413      	add	r3, r2
 8005ca4:	3361      	adds	r3, #97	; 0x61
 8005ca6:	781b      	ldrb	r3, [r3, #0]
 8005ca8:	2b03      	cmp	r3, #3
 8005caa:	d109      	bne.n	8005cc0 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005cac:	687a      	ldr	r2, [r7, #4]
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	212c      	movs	r1, #44	; 0x2c
 8005cb2:	fb01 f303 	mul.w	r3, r1, r3
 8005cb6:	4413      	add	r3, r2
 8005cb8:	3360      	adds	r3, #96	; 0x60
 8005cba:	2202      	movs	r2, #2
 8005cbc:	701a      	strb	r2, [r3, #0]
 8005cbe:	e08b      	b.n	8005dd8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	212c      	movs	r1, #44	; 0x2c
 8005cc6:	fb01 f303 	mul.w	r3, r1, r3
 8005cca:	4413      	add	r3, r2
 8005ccc:	3361      	adds	r3, #97	; 0x61
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	2b04      	cmp	r3, #4
 8005cd2:	d109      	bne.n	8005ce8 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	212c      	movs	r1, #44	; 0x2c
 8005cda:	fb01 f303 	mul.w	r3, r1, r3
 8005cde:	4413      	add	r3, r2
 8005ce0:	3360      	adds	r3, #96	; 0x60
 8005ce2:	2202      	movs	r2, #2
 8005ce4:	701a      	strb	r2, [r3, #0]
 8005ce6:	e077      	b.n	8005dd8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	212c      	movs	r1, #44	; 0x2c
 8005cee:	fb01 f303 	mul.w	r3, r1, r3
 8005cf2:	4413      	add	r3, r2
 8005cf4:	3361      	adds	r3, #97	; 0x61
 8005cf6:	781b      	ldrb	r3, [r3, #0]
 8005cf8:	2b05      	cmp	r3, #5
 8005cfa:	d109      	bne.n	8005d10 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005cfc:	687a      	ldr	r2, [r7, #4]
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	212c      	movs	r1, #44	; 0x2c
 8005d02:	fb01 f303 	mul.w	r3, r1, r3
 8005d06:	4413      	add	r3, r2
 8005d08:	3360      	adds	r3, #96	; 0x60
 8005d0a:	2205      	movs	r2, #5
 8005d0c:	701a      	strb	r2, [r3, #0]
 8005d0e:	e063      	b.n	8005dd8 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005d10:	687a      	ldr	r2, [r7, #4]
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	212c      	movs	r1, #44	; 0x2c
 8005d16:	fb01 f303 	mul.w	r3, r1, r3
 8005d1a:	4413      	add	r3, r2
 8005d1c:	3361      	adds	r3, #97	; 0x61
 8005d1e:	781b      	ldrb	r3, [r3, #0]
 8005d20:	2b06      	cmp	r3, #6
 8005d22:	d009      	beq.n	8005d38 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005d24:	687a      	ldr	r2, [r7, #4]
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	212c      	movs	r1, #44	; 0x2c
 8005d2a:	fb01 f303 	mul.w	r3, r1, r3
 8005d2e:	4413      	add	r3, r2
 8005d30:	3361      	adds	r3, #97	; 0x61
 8005d32:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005d34:	2b08      	cmp	r3, #8
 8005d36:	d14f      	bne.n	8005dd8 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8005d38:	687a      	ldr	r2, [r7, #4]
 8005d3a:	697b      	ldr	r3, [r7, #20]
 8005d3c:	212c      	movs	r1, #44	; 0x2c
 8005d3e:	fb01 f303 	mul.w	r3, r1, r3
 8005d42:	4413      	add	r3, r2
 8005d44:	335c      	adds	r3, #92	; 0x5c
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	1c5a      	adds	r2, r3, #1
 8005d4a:	6879      	ldr	r1, [r7, #4]
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	202c      	movs	r0, #44	; 0x2c
 8005d50:	fb00 f303 	mul.w	r3, r0, r3
 8005d54:	440b      	add	r3, r1
 8005d56:	335c      	adds	r3, #92	; 0x5c
 8005d58:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005d5a:	687a      	ldr	r2, [r7, #4]
 8005d5c:	697b      	ldr	r3, [r7, #20]
 8005d5e:	212c      	movs	r1, #44	; 0x2c
 8005d60:	fb01 f303 	mul.w	r3, r1, r3
 8005d64:	4413      	add	r3, r2
 8005d66:	335c      	adds	r3, #92	; 0x5c
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2b02      	cmp	r3, #2
 8005d6c:	d912      	bls.n	8005d94 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005d6e:	687a      	ldr	r2, [r7, #4]
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	212c      	movs	r1, #44	; 0x2c
 8005d74:	fb01 f303 	mul.w	r3, r1, r3
 8005d78:	4413      	add	r3, r2
 8005d7a:	335c      	adds	r3, #92	; 0x5c
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005d80:	687a      	ldr	r2, [r7, #4]
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	212c      	movs	r1, #44	; 0x2c
 8005d86:	fb01 f303 	mul.w	r3, r1, r3
 8005d8a:	4413      	add	r3, r2
 8005d8c:	3360      	adds	r3, #96	; 0x60
 8005d8e:	2204      	movs	r2, #4
 8005d90:	701a      	strb	r2, [r3, #0]
 8005d92:	e021      	b.n	8005dd8 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	212c      	movs	r1, #44	; 0x2c
 8005d9a:	fb01 f303 	mul.w	r3, r1, r3
 8005d9e:	4413      	add	r3, r2
 8005da0:	3360      	adds	r3, #96	; 0x60
 8005da2:	2202      	movs	r2, #2
 8005da4:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	015a      	lsls	r2, r3, #5
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	4413      	add	r3, r2
 8005dae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005dbc:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005dbe:	693b      	ldr	r3, [r7, #16]
 8005dc0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005dc4:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005dc6:	697b      	ldr	r3, [r7, #20]
 8005dc8:	015a      	lsls	r2, r3, #5
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	4413      	add	r3, r2
 8005dce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	693b      	ldr	r3, [r7, #16]
 8005dd6:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	015a      	lsls	r2, r3, #5
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	4413      	add	r3, r2
 8005de0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005de4:	461a      	mov	r2, r3
 8005de6:	2302      	movs	r3, #2
 8005de8:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	b2d9      	uxtb	r1, r3
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	202c      	movs	r0, #44	; 0x2c
 8005df4:	fb00 f303 	mul.w	r3, r0, r3
 8005df8:	4413      	add	r3, r2
 8005dfa:	3360      	adds	r3, #96	; 0x60
 8005dfc:	781b      	ldrb	r3, [r3, #0]
 8005dfe:	461a      	mov	r2, r3
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	f005 fa0d 	bl	800b220 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005e06:	bf00      	nop
 8005e08:	3720      	adds	r7, #32
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	bd80      	pop	{r7, pc}

08005e0e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005e0e:	b580      	push	{r7, lr}
 8005e10:	b08a      	sub	sp, #40	; 0x28
 8005e12:	af00      	add	r7, sp, #0
 8005e14:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e1e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	6a1b      	ldr	r3, [r3, #32]
 8005e26:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8005e28:	69fb      	ldr	r3, [r7, #28]
 8005e2a:	f003 030f 	and.w	r3, r3, #15
 8005e2e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8005e30:	69fb      	ldr	r3, [r7, #28]
 8005e32:	0c5b      	lsrs	r3, r3, #17
 8005e34:	f003 030f 	and.w	r3, r3, #15
 8005e38:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005e3a:	69fb      	ldr	r3, [r7, #28]
 8005e3c:	091b      	lsrs	r3, r3, #4
 8005e3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e42:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	2b02      	cmp	r3, #2
 8005e48:	d004      	beq.n	8005e54 <HCD_RXQLVL_IRQHandler+0x46>
 8005e4a:	697b      	ldr	r3, [r7, #20]
 8005e4c:	2b05      	cmp	r3, #5
 8005e4e:	f000 80a9 	beq.w	8005fa4 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8005e52:	e0aa      	b.n	8005faa <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	f000 80a6 	beq.w	8005fa8 <HCD_RXQLVL_IRQHandler+0x19a>
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	69bb      	ldr	r3, [r7, #24]
 8005e60:	212c      	movs	r1, #44	; 0x2c
 8005e62:	fb01 f303 	mul.w	r3, r1, r3
 8005e66:	4413      	add	r3, r2
 8005e68:	3344      	adds	r3, #68	; 0x44
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	f000 809b 	beq.w	8005fa8 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8005e72:	687a      	ldr	r2, [r7, #4]
 8005e74:	69bb      	ldr	r3, [r7, #24]
 8005e76:	212c      	movs	r1, #44	; 0x2c
 8005e78:	fb01 f303 	mul.w	r3, r1, r3
 8005e7c:	4413      	add	r3, r2
 8005e7e:	3350      	adds	r3, #80	; 0x50
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	441a      	add	r2, r3
 8005e86:	6879      	ldr	r1, [r7, #4]
 8005e88:	69bb      	ldr	r3, [r7, #24]
 8005e8a:	202c      	movs	r0, #44	; 0x2c
 8005e8c:	fb00 f303 	mul.w	r3, r0, r3
 8005e90:	440b      	add	r3, r1
 8005e92:	334c      	adds	r3, #76	; 0x4c
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d87a      	bhi.n	8005f90 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6818      	ldr	r0, [r3, #0]
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	69bb      	ldr	r3, [r7, #24]
 8005ea2:	212c      	movs	r1, #44	; 0x2c
 8005ea4:	fb01 f303 	mul.w	r3, r1, r3
 8005ea8:	4413      	add	r3, r2
 8005eaa:	3344      	adds	r3, #68	; 0x44
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	693a      	ldr	r2, [r7, #16]
 8005eb0:	b292      	uxth	r2, r2
 8005eb2:	4619      	mov	r1, r3
 8005eb4:	f002 fa68 	bl	8008388 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	69bb      	ldr	r3, [r7, #24]
 8005ebc:	212c      	movs	r1, #44	; 0x2c
 8005ebe:	fb01 f303 	mul.w	r3, r1, r3
 8005ec2:	4413      	add	r3, r2
 8005ec4:	3344      	adds	r3, #68	; 0x44
 8005ec6:	681a      	ldr	r2, [r3, #0]
 8005ec8:	693b      	ldr	r3, [r7, #16]
 8005eca:	441a      	add	r2, r3
 8005ecc:	6879      	ldr	r1, [r7, #4]
 8005ece:	69bb      	ldr	r3, [r7, #24]
 8005ed0:	202c      	movs	r0, #44	; 0x2c
 8005ed2:	fb00 f303 	mul.w	r3, r0, r3
 8005ed6:	440b      	add	r3, r1
 8005ed8:	3344      	adds	r3, #68	; 0x44
 8005eda:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8005edc:	687a      	ldr	r2, [r7, #4]
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	212c      	movs	r1, #44	; 0x2c
 8005ee2:	fb01 f303 	mul.w	r3, r1, r3
 8005ee6:	4413      	add	r3, r2
 8005ee8:	3350      	adds	r3, #80	; 0x50
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	693b      	ldr	r3, [r7, #16]
 8005eee:	441a      	add	r2, r3
 8005ef0:	6879      	ldr	r1, [r7, #4]
 8005ef2:	69bb      	ldr	r3, [r7, #24]
 8005ef4:	202c      	movs	r0, #44	; 0x2c
 8005ef6:	fb00 f303 	mul.w	r3, r0, r3
 8005efa:	440b      	add	r3, r1
 8005efc:	3350      	adds	r3, #80	; 0x50
 8005efe:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8005f00:	69bb      	ldr	r3, [r7, #24]
 8005f02:	015a      	lsls	r2, r3, #5
 8005f04:	6a3b      	ldr	r3, [r7, #32]
 8005f06:	4413      	add	r3, r2
 8005f08:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f0c:	691b      	ldr	r3, [r3, #16]
 8005f0e:	0cdb      	lsrs	r3, r3, #19
 8005f10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005f14:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005f16:	687a      	ldr	r2, [r7, #4]
 8005f18:	69bb      	ldr	r3, [r7, #24]
 8005f1a:	212c      	movs	r1, #44	; 0x2c
 8005f1c:	fb01 f303 	mul.w	r3, r1, r3
 8005f20:	4413      	add	r3, r2
 8005f22:	3340      	adds	r3, #64	; 0x40
 8005f24:	881b      	ldrh	r3, [r3, #0]
 8005f26:	461a      	mov	r2, r3
 8005f28:	693b      	ldr	r3, [r7, #16]
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d13c      	bne.n	8005fa8 <HCD_RXQLVL_IRQHandler+0x19a>
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d039      	beq.n	8005fa8 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005f34:	69bb      	ldr	r3, [r7, #24]
 8005f36:	015a      	lsls	r2, r3, #5
 8005f38:	6a3b      	ldr	r3, [r7, #32]
 8005f3a:	4413      	add	r3, r2
 8005f3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005f4a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005f4c:	68bb      	ldr	r3, [r7, #8]
 8005f4e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f52:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005f54:	69bb      	ldr	r3, [r7, #24]
 8005f56:	015a      	lsls	r2, r3, #5
 8005f58:	6a3b      	ldr	r3, [r7, #32]
 8005f5a:	4413      	add	r3, r2
 8005f5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f60:	461a      	mov	r2, r3
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	69bb      	ldr	r3, [r7, #24]
 8005f6a:	212c      	movs	r1, #44	; 0x2c
 8005f6c:	fb01 f303 	mul.w	r3, r1, r3
 8005f70:	4413      	add	r3, r2
 8005f72:	3354      	adds	r3, #84	; 0x54
 8005f74:	781b      	ldrb	r3, [r3, #0]
 8005f76:	f083 0301 	eor.w	r3, r3, #1
 8005f7a:	b2d8      	uxtb	r0, r3
 8005f7c:	687a      	ldr	r2, [r7, #4]
 8005f7e:	69bb      	ldr	r3, [r7, #24]
 8005f80:	212c      	movs	r1, #44	; 0x2c
 8005f82:	fb01 f303 	mul.w	r3, r1, r3
 8005f86:	4413      	add	r3, r2
 8005f88:	3354      	adds	r3, #84	; 0x54
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	701a      	strb	r2, [r3, #0]
      break;
 8005f8e:	e00b      	b.n	8005fa8 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005f90:	687a      	ldr	r2, [r7, #4]
 8005f92:	69bb      	ldr	r3, [r7, #24]
 8005f94:	212c      	movs	r1, #44	; 0x2c
 8005f96:	fb01 f303 	mul.w	r3, r1, r3
 8005f9a:	4413      	add	r3, r2
 8005f9c:	3360      	adds	r3, #96	; 0x60
 8005f9e:	2204      	movs	r2, #4
 8005fa0:	701a      	strb	r2, [r3, #0]
      break;
 8005fa2:	e001      	b.n	8005fa8 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8005fa4:	bf00      	nop
 8005fa6:	e000      	b.n	8005faa <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8005fa8:	bf00      	nop
  }
}
 8005faa:	bf00      	nop
 8005fac:	3728      	adds	r7, #40	; 0x28
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}

08005fb2 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005fb2:	b580      	push	{r7, lr}
 8005fb4:	b086      	sub	sp, #24
 8005fb6:	af00      	add	r7, sp, #0
 8005fb8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005fd8:	68bb      	ldr	r3, [r7, #8]
 8005fda:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005fde:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f003 0302 	and.w	r3, r3, #2
 8005fe6:	2b02      	cmp	r3, #2
 8005fe8:	d10b      	bne.n	8006002 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	f003 0301 	and.w	r3, r3, #1
 8005ff0:	2b01      	cmp	r3, #1
 8005ff2:	d102      	bne.n	8005ffa <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	f005 f8f7 	bl	800b1e8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	f043 0302 	orr.w	r3, r3, #2
 8006000:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	f003 0308 	and.w	r3, r3, #8
 8006008:	2b08      	cmp	r3, #8
 800600a:	d132      	bne.n	8006072 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	f043 0308 	orr.w	r3, r3, #8
 8006012:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f003 0304 	and.w	r3, r3, #4
 800601a:	2b04      	cmp	r3, #4
 800601c:	d126      	bne.n	800606c <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	2b02      	cmp	r3, #2
 8006024:	d113      	bne.n	800604e <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800602c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006030:	d106      	bne.n	8006040 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	2102      	movs	r1, #2
 8006038:	4618      	mov	r0, r3
 800603a:	f002 fb13 	bl	8008664 <USB_InitFSLSPClkSel>
 800603e:	e011      	b.n	8006064 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	2101      	movs	r1, #1
 8006046:	4618      	mov	r0, r3
 8006048:	f002 fb0c 	bl	8008664 <USB_InitFSLSPClkSel>
 800604c:	e00a      	b.n	8006064 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	68db      	ldr	r3, [r3, #12]
 8006052:	2b01      	cmp	r3, #1
 8006054:	d106      	bne.n	8006064 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800605c:	461a      	mov	r2, r3
 800605e:	f64e 2360 	movw	r3, #60000	; 0xea60
 8006062:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006064:	6878      	ldr	r0, [r7, #4]
 8006066:	f005 f8e9 	bl	800b23c <HAL_HCD_PortEnabled_Callback>
 800606a:	e002      	b.n	8006072 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f005 f8f3 	bl	800b258 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f003 0320 	and.w	r3, r3, #32
 8006078:	2b20      	cmp	r3, #32
 800607a:	d103      	bne.n	8006084 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	f043 0320 	orr.w	r3, r3, #32
 8006082:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800608a:	461a      	mov	r2, r3
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	6013      	str	r3, [r2, #0]
}
 8006090:	bf00      	nop
 8006092:	3718      	adds	r7, #24
 8006094:	46bd      	mov	sp, r7
 8006096:	bd80      	pop	{r7, pc}

08006098 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b084      	sub	sp, #16
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d101      	bne.n	80060aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e12b      	b.n	8006302 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d106      	bne.n	80060c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f7fa fc6a 	bl	8000998 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2224      	movs	r2, #36	; 0x24
 80060c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f022 0201 	bic.w	r2, r2, #1
 80060da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80060ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	681a      	ldr	r2, [r3, #0]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80060fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80060fc:	f001 fa20 	bl	8007540 <HAL_RCC_GetPCLK1Freq>
 8006100:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	4a81      	ldr	r2, [pc, #516]	; (800630c <HAL_I2C_Init+0x274>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d807      	bhi.n	800611c <HAL_I2C_Init+0x84>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	4a80      	ldr	r2, [pc, #512]	; (8006310 <HAL_I2C_Init+0x278>)
 8006110:	4293      	cmp	r3, r2
 8006112:	bf94      	ite	ls
 8006114:	2301      	movls	r3, #1
 8006116:	2300      	movhi	r3, #0
 8006118:	b2db      	uxtb	r3, r3
 800611a:	e006      	b.n	800612a <HAL_I2C_Init+0x92>
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	4a7d      	ldr	r2, [pc, #500]	; (8006314 <HAL_I2C_Init+0x27c>)
 8006120:	4293      	cmp	r3, r2
 8006122:	bf94      	ite	ls
 8006124:	2301      	movls	r3, #1
 8006126:	2300      	movhi	r3, #0
 8006128:	b2db      	uxtb	r3, r3
 800612a:	2b00      	cmp	r3, #0
 800612c:	d001      	beq.n	8006132 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e0e7      	b.n	8006302 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	4a78      	ldr	r2, [pc, #480]	; (8006318 <HAL_I2C_Init+0x280>)
 8006136:	fba2 2303 	umull	r2, r3, r2, r3
 800613a:	0c9b      	lsrs	r3, r3, #18
 800613c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	430a      	orrs	r2, r1
 8006150:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	6a1b      	ldr	r3, [r3, #32]
 8006158:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685b      	ldr	r3, [r3, #4]
 8006160:	4a6a      	ldr	r2, [pc, #424]	; (800630c <HAL_I2C_Init+0x274>)
 8006162:	4293      	cmp	r3, r2
 8006164:	d802      	bhi.n	800616c <HAL_I2C_Init+0xd4>
 8006166:	68bb      	ldr	r3, [r7, #8]
 8006168:	3301      	adds	r3, #1
 800616a:	e009      	b.n	8006180 <HAL_I2C_Init+0xe8>
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006172:	fb02 f303 	mul.w	r3, r2, r3
 8006176:	4a69      	ldr	r2, [pc, #420]	; (800631c <HAL_I2C_Init+0x284>)
 8006178:	fba2 2303 	umull	r2, r3, r2, r3
 800617c:	099b      	lsrs	r3, r3, #6
 800617e:	3301      	adds	r3, #1
 8006180:	687a      	ldr	r2, [r7, #4]
 8006182:	6812      	ldr	r2, [r2, #0]
 8006184:	430b      	orrs	r3, r1
 8006186:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	69db      	ldr	r3, [r3, #28]
 800618e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006192:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	685b      	ldr	r3, [r3, #4]
 800619a:	495c      	ldr	r1, [pc, #368]	; (800630c <HAL_I2C_Init+0x274>)
 800619c:	428b      	cmp	r3, r1
 800619e:	d819      	bhi.n	80061d4 <HAL_I2C_Init+0x13c>
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	1e59      	subs	r1, r3, #1
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	005b      	lsls	r3, r3, #1
 80061aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80061ae:	1c59      	adds	r1, r3, #1
 80061b0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80061b4:	400b      	ands	r3, r1
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d00a      	beq.n	80061d0 <HAL_I2C_Init+0x138>
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	1e59      	subs	r1, r3, #1
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	005b      	lsls	r3, r3, #1
 80061c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80061c8:	3301      	adds	r3, #1
 80061ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061ce:	e051      	b.n	8006274 <HAL_I2C_Init+0x1dc>
 80061d0:	2304      	movs	r3, #4
 80061d2:	e04f      	b.n	8006274 <HAL_I2C_Init+0x1dc>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d111      	bne.n	8006200 <HAL_I2C_Init+0x168>
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	1e58      	subs	r0, r3, #1
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6859      	ldr	r1, [r3, #4]
 80061e4:	460b      	mov	r3, r1
 80061e6:	005b      	lsls	r3, r3, #1
 80061e8:	440b      	add	r3, r1
 80061ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80061ee:	3301      	adds	r3, #1
 80061f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	bf0c      	ite	eq
 80061f8:	2301      	moveq	r3, #1
 80061fa:	2300      	movne	r3, #0
 80061fc:	b2db      	uxtb	r3, r3
 80061fe:	e012      	b.n	8006226 <HAL_I2C_Init+0x18e>
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	1e58      	subs	r0, r3, #1
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6859      	ldr	r1, [r3, #4]
 8006208:	460b      	mov	r3, r1
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	440b      	add	r3, r1
 800620e:	0099      	lsls	r1, r3, #2
 8006210:	440b      	add	r3, r1
 8006212:	fbb0 f3f3 	udiv	r3, r0, r3
 8006216:	3301      	adds	r3, #1
 8006218:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800621c:	2b00      	cmp	r3, #0
 800621e:	bf0c      	ite	eq
 8006220:	2301      	moveq	r3, #1
 8006222:	2300      	movne	r3, #0
 8006224:	b2db      	uxtb	r3, r3
 8006226:	2b00      	cmp	r3, #0
 8006228:	d001      	beq.n	800622e <HAL_I2C_Init+0x196>
 800622a:	2301      	movs	r3, #1
 800622c:	e022      	b.n	8006274 <HAL_I2C_Init+0x1dc>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d10e      	bne.n	8006254 <HAL_I2C_Init+0x1bc>
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	1e58      	subs	r0, r3, #1
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6859      	ldr	r1, [r3, #4]
 800623e:	460b      	mov	r3, r1
 8006240:	005b      	lsls	r3, r3, #1
 8006242:	440b      	add	r3, r1
 8006244:	fbb0 f3f3 	udiv	r3, r0, r3
 8006248:	3301      	adds	r3, #1
 800624a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800624e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006252:	e00f      	b.n	8006274 <HAL_I2C_Init+0x1dc>
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	1e58      	subs	r0, r3, #1
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6859      	ldr	r1, [r3, #4]
 800625c:	460b      	mov	r3, r1
 800625e:	009b      	lsls	r3, r3, #2
 8006260:	440b      	add	r3, r1
 8006262:	0099      	lsls	r1, r3, #2
 8006264:	440b      	add	r3, r1
 8006266:	fbb0 f3f3 	udiv	r3, r0, r3
 800626a:	3301      	adds	r3, #1
 800626c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006270:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006274:	6879      	ldr	r1, [r7, #4]
 8006276:	6809      	ldr	r1, [r1, #0]
 8006278:	4313      	orrs	r3, r2
 800627a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	69da      	ldr	r2, [r3, #28]
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6a1b      	ldr	r3, [r3, #32]
 800628e:	431a      	orrs	r2, r3
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	430a      	orrs	r2, r1
 8006296:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80062a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80062a6:	687a      	ldr	r2, [r7, #4]
 80062a8:	6911      	ldr	r1, [r2, #16]
 80062aa:	687a      	ldr	r2, [r7, #4]
 80062ac:	68d2      	ldr	r2, [r2, #12]
 80062ae:	4311      	orrs	r1, r2
 80062b0:	687a      	ldr	r2, [r7, #4]
 80062b2:	6812      	ldr	r2, [r2, #0]
 80062b4:	430b      	orrs	r3, r1
 80062b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	68db      	ldr	r3, [r3, #12]
 80062be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	695a      	ldr	r2, [r3, #20]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	699b      	ldr	r3, [r3, #24]
 80062ca:	431a      	orrs	r2, r3
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	430a      	orrs	r2, r1
 80062d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f042 0201 	orr.w	r2, r2, #1
 80062e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2220      	movs	r2, #32
 80062ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006300:	2300      	movs	r3, #0
}
 8006302:	4618      	mov	r0, r3
 8006304:	3710      	adds	r7, #16
 8006306:	46bd      	mov	sp, r7
 8006308:	bd80      	pop	{r7, pc}
 800630a:	bf00      	nop
 800630c:	000186a0 	.word	0x000186a0
 8006310:	001e847f 	.word	0x001e847f
 8006314:	003d08ff 	.word	0x003d08ff
 8006318:	431bde83 	.word	0x431bde83
 800631c:	10624dd3 	.word	0x10624dd3

08006320 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b088      	sub	sp, #32
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d101      	bne.n	8006332 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800632e:	2301      	movs	r3, #1
 8006330:	e128      	b.n	8006584 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006338:	b2db      	uxtb	r3, r3
 800633a:	2b00      	cmp	r3, #0
 800633c:	d109      	bne.n	8006352 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4a90      	ldr	r2, [pc, #576]	; (800658c <HAL_I2S_Init+0x26c>)
 800634a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800634c:	6878      	ldr	r0, [r7, #4]
 800634e:	f7fa fb93 	bl	8000a78 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2202      	movs	r2, #2
 8006356:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	69db      	ldr	r3, [r3, #28]
 8006360:	687a      	ldr	r2, [r7, #4]
 8006362:	6812      	ldr	r2, [r2, #0]
 8006364:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006368:	f023 030f 	bic.w	r3, r3, #15
 800636c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2202      	movs	r2, #2
 8006374:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	695b      	ldr	r3, [r3, #20]
 800637a:	2b02      	cmp	r3, #2
 800637c:	d060      	beq.n	8006440 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d102      	bne.n	800638c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006386:	2310      	movs	r3, #16
 8006388:	617b      	str	r3, [r7, #20]
 800638a:	e001      	b.n	8006390 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800638c:	2320      	movs	r3, #32
 800638e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	689b      	ldr	r3, [r3, #8]
 8006394:	2b20      	cmp	r3, #32
 8006396:	d802      	bhi.n	800639e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	005b      	lsls	r3, r3, #1
 800639c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800639e:	2001      	movs	r0, #1
 80063a0:	f001 f9d8 	bl	8007754 <HAL_RCCEx_GetPeriphCLKFreq>
 80063a4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063ae:	d125      	bne.n	80063fc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d010      	beq.n	80063da <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	fbb2 f2f3 	udiv	r2, r2, r3
 80063c2:	4613      	mov	r3, r2
 80063c4:	009b      	lsls	r3, r3, #2
 80063c6:	4413      	add	r3, r2
 80063c8:	005b      	lsls	r3, r3, #1
 80063ca:	461a      	mov	r2, r3
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	695b      	ldr	r3, [r3, #20]
 80063d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80063d4:	3305      	adds	r3, #5
 80063d6:	613b      	str	r3, [r7, #16]
 80063d8:	e01f      	b.n	800641a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	00db      	lsls	r3, r3, #3
 80063de:	68fa      	ldr	r2, [r7, #12]
 80063e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80063e4:	4613      	mov	r3, r2
 80063e6:	009b      	lsls	r3, r3, #2
 80063e8:	4413      	add	r3, r2
 80063ea:	005b      	lsls	r3, r3, #1
 80063ec:	461a      	mov	r2, r3
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	695b      	ldr	r3, [r3, #20]
 80063f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80063f6:	3305      	adds	r3, #5
 80063f8:	613b      	str	r3, [r7, #16]
 80063fa:	e00e      	b.n	800641a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80063fc:	68fa      	ldr	r2, [r7, #12]
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	fbb2 f2f3 	udiv	r2, r2, r3
 8006404:	4613      	mov	r3, r2
 8006406:	009b      	lsls	r3, r3, #2
 8006408:	4413      	add	r3, r2
 800640a:	005b      	lsls	r3, r3, #1
 800640c:	461a      	mov	r2, r3
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	695b      	ldr	r3, [r3, #20]
 8006412:	fbb2 f3f3 	udiv	r3, r2, r3
 8006416:	3305      	adds	r3, #5
 8006418:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800641a:	693b      	ldr	r3, [r7, #16]
 800641c:	4a5c      	ldr	r2, [pc, #368]	; (8006590 <HAL_I2S_Init+0x270>)
 800641e:	fba2 2303 	umull	r2, r3, r2, r3
 8006422:	08db      	lsrs	r3, r3, #3
 8006424:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	f003 0301 	and.w	r3, r3, #1
 800642c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800642e:	693a      	ldr	r2, [r7, #16]
 8006430:	69bb      	ldr	r3, [r7, #24]
 8006432:	1ad3      	subs	r3, r2, r3
 8006434:	085b      	lsrs	r3, r3, #1
 8006436:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006438:	69bb      	ldr	r3, [r7, #24]
 800643a:	021b      	lsls	r3, r3, #8
 800643c:	61bb      	str	r3, [r7, #24]
 800643e:	e003      	b.n	8006448 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006440:	2302      	movs	r3, #2
 8006442:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006444:	2300      	movs	r3, #0
 8006446:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006448:	69fb      	ldr	r3, [r7, #28]
 800644a:	2b01      	cmp	r3, #1
 800644c:	d902      	bls.n	8006454 <HAL_I2S_Init+0x134>
 800644e:	69fb      	ldr	r3, [r7, #28]
 8006450:	2bff      	cmp	r3, #255	; 0xff
 8006452:	d907      	bls.n	8006464 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006458:	f043 0210 	orr.w	r2, r3, #16
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8006460:	2301      	movs	r3, #1
 8006462:	e08f      	b.n	8006584 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	691a      	ldr	r2, [r3, #16]
 8006468:	69bb      	ldr	r3, [r7, #24]
 800646a:	ea42 0103 	orr.w	r1, r2, r3
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	69fa      	ldr	r2, [r7, #28]
 8006474:	430a      	orrs	r2, r1
 8006476:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	69db      	ldr	r3, [r3, #28]
 800647e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006482:	f023 030f 	bic.w	r3, r3, #15
 8006486:	687a      	ldr	r2, [r7, #4]
 8006488:	6851      	ldr	r1, [r2, #4]
 800648a:	687a      	ldr	r2, [r7, #4]
 800648c:	6892      	ldr	r2, [r2, #8]
 800648e:	4311      	orrs	r1, r2
 8006490:	687a      	ldr	r2, [r7, #4]
 8006492:	68d2      	ldr	r2, [r2, #12]
 8006494:	4311      	orrs	r1, r2
 8006496:	687a      	ldr	r2, [r7, #4]
 8006498:	6992      	ldr	r2, [r2, #24]
 800649a:	430a      	orrs	r2, r1
 800649c:	431a      	orrs	r2, r3
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064a6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6a1b      	ldr	r3, [r3, #32]
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	d161      	bne.n	8006574 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	4a38      	ldr	r2, [pc, #224]	; (8006594 <HAL_I2S_Init+0x274>)
 80064b4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a37      	ldr	r2, [pc, #220]	; (8006598 <HAL_I2S_Init+0x278>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d101      	bne.n	80064c4 <HAL_I2S_Init+0x1a4>
 80064c0:	4b36      	ldr	r3, [pc, #216]	; (800659c <HAL_I2S_Init+0x27c>)
 80064c2:	e001      	b.n	80064c8 <HAL_I2S_Init+0x1a8>
 80064c4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	687a      	ldr	r2, [r7, #4]
 80064cc:	6812      	ldr	r2, [r2, #0]
 80064ce:	4932      	ldr	r1, [pc, #200]	; (8006598 <HAL_I2S_Init+0x278>)
 80064d0:	428a      	cmp	r2, r1
 80064d2:	d101      	bne.n	80064d8 <HAL_I2S_Init+0x1b8>
 80064d4:	4a31      	ldr	r2, [pc, #196]	; (800659c <HAL_I2S_Init+0x27c>)
 80064d6:	e001      	b.n	80064dc <HAL_I2S_Init+0x1bc>
 80064d8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80064dc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80064e0:	f023 030f 	bic.w	r3, r3, #15
 80064e4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	4a2b      	ldr	r2, [pc, #172]	; (8006598 <HAL_I2S_Init+0x278>)
 80064ec:	4293      	cmp	r3, r2
 80064ee:	d101      	bne.n	80064f4 <HAL_I2S_Init+0x1d4>
 80064f0:	4b2a      	ldr	r3, [pc, #168]	; (800659c <HAL_I2S_Init+0x27c>)
 80064f2:	e001      	b.n	80064f8 <HAL_I2S_Init+0x1d8>
 80064f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80064f8:	2202      	movs	r2, #2
 80064fa:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a25      	ldr	r2, [pc, #148]	; (8006598 <HAL_I2S_Init+0x278>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d101      	bne.n	800650a <HAL_I2S_Init+0x1ea>
 8006506:	4b25      	ldr	r3, [pc, #148]	; (800659c <HAL_I2S_Init+0x27c>)
 8006508:	e001      	b.n	800650e <HAL_I2S_Init+0x1ee>
 800650a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800650e:	69db      	ldr	r3, [r3, #28]
 8006510:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800651a:	d003      	beq.n	8006524 <HAL_I2S_Init+0x204>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d103      	bne.n	800652c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8006524:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006528:	613b      	str	r3, [r7, #16]
 800652a:	e001      	b.n	8006530 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800652c:	2300      	movs	r3, #0
 800652e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800653a:	4313      	orrs	r3, r2
 800653c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006544:	4313      	orrs	r3, r2
 8006546:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	699b      	ldr	r3, [r3, #24]
 800654c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800654e:	4313      	orrs	r3, r2
 8006550:	b29a      	uxth	r2, r3
 8006552:	897b      	ldrh	r3, [r7, #10]
 8006554:	4313      	orrs	r3, r2
 8006556:	b29b      	uxth	r3, r3
 8006558:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800655c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a0d      	ldr	r2, [pc, #52]	; (8006598 <HAL_I2S_Init+0x278>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d101      	bne.n	800656c <HAL_I2S_Init+0x24c>
 8006568:	4b0c      	ldr	r3, [pc, #48]	; (800659c <HAL_I2S_Init+0x27c>)
 800656a:	e001      	b.n	8006570 <HAL_I2S_Init+0x250>
 800656c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006570:	897a      	ldrh	r2, [r7, #10]
 8006572:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2200      	movs	r2, #0
 8006578:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	2201      	movs	r2, #1
 800657e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8006582:	2300      	movs	r3, #0
}
 8006584:	4618      	mov	r0, r3
 8006586:	3720      	adds	r7, #32
 8006588:	46bd      	mov	sp, r7
 800658a:	bd80      	pop	{r7, pc}
 800658c:	08006697 	.word	0x08006697
 8006590:	cccccccd 	.word	0xcccccccd
 8006594:	080067ad 	.word	0x080067ad
 8006598:	40003800 	.word	0x40003800
 800659c:	40003400 	.word	0x40003400

080065a0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80065a8:	bf00      	nop
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80065b4:	b480      	push	{r7}
 80065b6:	b083      	sub	sp, #12
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 80065bc:	bf00      	nop
 80065be:	370c      	adds	r7, #12
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80065c8:	b480      	push	{r7}
 80065ca:	b083      	sub	sp, #12
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80065d0:	bf00      	nop
 80065d2:	370c      	adds	r7, #12
 80065d4:	46bd      	mov	sp, r7
 80065d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065da:	4770      	bx	lr

080065dc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b082      	sub	sp, #8
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e8:	881a      	ldrh	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065f4:	1c9a      	adds	r2, r3, #2
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065fe:	b29b      	uxth	r3, r3
 8006600:	3b01      	subs	r3, #1
 8006602:	b29a      	uxth	r2, r3
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800660c:	b29b      	uxth	r3, r3
 800660e:	2b00      	cmp	r3, #0
 8006610:	d10e      	bne.n	8006630 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	685a      	ldr	r2, [r3, #4]
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006620:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2201      	movs	r2, #1
 8006626:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f7ff ffb8 	bl	80065a0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006630:	bf00      	nop
 8006632:	3708      	adds	r7, #8
 8006634:	46bd      	mov	sp, r7
 8006636:	bd80      	pop	{r7, pc}

08006638 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b082      	sub	sp, #8
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	68da      	ldr	r2, [r3, #12]
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800664a:	b292      	uxth	r2, r2
 800664c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006652:	1c9a      	adds	r2, r3, #2
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800665c:	b29b      	uxth	r3, r3
 800665e:	3b01      	subs	r3, #1
 8006660:	b29a      	uxth	r2, r3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800666a:	b29b      	uxth	r3, r3
 800666c:	2b00      	cmp	r3, #0
 800666e:	d10e      	bne.n	800668e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	685a      	ldr	r2, [r3, #4]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800667e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2201      	movs	r2, #1
 8006684:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f7ff ff93 	bl	80065b4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800668e:	bf00      	nop
 8006690:	3708      	adds	r7, #8
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}

08006696 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006696:	b580      	push	{r7, lr}
 8006698:	b086      	sub	sp, #24
 800669a:	af00      	add	r7, sp, #0
 800669c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	2b04      	cmp	r3, #4
 80066b0:	d13a      	bne.n	8006728 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	f003 0301 	and.w	r3, r3, #1
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d109      	bne.n	80066d0 <I2S_IRQHandler+0x3a>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066c6:	2b40      	cmp	r3, #64	; 0x40
 80066c8:	d102      	bne.n	80066d0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f7ff ffb4 	bl	8006638 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80066d0:	697b      	ldr	r3, [r7, #20]
 80066d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066d6:	2b40      	cmp	r3, #64	; 0x40
 80066d8:	d126      	bne.n	8006728 <I2S_IRQHandler+0x92>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	f003 0320 	and.w	r3, r3, #32
 80066e4:	2b20      	cmp	r3, #32
 80066e6:	d11f      	bne.n	8006728 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	685a      	ldr	r2, [r3, #4]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80066f6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80066f8:	2300      	movs	r3, #0
 80066fa:	613b      	str	r3, [r7, #16]
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	68db      	ldr	r3, [r3, #12]
 8006702:	613b      	str	r3, [r7, #16]
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	613b      	str	r3, [r7, #16]
 800670c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2201      	movs	r2, #1
 8006712:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800671a:	f043 0202 	orr.w	r2, r3, #2
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f7ff ff50 	bl	80065c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800672e:	b2db      	uxtb	r3, r3
 8006730:	2b03      	cmp	r3, #3
 8006732:	d136      	bne.n	80067a2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	f003 0302 	and.w	r3, r3, #2
 800673a:	2b02      	cmp	r3, #2
 800673c:	d109      	bne.n	8006752 <I2S_IRQHandler+0xbc>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006748:	2b80      	cmp	r3, #128	; 0x80
 800674a:	d102      	bne.n	8006752 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f7ff ff45 	bl	80065dc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	f003 0308 	and.w	r3, r3, #8
 8006758:	2b08      	cmp	r3, #8
 800675a:	d122      	bne.n	80067a2 <I2S_IRQHandler+0x10c>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	f003 0320 	and.w	r3, r3, #32
 8006766:	2b20      	cmp	r3, #32
 8006768:	d11b      	bne.n	80067a2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	685a      	ldr	r2, [r3, #4]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006778:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800677a:	2300      	movs	r3, #0
 800677c:	60fb      	str	r3, [r7, #12]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	60fb      	str	r3, [r7, #12]
 8006786:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006794:	f043 0204 	orr.w	r2, r3, #4
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f7ff ff13 	bl	80065c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80067a2:	bf00      	nop
 80067a4:	3718      	adds	r7, #24
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}
	...

080067ac <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b088      	sub	sp, #32
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	689b      	ldr	r3, [r3, #8]
 80067ba:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a92      	ldr	r2, [pc, #584]	; (8006a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d101      	bne.n	80067ca <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80067c6:	4b92      	ldr	r3, [pc, #584]	; (8006a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80067c8:	e001      	b.n	80067ce <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80067ca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a8b      	ldr	r2, [pc, #556]	; (8006a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d101      	bne.n	80067e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80067e4:	4b8a      	ldr	r3, [pc, #552]	; (8006a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80067e6:	e001      	b.n	80067ec <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80067e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80067ec:	685b      	ldr	r3, [r3, #4]
 80067ee:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80067f8:	d004      	beq.n	8006804 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	f040 8099 	bne.w	8006936 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006804:	69fb      	ldr	r3, [r7, #28]
 8006806:	f003 0302 	and.w	r3, r3, #2
 800680a:	2b02      	cmp	r3, #2
 800680c:	d107      	bne.n	800681e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006814:	2b00      	cmp	r3, #0
 8006816:	d002      	beq.n	800681e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f000 f925 	bl	8006a68 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800681e:	69bb      	ldr	r3, [r7, #24]
 8006820:	f003 0301 	and.w	r3, r3, #1
 8006824:	2b01      	cmp	r3, #1
 8006826:	d107      	bne.n	8006838 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800682e:	2b00      	cmp	r3, #0
 8006830:	d002      	beq.n	8006838 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	f000 f9c8 	bl	8006bc8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006838:	69bb      	ldr	r3, [r7, #24]
 800683a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800683e:	2b40      	cmp	r3, #64	; 0x40
 8006840:	d13a      	bne.n	80068b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	f003 0320 	and.w	r3, r3, #32
 8006848:	2b00      	cmp	r3, #0
 800684a:	d035      	beq.n	80068b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4a6e      	ldr	r2, [pc, #440]	; (8006a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006852:	4293      	cmp	r3, r2
 8006854:	d101      	bne.n	800685a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8006856:	4b6e      	ldr	r3, [pc, #440]	; (8006a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006858:	e001      	b.n	800685e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800685a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800685e:	685a      	ldr	r2, [r3, #4]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4969      	ldr	r1, [pc, #420]	; (8006a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006866:	428b      	cmp	r3, r1
 8006868:	d101      	bne.n	800686e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800686a:	4b69      	ldr	r3, [pc, #420]	; (8006a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800686c:	e001      	b.n	8006872 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800686e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006872:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006876:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	685a      	ldr	r2, [r3, #4]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006886:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006888:	2300      	movs	r3, #0
 800688a:	60fb      	str	r3, [r7, #12]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	60fb      	str	r3, [r7, #12]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	689b      	ldr	r3, [r3, #8]
 800689a:	60fb      	str	r3, [r7, #12]
 800689c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2201      	movs	r2, #1
 80068a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068aa:	f043 0202 	orr.w	r2, r3, #2
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f7ff fe88 	bl	80065c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80068b8:	69fb      	ldr	r3, [r7, #28]
 80068ba:	f003 0308 	and.w	r3, r3, #8
 80068be:	2b08      	cmp	r3, #8
 80068c0:	f040 80c3 	bne.w	8006a4a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	f003 0320 	and.w	r3, r3, #32
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	f000 80bd 	beq.w	8006a4a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	685a      	ldr	r2, [r3, #4]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80068de:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a49      	ldr	r2, [pc, #292]	; (8006a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d101      	bne.n	80068ee <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80068ea:	4b49      	ldr	r3, [pc, #292]	; (8006a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80068ec:	e001      	b.n	80068f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80068ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80068f2:	685a      	ldr	r2, [r3, #4]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4944      	ldr	r1, [pc, #272]	; (8006a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80068fa:	428b      	cmp	r3, r1
 80068fc:	d101      	bne.n	8006902 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80068fe:	4b44      	ldr	r3, [pc, #272]	; (8006a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006900:	e001      	b.n	8006906 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006902:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006906:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800690a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800690c:	2300      	movs	r3, #0
 800690e:	60bb      	str	r3, [r7, #8]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	60bb      	str	r3, [r7, #8]
 8006918:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2201      	movs	r2, #1
 800691e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006926:	f043 0204 	orr.w	r2, r3, #4
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f7ff fe4a 	bl	80065c8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006934:	e089      	b.n	8006a4a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006936:	69bb      	ldr	r3, [r7, #24]
 8006938:	f003 0302 	and.w	r3, r3, #2
 800693c:	2b02      	cmp	r3, #2
 800693e:	d107      	bne.n	8006950 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006946:	2b00      	cmp	r3, #0
 8006948:	d002      	beq.n	8006950 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 f8be 	bl	8006acc <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006950:	69fb      	ldr	r3, [r7, #28]
 8006952:	f003 0301 	and.w	r3, r3, #1
 8006956:	2b01      	cmp	r3, #1
 8006958:	d107      	bne.n	800696a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006960:	2b00      	cmp	r3, #0
 8006962:	d002      	beq.n	800696a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006964:	6878      	ldr	r0, [r7, #4]
 8006966:	f000 f8fd 	bl	8006b64 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006970:	2b40      	cmp	r3, #64	; 0x40
 8006972:	d12f      	bne.n	80069d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	f003 0320 	and.w	r3, r3, #32
 800697a:	2b00      	cmp	r3, #0
 800697c:	d02a      	beq.n	80069d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	685a      	ldr	r2, [r3, #4]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800698c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a1e      	ldr	r2, [pc, #120]	; (8006a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d101      	bne.n	800699c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006998:	4b1d      	ldr	r3, [pc, #116]	; (8006a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800699a:	e001      	b.n	80069a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800699c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80069a0:	685a      	ldr	r2, [r3, #4]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4919      	ldr	r1, [pc, #100]	; (8006a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80069a8:	428b      	cmp	r3, r1
 80069aa:	d101      	bne.n	80069b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80069ac:	4b18      	ldr	r3, [pc, #96]	; (8006a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80069ae:	e001      	b.n	80069b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80069b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80069b4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80069b8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2201      	movs	r2, #1
 80069be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069c6:	f043 0202 	orr.w	r2, r3, #2
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f7ff fdfa 	bl	80065c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80069d4:	69bb      	ldr	r3, [r7, #24]
 80069d6:	f003 0308 	and.w	r3, r3, #8
 80069da:	2b08      	cmp	r3, #8
 80069dc:	d136      	bne.n	8006a4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	f003 0320 	and.w	r3, r3, #32
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d031      	beq.n	8006a4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4a07      	ldr	r2, [pc, #28]	; (8006a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d101      	bne.n	80069f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80069f2:	4b07      	ldr	r3, [pc, #28]	; (8006a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80069f4:	e001      	b.n	80069fa <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80069f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80069fa:	685a      	ldr	r2, [r3, #4]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4902      	ldr	r1, [pc, #8]	; (8006a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006a02:	428b      	cmp	r3, r1
 8006a04:	d106      	bne.n	8006a14 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8006a06:	4b02      	ldr	r3, [pc, #8]	; (8006a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006a08:	e006      	b.n	8006a18 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8006a0a:	bf00      	nop
 8006a0c:	40003800 	.word	0x40003800
 8006a10:	40003400 	.word	0x40003400
 8006a14:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006a18:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006a1c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	685a      	ldr	r2, [r3, #4]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006a2c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2201      	movs	r2, #1
 8006a32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a3a:	f043 0204 	orr.w	r2, r3, #4
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f7ff fdc0 	bl	80065c8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006a48:	e000      	b.n	8006a4c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006a4a:	bf00      	nop
}
 8006a4c:	bf00      	nop
 8006a4e:	3720      	adds	r7, #32
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006a54:	b480      	push	{r7}
 8006a56:	b083      	sub	sp, #12
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006a5c:	bf00      	nop
 8006a5e:	370c      	adds	r7, #12
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr

08006a68 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006a68:	b580      	push	{r7, lr}
 8006a6a:	b082      	sub	sp, #8
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a74:	1c99      	adds	r1, r3, #2
 8006a76:	687a      	ldr	r2, [r7, #4]
 8006a78:	6251      	str	r1, [r2, #36]	; 0x24
 8006a7a:	881a      	ldrh	r2, [r3, #0]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	3b01      	subs	r3, #1
 8006a8a:	b29a      	uxth	r2, r3
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a94:	b29b      	uxth	r3, r3
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d113      	bne.n	8006ac2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	685a      	ldr	r2, [r3, #4]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006aa8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006aae:	b29b      	uxth	r3, r3
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d106      	bne.n	8006ac2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006abc:	6878      	ldr	r0, [r7, #4]
 8006abe:	f7ff ffc9 	bl	8006a54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006ac2:	bf00      	nop
 8006ac4:	3708      	adds	r7, #8
 8006ac6:	46bd      	mov	sp, r7
 8006ac8:	bd80      	pop	{r7, pc}
	...

08006acc <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b082      	sub	sp, #8
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ad8:	1c99      	adds	r1, r3, #2
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	6251      	str	r1, [r2, #36]	; 0x24
 8006ade:	8819      	ldrh	r1, [r3, #0]
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a1d      	ldr	r2, [pc, #116]	; (8006b5c <I2SEx_TxISR_I2SExt+0x90>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d101      	bne.n	8006aee <I2SEx_TxISR_I2SExt+0x22>
 8006aea:	4b1d      	ldr	r3, [pc, #116]	; (8006b60 <I2SEx_TxISR_I2SExt+0x94>)
 8006aec:	e001      	b.n	8006af2 <I2SEx_TxISR_I2SExt+0x26>
 8006aee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006af2:	460a      	mov	r2, r1
 8006af4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	3b01      	subs	r3, #1
 8006afe:	b29a      	uxth	r2, r3
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b08:	b29b      	uxth	r3, r3
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d121      	bne.n	8006b52 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4a12      	ldr	r2, [pc, #72]	; (8006b5c <I2SEx_TxISR_I2SExt+0x90>)
 8006b14:	4293      	cmp	r3, r2
 8006b16:	d101      	bne.n	8006b1c <I2SEx_TxISR_I2SExt+0x50>
 8006b18:	4b11      	ldr	r3, [pc, #68]	; (8006b60 <I2SEx_TxISR_I2SExt+0x94>)
 8006b1a:	e001      	b.n	8006b20 <I2SEx_TxISR_I2SExt+0x54>
 8006b1c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006b20:	685a      	ldr	r2, [r3, #4]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	490d      	ldr	r1, [pc, #52]	; (8006b5c <I2SEx_TxISR_I2SExt+0x90>)
 8006b28:	428b      	cmp	r3, r1
 8006b2a:	d101      	bne.n	8006b30 <I2SEx_TxISR_I2SExt+0x64>
 8006b2c:	4b0c      	ldr	r3, [pc, #48]	; (8006b60 <I2SEx_TxISR_I2SExt+0x94>)
 8006b2e:	e001      	b.n	8006b34 <I2SEx_TxISR_I2SExt+0x68>
 8006b30:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006b34:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006b38:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006b3e:	b29b      	uxth	r3, r3
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d106      	bne.n	8006b52 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2201      	movs	r2, #1
 8006b48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006b4c:	6878      	ldr	r0, [r7, #4]
 8006b4e:	f7ff ff81 	bl	8006a54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006b52:	bf00      	nop
 8006b54:	3708      	adds	r7, #8
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop
 8006b5c:	40003800 	.word	0x40003800
 8006b60:	40003400 	.word	0x40003400

08006b64 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b082      	sub	sp, #8
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	68d8      	ldr	r0, [r3, #12]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b76:	1c99      	adds	r1, r3, #2
 8006b78:	687a      	ldr	r2, [r7, #4]
 8006b7a:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006b7c:	b282      	uxth	r2, r0
 8006b7e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006b84:	b29b      	uxth	r3, r3
 8006b86:	3b01      	subs	r3, #1
 8006b88:	b29a      	uxth	r2, r3
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006b92:	b29b      	uxth	r3, r3
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d113      	bne.n	8006bc0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	685a      	ldr	r2, [r3, #4]
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006ba6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d106      	bne.n	8006bc0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f7ff ff4a 	bl	8006a54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006bc0:	bf00      	nop
 8006bc2:	3708      	adds	r7, #8
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}

08006bc8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b082      	sub	sp, #8
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a20      	ldr	r2, [pc, #128]	; (8006c58 <I2SEx_RxISR_I2SExt+0x90>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d101      	bne.n	8006bde <I2SEx_RxISR_I2SExt+0x16>
 8006bda:	4b20      	ldr	r3, [pc, #128]	; (8006c5c <I2SEx_RxISR_I2SExt+0x94>)
 8006bdc:	e001      	b.n	8006be2 <I2SEx_RxISR_I2SExt+0x1a>
 8006bde:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006be2:	68d8      	ldr	r0, [r3, #12]
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006be8:	1c99      	adds	r1, r3, #2
 8006bea:	687a      	ldr	r2, [r7, #4]
 8006bec:	62d1      	str	r1, [r2, #44]	; 0x2c
 8006bee:	b282      	uxth	r2, r0
 8006bf0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	3b01      	subs	r3, #1
 8006bfa:	b29a      	uxth	r2, r3
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006c04:	b29b      	uxth	r3, r3
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d121      	bne.n	8006c4e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a12      	ldr	r2, [pc, #72]	; (8006c58 <I2SEx_RxISR_I2SExt+0x90>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d101      	bne.n	8006c18 <I2SEx_RxISR_I2SExt+0x50>
 8006c14:	4b11      	ldr	r3, [pc, #68]	; (8006c5c <I2SEx_RxISR_I2SExt+0x94>)
 8006c16:	e001      	b.n	8006c1c <I2SEx_RxISR_I2SExt+0x54>
 8006c18:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c1c:	685a      	ldr	r2, [r3, #4]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	490d      	ldr	r1, [pc, #52]	; (8006c58 <I2SEx_RxISR_I2SExt+0x90>)
 8006c24:	428b      	cmp	r3, r1
 8006c26:	d101      	bne.n	8006c2c <I2SEx_RxISR_I2SExt+0x64>
 8006c28:	4b0c      	ldr	r3, [pc, #48]	; (8006c5c <I2SEx_RxISR_I2SExt+0x94>)
 8006c2a:	e001      	b.n	8006c30 <I2SEx_RxISR_I2SExt+0x68>
 8006c2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006c30:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006c34:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d106      	bne.n	8006c4e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006c48:	6878      	ldr	r0, [r7, #4]
 8006c4a:	f7ff ff03 	bl	8006a54 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006c4e:	bf00      	nop
 8006c50:	3708      	adds	r7, #8
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop
 8006c58:	40003800 	.word	0x40003800
 8006c5c:	40003400 	.word	0x40003400

08006c60 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b086      	sub	sp, #24
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d101      	bne.n	8006c72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e267      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f003 0301 	and.w	r3, r3, #1
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d075      	beq.n	8006d6a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006c7e:	4b88      	ldr	r3, [pc, #544]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006c80:	689b      	ldr	r3, [r3, #8]
 8006c82:	f003 030c 	and.w	r3, r3, #12
 8006c86:	2b04      	cmp	r3, #4
 8006c88:	d00c      	beq.n	8006ca4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c8a:	4b85      	ldr	r3, [pc, #532]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006c92:	2b08      	cmp	r3, #8
 8006c94:	d112      	bne.n	8006cbc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006c96:	4b82      	ldr	r3, [pc, #520]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006c98:	685b      	ldr	r3, [r3, #4]
 8006c9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006ca2:	d10b      	bne.n	8006cbc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ca4:	4b7e      	ldr	r3, [pc, #504]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d05b      	beq.n	8006d68 <HAL_RCC_OscConfig+0x108>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	685b      	ldr	r3, [r3, #4]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d157      	bne.n	8006d68 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006cb8:	2301      	movs	r3, #1
 8006cba:	e242      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006cc4:	d106      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x74>
 8006cc6:	4b76      	ldr	r3, [pc, #472]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	4a75      	ldr	r2, [pc, #468]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006ccc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cd0:	6013      	str	r3, [r2, #0]
 8006cd2:	e01d      	b.n	8006d10 <HAL_RCC_OscConfig+0xb0>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006cdc:	d10c      	bne.n	8006cf8 <HAL_RCC_OscConfig+0x98>
 8006cde:	4b70      	ldr	r3, [pc, #448]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a6f      	ldr	r2, [pc, #444]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006ce4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006ce8:	6013      	str	r3, [r2, #0]
 8006cea:	4b6d      	ldr	r3, [pc, #436]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a6c      	ldr	r2, [pc, #432]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006cf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	e00b      	b.n	8006d10 <HAL_RCC_OscConfig+0xb0>
 8006cf8:	4b69      	ldr	r3, [pc, #420]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a68      	ldr	r2, [pc, #416]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006cfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006d02:	6013      	str	r3, [r2, #0]
 8006d04:	4b66      	ldr	r3, [pc, #408]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a65      	ldr	r2, [pc, #404]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006d0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006d0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d013      	beq.n	8006d40 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d18:	f7fd f9c0 	bl	800409c <HAL_GetTick>
 8006d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d1e:	e008      	b.n	8006d32 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d20:	f7fd f9bc 	bl	800409c <HAL_GetTick>
 8006d24:	4602      	mov	r2, r0
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	1ad3      	subs	r3, r2, r3
 8006d2a:	2b64      	cmp	r3, #100	; 0x64
 8006d2c:	d901      	bls.n	8006d32 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006d2e:	2303      	movs	r3, #3
 8006d30:	e207      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d32:	4b5b      	ldr	r3, [pc, #364]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d0f0      	beq.n	8006d20 <HAL_RCC_OscConfig+0xc0>
 8006d3e:	e014      	b.n	8006d6a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d40:	f7fd f9ac 	bl	800409c <HAL_GetTick>
 8006d44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d46:	e008      	b.n	8006d5a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006d48:	f7fd f9a8 	bl	800409c <HAL_GetTick>
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	693b      	ldr	r3, [r7, #16]
 8006d50:	1ad3      	subs	r3, r2, r3
 8006d52:	2b64      	cmp	r3, #100	; 0x64
 8006d54:	d901      	bls.n	8006d5a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006d56:	2303      	movs	r3, #3
 8006d58:	e1f3      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d5a:	4b51      	ldr	r3, [pc, #324]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d1f0      	bne.n	8006d48 <HAL_RCC_OscConfig+0xe8>
 8006d66:	e000      	b.n	8006d6a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f003 0302 	and.w	r3, r3, #2
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d063      	beq.n	8006e3e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006d76:	4b4a      	ldr	r3, [pc, #296]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	f003 030c 	and.w	r3, r3, #12
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d00b      	beq.n	8006d9a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d82:	4b47      	ldr	r3, [pc, #284]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006d84:	689b      	ldr	r3, [r3, #8]
 8006d86:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006d8a:	2b08      	cmp	r3, #8
 8006d8c:	d11c      	bne.n	8006dc8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006d8e:	4b44      	ldr	r3, [pc, #272]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d116      	bne.n	8006dc8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006d9a:	4b41      	ldr	r3, [pc, #260]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f003 0302 	and.w	r3, r3, #2
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d005      	beq.n	8006db2 <HAL_RCC_OscConfig+0x152>
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d001      	beq.n	8006db2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006dae:	2301      	movs	r3, #1
 8006db0:	e1c7      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006db2:	4b3b      	ldr	r3, [pc, #236]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	691b      	ldr	r3, [r3, #16]
 8006dbe:	00db      	lsls	r3, r3, #3
 8006dc0:	4937      	ldr	r1, [pc, #220]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006dc6:	e03a      	b.n	8006e3e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d020      	beq.n	8006e12 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006dd0:	4b34      	ldr	r3, [pc, #208]	; (8006ea4 <HAL_RCC_OscConfig+0x244>)
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dd6:	f7fd f961 	bl	800409c <HAL_GetTick>
 8006dda:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ddc:	e008      	b.n	8006df0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006dde:	f7fd f95d 	bl	800409c <HAL_GetTick>
 8006de2:	4602      	mov	r2, r0
 8006de4:	693b      	ldr	r3, [r7, #16]
 8006de6:	1ad3      	subs	r3, r2, r3
 8006de8:	2b02      	cmp	r3, #2
 8006dea:	d901      	bls.n	8006df0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006dec:	2303      	movs	r3, #3
 8006dee:	e1a8      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006df0:	4b2b      	ldr	r3, [pc, #172]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 0302 	and.w	r3, r3, #2
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d0f0      	beq.n	8006dde <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dfc:	4b28      	ldr	r3, [pc, #160]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	691b      	ldr	r3, [r3, #16]
 8006e08:	00db      	lsls	r3, r3, #3
 8006e0a:	4925      	ldr	r1, [pc, #148]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	600b      	str	r3, [r1, #0]
 8006e10:	e015      	b.n	8006e3e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e12:	4b24      	ldr	r3, [pc, #144]	; (8006ea4 <HAL_RCC_OscConfig+0x244>)
 8006e14:	2200      	movs	r2, #0
 8006e16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e18:	f7fd f940 	bl	800409c <HAL_GetTick>
 8006e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e1e:	e008      	b.n	8006e32 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006e20:	f7fd f93c 	bl	800409c <HAL_GetTick>
 8006e24:	4602      	mov	r2, r0
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	1ad3      	subs	r3, r2, r3
 8006e2a:	2b02      	cmp	r3, #2
 8006e2c:	d901      	bls.n	8006e32 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006e2e:	2303      	movs	r3, #3
 8006e30:	e187      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e32:	4b1b      	ldr	r3, [pc, #108]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f003 0302 	and.w	r3, r3, #2
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d1f0      	bne.n	8006e20 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f003 0308 	and.w	r3, r3, #8
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d036      	beq.n	8006eb8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	695b      	ldr	r3, [r3, #20]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d016      	beq.n	8006e80 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e52:	4b15      	ldr	r3, [pc, #84]	; (8006ea8 <HAL_RCC_OscConfig+0x248>)
 8006e54:	2201      	movs	r2, #1
 8006e56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e58:	f7fd f920 	bl	800409c <HAL_GetTick>
 8006e5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e5e:	e008      	b.n	8006e72 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006e60:	f7fd f91c 	bl	800409c <HAL_GetTick>
 8006e64:	4602      	mov	r2, r0
 8006e66:	693b      	ldr	r3, [r7, #16]
 8006e68:	1ad3      	subs	r3, r2, r3
 8006e6a:	2b02      	cmp	r3, #2
 8006e6c:	d901      	bls.n	8006e72 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006e6e:	2303      	movs	r3, #3
 8006e70:	e167      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e72:	4b0b      	ldr	r3, [pc, #44]	; (8006ea0 <HAL_RCC_OscConfig+0x240>)
 8006e74:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006e76:	f003 0302 	and.w	r3, r3, #2
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d0f0      	beq.n	8006e60 <HAL_RCC_OscConfig+0x200>
 8006e7e:	e01b      	b.n	8006eb8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006e80:	4b09      	ldr	r3, [pc, #36]	; (8006ea8 <HAL_RCC_OscConfig+0x248>)
 8006e82:	2200      	movs	r2, #0
 8006e84:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e86:	f7fd f909 	bl	800409c <HAL_GetTick>
 8006e8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006e8c:	e00e      	b.n	8006eac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006e8e:	f7fd f905 	bl	800409c <HAL_GetTick>
 8006e92:	4602      	mov	r2, r0
 8006e94:	693b      	ldr	r3, [r7, #16]
 8006e96:	1ad3      	subs	r3, r2, r3
 8006e98:	2b02      	cmp	r3, #2
 8006e9a:	d907      	bls.n	8006eac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006e9c:	2303      	movs	r3, #3
 8006e9e:	e150      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
 8006ea0:	40023800 	.word	0x40023800
 8006ea4:	42470000 	.word	0x42470000
 8006ea8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006eac:	4b88      	ldr	r3, [pc, #544]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006eae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006eb0:	f003 0302 	and.w	r3, r3, #2
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d1ea      	bne.n	8006e8e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f003 0304 	and.w	r3, r3, #4
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	f000 8097 	beq.w	8006ff4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006eca:	4b81      	ldr	r3, [pc, #516]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d10f      	bne.n	8006ef6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	60bb      	str	r3, [r7, #8]
 8006eda:	4b7d      	ldr	r3, [pc, #500]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ede:	4a7c      	ldr	r2, [pc, #496]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006ee0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ee4:	6413      	str	r3, [r2, #64]	; 0x40
 8006ee6:	4b7a      	ldr	r3, [pc, #488]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006eea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006eee:	60bb      	str	r3, [r7, #8]
 8006ef0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ef6:	4b77      	ldr	r3, [pc, #476]	; (80070d4 <HAL_RCC_OscConfig+0x474>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d118      	bne.n	8006f34 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006f02:	4b74      	ldr	r3, [pc, #464]	; (80070d4 <HAL_RCC_OscConfig+0x474>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a73      	ldr	r2, [pc, #460]	; (80070d4 <HAL_RCC_OscConfig+0x474>)
 8006f08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f0c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f0e:	f7fd f8c5 	bl	800409c <HAL_GetTick>
 8006f12:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f14:	e008      	b.n	8006f28 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f16:	f7fd f8c1 	bl	800409c <HAL_GetTick>
 8006f1a:	4602      	mov	r2, r0
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	1ad3      	subs	r3, r2, r3
 8006f20:	2b02      	cmp	r3, #2
 8006f22:	d901      	bls.n	8006f28 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006f24:	2303      	movs	r3, #3
 8006f26:	e10c      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f28:	4b6a      	ldr	r3, [pc, #424]	; (80070d4 <HAL_RCC_OscConfig+0x474>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d0f0      	beq.n	8006f16 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	2b01      	cmp	r3, #1
 8006f3a:	d106      	bne.n	8006f4a <HAL_RCC_OscConfig+0x2ea>
 8006f3c:	4b64      	ldr	r3, [pc, #400]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006f3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f40:	4a63      	ldr	r2, [pc, #396]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006f42:	f043 0301 	orr.w	r3, r3, #1
 8006f46:	6713      	str	r3, [r2, #112]	; 0x70
 8006f48:	e01c      	b.n	8006f84 <HAL_RCC_OscConfig+0x324>
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	689b      	ldr	r3, [r3, #8]
 8006f4e:	2b05      	cmp	r3, #5
 8006f50:	d10c      	bne.n	8006f6c <HAL_RCC_OscConfig+0x30c>
 8006f52:	4b5f      	ldr	r3, [pc, #380]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006f54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f56:	4a5e      	ldr	r2, [pc, #376]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006f58:	f043 0304 	orr.w	r3, r3, #4
 8006f5c:	6713      	str	r3, [r2, #112]	; 0x70
 8006f5e:	4b5c      	ldr	r3, [pc, #368]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006f60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f62:	4a5b      	ldr	r2, [pc, #364]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006f64:	f043 0301 	orr.w	r3, r3, #1
 8006f68:	6713      	str	r3, [r2, #112]	; 0x70
 8006f6a:	e00b      	b.n	8006f84 <HAL_RCC_OscConfig+0x324>
 8006f6c:	4b58      	ldr	r3, [pc, #352]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f70:	4a57      	ldr	r2, [pc, #348]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006f72:	f023 0301 	bic.w	r3, r3, #1
 8006f76:	6713      	str	r3, [r2, #112]	; 0x70
 8006f78:	4b55      	ldr	r3, [pc, #340]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006f7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f7c:	4a54      	ldr	r2, [pc, #336]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006f7e:	f023 0304 	bic.w	r3, r3, #4
 8006f82:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	689b      	ldr	r3, [r3, #8]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d015      	beq.n	8006fb8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f8c:	f7fd f886 	bl	800409c <HAL_GetTick>
 8006f90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006f92:	e00a      	b.n	8006faa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006f94:	f7fd f882 	bl	800409c <HAL_GetTick>
 8006f98:	4602      	mov	r2, r0
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	1ad3      	subs	r3, r2, r3
 8006f9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fa2:	4293      	cmp	r3, r2
 8006fa4:	d901      	bls.n	8006faa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006fa6:	2303      	movs	r3, #3
 8006fa8:	e0cb      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006faa:	4b49      	ldr	r3, [pc, #292]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006fac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fae:	f003 0302 	and.w	r3, r3, #2
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d0ee      	beq.n	8006f94 <HAL_RCC_OscConfig+0x334>
 8006fb6:	e014      	b.n	8006fe2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006fb8:	f7fd f870 	bl	800409c <HAL_GetTick>
 8006fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006fbe:	e00a      	b.n	8006fd6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006fc0:	f7fd f86c 	bl	800409c <HAL_GetTick>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d901      	bls.n	8006fd6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006fd2:	2303      	movs	r3, #3
 8006fd4:	e0b5      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006fd6:	4b3e      	ldr	r3, [pc, #248]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006fda:	f003 0302 	and.w	r3, r3, #2
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d1ee      	bne.n	8006fc0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006fe2:	7dfb      	ldrb	r3, [r7, #23]
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d105      	bne.n	8006ff4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006fe8:	4b39      	ldr	r3, [pc, #228]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fec:	4a38      	ldr	r2, [pc, #224]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8006fee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006ff2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	699b      	ldr	r3, [r3, #24]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	f000 80a1 	beq.w	8007140 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006ffe:	4b34      	ldr	r3, [pc, #208]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8007000:	689b      	ldr	r3, [r3, #8]
 8007002:	f003 030c 	and.w	r3, r3, #12
 8007006:	2b08      	cmp	r3, #8
 8007008:	d05c      	beq.n	80070c4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	699b      	ldr	r3, [r3, #24]
 800700e:	2b02      	cmp	r3, #2
 8007010:	d141      	bne.n	8007096 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007012:	4b31      	ldr	r3, [pc, #196]	; (80070d8 <HAL_RCC_OscConfig+0x478>)
 8007014:	2200      	movs	r2, #0
 8007016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007018:	f7fd f840 	bl	800409c <HAL_GetTick>
 800701c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800701e:	e008      	b.n	8007032 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007020:	f7fd f83c 	bl	800409c <HAL_GetTick>
 8007024:	4602      	mov	r2, r0
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	2b02      	cmp	r3, #2
 800702c:	d901      	bls.n	8007032 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800702e:	2303      	movs	r3, #3
 8007030:	e087      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007032:	4b27      	ldr	r3, [pc, #156]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800703a:	2b00      	cmp	r3, #0
 800703c:	d1f0      	bne.n	8007020 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	69da      	ldr	r2, [r3, #28]
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6a1b      	ldr	r3, [r3, #32]
 8007046:	431a      	orrs	r2, r3
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800704c:	019b      	lsls	r3, r3, #6
 800704e:	431a      	orrs	r2, r3
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007054:	085b      	lsrs	r3, r3, #1
 8007056:	3b01      	subs	r3, #1
 8007058:	041b      	lsls	r3, r3, #16
 800705a:	431a      	orrs	r2, r3
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007060:	061b      	lsls	r3, r3, #24
 8007062:	491b      	ldr	r1, [pc, #108]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 8007064:	4313      	orrs	r3, r2
 8007066:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007068:	4b1b      	ldr	r3, [pc, #108]	; (80070d8 <HAL_RCC_OscConfig+0x478>)
 800706a:	2201      	movs	r2, #1
 800706c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800706e:	f7fd f815 	bl	800409c <HAL_GetTick>
 8007072:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007074:	e008      	b.n	8007088 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007076:	f7fd f811 	bl	800409c <HAL_GetTick>
 800707a:	4602      	mov	r2, r0
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	1ad3      	subs	r3, r2, r3
 8007080:	2b02      	cmp	r3, #2
 8007082:	d901      	bls.n	8007088 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007084:	2303      	movs	r3, #3
 8007086:	e05c      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007088:	4b11      	ldr	r3, [pc, #68]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007090:	2b00      	cmp	r3, #0
 8007092:	d0f0      	beq.n	8007076 <HAL_RCC_OscConfig+0x416>
 8007094:	e054      	b.n	8007140 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007096:	4b10      	ldr	r3, [pc, #64]	; (80070d8 <HAL_RCC_OscConfig+0x478>)
 8007098:	2200      	movs	r2, #0
 800709a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800709c:	f7fc fffe 	bl	800409c <HAL_GetTick>
 80070a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070a2:	e008      	b.n	80070b6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80070a4:	f7fc fffa 	bl	800409c <HAL_GetTick>
 80070a8:	4602      	mov	r2, r0
 80070aa:	693b      	ldr	r3, [r7, #16]
 80070ac:	1ad3      	subs	r3, r2, r3
 80070ae:	2b02      	cmp	r3, #2
 80070b0:	d901      	bls.n	80070b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80070b2:	2303      	movs	r3, #3
 80070b4:	e045      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070b6:	4b06      	ldr	r3, [pc, #24]	; (80070d0 <HAL_RCC_OscConfig+0x470>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d1f0      	bne.n	80070a4 <HAL_RCC_OscConfig+0x444>
 80070c2:	e03d      	b.n	8007140 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	699b      	ldr	r3, [r3, #24]
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d107      	bne.n	80070dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80070cc:	2301      	movs	r3, #1
 80070ce:	e038      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
 80070d0:	40023800 	.word	0x40023800
 80070d4:	40007000 	.word	0x40007000
 80070d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80070dc:	4b1b      	ldr	r3, [pc, #108]	; (800714c <HAL_RCC_OscConfig+0x4ec>)
 80070de:	685b      	ldr	r3, [r3, #4]
 80070e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	699b      	ldr	r3, [r3, #24]
 80070e6:	2b01      	cmp	r3, #1
 80070e8:	d028      	beq.n	800713c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d121      	bne.n	800713c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007102:	429a      	cmp	r2, r3
 8007104:	d11a      	bne.n	800713c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007106:	68fa      	ldr	r2, [r7, #12]
 8007108:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800710c:	4013      	ands	r3, r2
 800710e:	687a      	ldr	r2, [r7, #4]
 8007110:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007112:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007114:	4293      	cmp	r3, r2
 8007116:	d111      	bne.n	800713c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007122:	085b      	lsrs	r3, r3, #1
 8007124:	3b01      	subs	r3, #1
 8007126:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007128:	429a      	cmp	r2, r3
 800712a:	d107      	bne.n	800713c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007136:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007138:	429a      	cmp	r2, r3
 800713a:	d001      	beq.n	8007140 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800713c:	2301      	movs	r3, #1
 800713e:	e000      	b.n	8007142 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007140:	2300      	movs	r3, #0
}
 8007142:	4618      	mov	r0, r3
 8007144:	3718      	adds	r7, #24
 8007146:	46bd      	mov	sp, r7
 8007148:	bd80      	pop	{r7, pc}
 800714a:	bf00      	nop
 800714c:	40023800 	.word	0x40023800

08007150 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b084      	sub	sp, #16
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
 8007158:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d101      	bne.n	8007164 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007160:	2301      	movs	r3, #1
 8007162:	e0cc      	b.n	80072fe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007164:	4b68      	ldr	r3, [pc, #416]	; (8007308 <HAL_RCC_ClockConfig+0x1b8>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f003 0307 	and.w	r3, r3, #7
 800716c:	683a      	ldr	r2, [r7, #0]
 800716e:	429a      	cmp	r2, r3
 8007170:	d90c      	bls.n	800718c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007172:	4b65      	ldr	r3, [pc, #404]	; (8007308 <HAL_RCC_ClockConfig+0x1b8>)
 8007174:	683a      	ldr	r2, [r7, #0]
 8007176:	b2d2      	uxtb	r2, r2
 8007178:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800717a:	4b63      	ldr	r3, [pc, #396]	; (8007308 <HAL_RCC_ClockConfig+0x1b8>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 0307 	and.w	r3, r3, #7
 8007182:	683a      	ldr	r2, [r7, #0]
 8007184:	429a      	cmp	r2, r3
 8007186:	d001      	beq.n	800718c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007188:	2301      	movs	r3, #1
 800718a:	e0b8      	b.n	80072fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f003 0302 	and.w	r3, r3, #2
 8007194:	2b00      	cmp	r3, #0
 8007196:	d020      	beq.n	80071da <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f003 0304 	and.w	r3, r3, #4
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d005      	beq.n	80071b0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80071a4:	4b59      	ldr	r3, [pc, #356]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	4a58      	ldr	r2, [pc, #352]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 80071aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80071ae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f003 0308 	and.w	r3, r3, #8
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d005      	beq.n	80071c8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80071bc:	4b53      	ldr	r3, [pc, #332]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	4a52      	ldr	r2, [pc, #328]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 80071c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80071c6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80071c8:	4b50      	ldr	r3, [pc, #320]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 80071ca:	689b      	ldr	r3, [r3, #8]
 80071cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	494d      	ldr	r1, [pc, #308]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 80071d6:	4313      	orrs	r3, r2
 80071d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f003 0301 	and.w	r3, r3, #1
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d044      	beq.n	8007270 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d107      	bne.n	80071fe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071ee:	4b47      	ldr	r3, [pc, #284]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d119      	bne.n	800722e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80071fa:	2301      	movs	r3, #1
 80071fc:	e07f      	b.n	80072fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	685b      	ldr	r3, [r3, #4]
 8007202:	2b02      	cmp	r3, #2
 8007204:	d003      	beq.n	800720e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800720a:	2b03      	cmp	r3, #3
 800720c:	d107      	bne.n	800721e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800720e:	4b3f      	ldr	r3, [pc, #252]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007216:	2b00      	cmp	r3, #0
 8007218:	d109      	bne.n	800722e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800721a:	2301      	movs	r3, #1
 800721c:	e06f      	b.n	80072fe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800721e:	4b3b      	ldr	r3, [pc, #236]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f003 0302 	and.w	r3, r3, #2
 8007226:	2b00      	cmp	r3, #0
 8007228:	d101      	bne.n	800722e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800722a:	2301      	movs	r3, #1
 800722c:	e067      	b.n	80072fe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800722e:	4b37      	ldr	r3, [pc, #220]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	f023 0203 	bic.w	r2, r3, #3
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	685b      	ldr	r3, [r3, #4]
 800723a:	4934      	ldr	r1, [pc, #208]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 800723c:	4313      	orrs	r3, r2
 800723e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007240:	f7fc ff2c 	bl	800409c <HAL_GetTick>
 8007244:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007246:	e00a      	b.n	800725e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007248:	f7fc ff28 	bl	800409c <HAL_GetTick>
 800724c:	4602      	mov	r2, r0
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	1ad3      	subs	r3, r2, r3
 8007252:	f241 3288 	movw	r2, #5000	; 0x1388
 8007256:	4293      	cmp	r3, r2
 8007258:	d901      	bls.n	800725e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800725a:	2303      	movs	r3, #3
 800725c:	e04f      	b.n	80072fe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800725e:	4b2b      	ldr	r3, [pc, #172]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 8007260:	689b      	ldr	r3, [r3, #8]
 8007262:	f003 020c 	and.w	r2, r3, #12
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	009b      	lsls	r3, r3, #2
 800726c:	429a      	cmp	r2, r3
 800726e:	d1eb      	bne.n	8007248 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007270:	4b25      	ldr	r3, [pc, #148]	; (8007308 <HAL_RCC_ClockConfig+0x1b8>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f003 0307 	and.w	r3, r3, #7
 8007278:	683a      	ldr	r2, [r7, #0]
 800727a:	429a      	cmp	r2, r3
 800727c:	d20c      	bcs.n	8007298 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800727e:	4b22      	ldr	r3, [pc, #136]	; (8007308 <HAL_RCC_ClockConfig+0x1b8>)
 8007280:	683a      	ldr	r2, [r7, #0]
 8007282:	b2d2      	uxtb	r2, r2
 8007284:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007286:	4b20      	ldr	r3, [pc, #128]	; (8007308 <HAL_RCC_ClockConfig+0x1b8>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f003 0307 	and.w	r3, r3, #7
 800728e:	683a      	ldr	r2, [r7, #0]
 8007290:	429a      	cmp	r2, r3
 8007292:	d001      	beq.n	8007298 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007294:	2301      	movs	r3, #1
 8007296:	e032      	b.n	80072fe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f003 0304 	and.w	r3, r3, #4
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d008      	beq.n	80072b6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80072a4:	4b19      	ldr	r3, [pc, #100]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	68db      	ldr	r3, [r3, #12]
 80072b0:	4916      	ldr	r1, [pc, #88]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 80072b2:	4313      	orrs	r3, r2
 80072b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f003 0308 	and.w	r3, r3, #8
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d009      	beq.n	80072d6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80072c2:	4b12      	ldr	r3, [pc, #72]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 80072c4:	689b      	ldr	r3, [r3, #8]
 80072c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	691b      	ldr	r3, [r3, #16]
 80072ce:	00db      	lsls	r3, r3, #3
 80072d0:	490e      	ldr	r1, [pc, #56]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 80072d2:	4313      	orrs	r3, r2
 80072d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80072d6:	f000 f821 	bl	800731c <HAL_RCC_GetSysClockFreq>
 80072da:	4602      	mov	r2, r0
 80072dc:	4b0b      	ldr	r3, [pc, #44]	; (800730c <HAL_RCC_ClockConfig+0x1bc>)
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	091b      	lsrs	r3, r3, #4
 80072e2:	f003 030f 	and.w	r3, r3, #15
 80072e6:	490a      	ldr	r1, [pc, #40]	; (8007310 <HAL_RCC_ClockConfig+0x1c0>)
 80072e8:	5ccb      	ldrb	r3, [r1, r3]
 80072ea:	fa22 f303 	lsr.w	r3, r2, r3
 80072ee:	4a09      	ldr	r2, [pc, #36]	; (8007314 <HAL_RCC_ClockConfig+0x1c4>)
 80072f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80072f2:	4b09      	ldr	r3, [pc, #36]	; (8007318 <HAL_RCC_ClockConfig+0x1c8>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4618      	mov	r0, r3
 80072f8:	f7fc fe8c 	bl	8004014 <HAL_InitTick>

  return HAL_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3710      	adds	r7, #16
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}
 8007306:	bf00      	nop
 8007308:	40023c00 	.word	0x40023c00
 800730c:	40023800 	.word	0x40023800
 8007310:	0800b674 	.word	0x0800b674
 8007314:	20000000 	.word	0x20000000
 8007318:	20000068 	.word	0x20000068

0800731c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800731c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007320:	b094      	sub	sp, #80	; 0x50
 8007322:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007324:	2300      	movs	r3, #0
 8007326:	647b      	str	r3, [r7, #68]	; 0x44
 8007328:	2300      	movs	r3, #0
 800732a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800732c:	2300      	movs	r3, #0
 800732e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8007330:	2300      	movs	r3, #0
 8007332:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007334:	4b79      	ldr	r3, [pc, #484]	; (800751c <HAL_RCC_GetSysClockFreq+0x200>)
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	f003 030c 	and.w	r3, r3, #12
 800733c:	2b08      	cmp	r3, #8
 800733e:	d00d      	beq.n	800735c <HAL_RCC_GetSysClockFreq+0x40>
 8007340:	2b08      	cmp	r3, #8
 8007342:	f200 80e1 	bhi.w	8007508 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007346:	2b00      	cmp	r3, #0
 8007348:	d002      	beq.n	8007350 <HAL_RCC_GetSysClockFreq+0x34>
 800734a:	2b04      	cmp	r3, #4
 800734c:	d003      	beq.n	8007356 <HAL_RCC_GetSysClockFreq+0x3a>
 800734e:	e0db      	b.n	8007508 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007350:	4b73      	ldr	r3, [pc, #460]	; (8007520 <HAL_RCC_GetSysClockFreq+0x204>)
 8007352:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8007354:	e0db      	b.n	800750e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007356:	4b73      	ldr	r3, [pc, #460]	; (8007524 <HAL_RCC_GetSysClockFreq+0x208>)
 8007358:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800735a:	e0d8      	b.n	800750e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800735c:	4b6f      	ldr	r3, [pc, #444]	; (800751c <HAL_RCC_GetSysClockFreq+0x200>)
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007364:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007366:	4b6d      	ldr	r3, [pc, #436]	; (800751c <HAL_RCC_GetSysClockFreq+0x200>)
 8007368:	685b      	ldr	r3, [r3, #4]
 800736a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800736e:	2b00      	cmp	r3, #0
 8007370:	d063      	beq.n	800743a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007372:	4b6a      	ldr	r3, [pc, #424]	; (800751c <HAL_RCC_GetSysClockFreq+0x200>)
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	099b      	lsrs	r3, r3, #6
 8007378:	2200      	movs	r2, #0
 800737a:	63bb      	str	r3, [r7, #56]	; 0x38
 800737c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800737e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007384:	633b      	str	r3, [r7, #48]	; 0x30
 8007386:	2300      	movs	r3, #0
 8007388:	637b      	str	r3, [r7, #52]	; 0x34
 800738a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800738e:	4622      	mov	r2, r4
 8007390:	462b      	mov	r3, r5
 8007392:	f04f 0000 	mov.w	r0, #0
 8007396:	f04f 0100 	mov.w	r1, #0
 800739a:	0159      	lsls	r1, r3, #5
 800739c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80073a0:	0150      	lsls	r0, r2, #5
 80073a2:	4602      	mov	r2, r0
 80073a4:	460b      	mov	r3, r1
 80073a6:	4621      	mov	r1, r4
 80073a8:	1a51      	subs	r1, r2, r1
 80073aa:	6139      	str	r1, [r7, #16]
 80073ac:	4629      	mov	r1, r5
 80073ae:	eb63 0301 	sbc.w	r3, r3, r1
 80073b2:	617b      	str	r3, [r7, #20]
 80073b4:	f04f 0200 	mov.w	r2, #0
 80073b8:	f04f 0300 	mov.w	r3, #0
 80073bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80073c0:	4659      	mov	r1, fp
 80073c2:	018b      	lsls	r3, r1, #6
 80073c4:	4651      	mov	r1, sl
 80073c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80073ca:	4651      	mov	r1, sl
 80073cc:	018a      	lsls	r2, r1, #6
 80073ce:	4651      	mov	r1, sl
 80073d0:	ebb2 0801 	subs.w	r8, r2, r1
 80073d4:	4659      	mov	r1, fp
 80073d6:	eb63 0901 	sbc.w	r9, r3, r1
 80073da:	f04f 0200 	mov.w	r2, #0
 80073de:	f04f 0300 	mov.w	r3, #0
 80073e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80073e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80073ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80073ee:	4690      	mov	r8, r2
 80073f0:	4699      	mov	r9, r3
 80073f2:	4623      	mov	r3, r4
 80073f4:	eb18 0303 	adds.w	r3, r8, r3
 80073f8:	60bb      	str	r3, [r7, #8]
 80073fa:	462b      	mov	r3, r5
 80073fc:	eb49 0303 	adc.w	r3, r9, r3
 8007400:	60fb      	str	r3, [r7, #12]
 8007402:	f04f 0200 	mov.w	r2, #0
 8007406:	f04f 0300 	mov.w	r3, #0
 800740a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800740e:	4629      	mov	r1, r5
 8007410:	024b      	lsls	r3, r1, #9
 8007412:	4621      	mov	r1, r4
 8007414:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007418:	4621      	mov	r1, r4
 800741a:	024a      	lsls	r2, r1, #9
 800741c:	4610      	mov	r0, r2
 800741e:	4619      	mov	r1, r3
 8007420:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007422:	2200      	movs	r2, #0
 8007424:	62bb      	str	r3, [r7, #40]	; 0x28
 8007426:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007428:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800742c:	f7fb fb66 	bl	8002afc <__aeabi_uldivmod>
 8007430:	4602      	mov	r2, r0
 8007432:	460b      	mov	r3, r1
 8007434:	4613      	mov	r3, r2
 8007436:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007438:	e058      	b.n	80074ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800743a:	4b38      	ldr	r3, [pc, #224]	; (800751c <HAL_RCC_GetSysClockFreq+0x200>)
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	099b      	lsrs	r3, r3, #6
 8007440:	2200      	movs	r2, #0
 8007442:	4618      	mov	r0, r3
 8007444:	4611      	mov	r1, r2
 8007446:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800744a:	623b      	str	r3, [r7, #32]
 800744c:	2300      	movs	r3, #0
 800744e:	627b      	str	r3, [r7, #36]	; 0x24
 8007450:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007454:	4642      	mov	r2, r8
 8007456:	464b      	mov	r3, r9
 8007458:	f04f 0000 	mov.w	r0, #0
 800745c:	f04f 0100 	mov.w	r1, #0
 8007460:	0159      	lsls	r1, r3, #5
 8007462:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007466:	0150      	lsls	r0, r2, #5
 8007468:	4602      	mov	r2, r0
 800746a:	460b      	mov	r3, r1
 800746c:	4641      	mov	r1, r8
 800746e:	ebb2 0a01 	subs.w	sl, r2, r1
 8007472:	4649      	mov	r1, r9
 8007474:	eb63 0b01 	sbc.w	fp, r3, r1
 8007478:	f04f 0200 	mov.w	r2, #0
 800747c:	f04f 0300 	mov.w	r3, #0
 8007480:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007484:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007488:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800748c:	ebb2 040a 	subs.w	r4, r2, sl
 8007490:	eb63 050b 	sbc.w	r5, r3, fp
 8007494:	f04f 0200 	mov.w	r2, #0
 8007498:	f04f 0300 	mov.w	r3, #0
 800749c:	00eb      	lsls	r3, r5, #3
 800749e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80074a2:	00e2      	lsls	r2, r4, #3
 80074a4:	4614      	mov	r4, r2
 80074a6:	461d      	mov	r5, r3
 80074a8:	4643      	mov	r3, r8
 80074aa:	18e3      	adds	r3, r4, r3
 80074ac:	603b      	str	r3, [r7, #0]
 80074ae:	464b      	mov	r3, r9
 80074b0:	eb45 0303 	adc.w	r3, r5, r3
 80074b4:	607b      	str	r3, [r7, #4]
 80074b6:	f04f 0200 	mov.w	r2, #0
 80074ba:	f04f 0300 	mov.w	r3, #0
 80074be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80074c2:	4629      	mov	r1, r5
 80074c4:	028b      	lsls	r3, r1, #10
 80074c6:	4621      	mov	r1, r4
 80074c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80074cc:	4621      	mov	r1, r4
 80074ce:	028a      	lsls	r2, r1, #10
 80074d0:	4610      	mov	r0, r2
 80074d2:	4619      	mov	r1, r3
 80074d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80074d6:	2200      	movs	r2, #0
 80074d8:	61bb      	str	r3, [r7, #24]
 80074da:	61fa      	str	r2, [r7, #28]
 80074dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80074e0:	f7fb fb0c 	bl	8002afc <__aeabi_uldivmod>
 80074e4:	4602      	mov	r2, r0
 80074e6:	460b      	mov	r3, r1
 80074e8:	4613      	mov	r3, r2
 80074ea:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80074ec:	4b0b      	ldr	r3, [pc, #44]	; (800751c <HAL_RCC_GetSysClockFreq+0x200>)
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	0c1b      	lsrs	r3, r3, #16
 80074f2:	f003 0303 	and.w	r3, r3, #3
 80074f6:	3301      	adds	r3, #1
 80074f8:	005b      	lsls	r3, r3, #1
 80074fa:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80074fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80074fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007500:	fbb2 f3f3 	udiv	r3, r2, r3
 8007504:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007506:	e002      	b.n	800750e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007508:	4b05      	ldr	r3, [pc, #20]	; (8007520 <HAL_RCC_GetSysClockFreq+0x204>)
 800750a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800750c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800750e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8007510:	4618      	mov	r0, r3
 8007512:	3750      	adds	r7, #80	; 0x50
 8007514:	46bd      	mov	sp, r7
 8007516:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800751a:	bf00      	nop
 800751c:	40023800 	.word	0x40023800
 8007520:	00f42400 	.word	0x00f42400
 8007524:	007a1200 	.word	0x007a1200

08007528 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007528:	b480      	push	{r7}
 800752a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800752c:	4b03      	ldr	r3, [pc, #12]	; (800753c <HAL_RCC_GetHCLKFreq+0x14>)
 800752e:	681b      	ldr	r3, [r3, #0]
}
 8007530:	4618      	mov	r0, r3
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr
 800753a:	bf00      	nop
 800753c:	20000000 	.word	0x20000000

08007540 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007544:	f7ff fff0 	bl	8007528 <HAL_RCC_GetHCLKFreq>
 8007548:	4602      	mov	r2, r0
 800754a:	4b05      	ldr	r3, [pc, #20]	; (8007560 <HAL_RCC_GetPCLK1Freq+0x20>)
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	0a9b      	lsrs	r3, r3, #10
 8007550:	f003 0307 	and.w	r3, r3, #7
 8007554:	4903      	ldr	r1, [pc, #12]	; (8007564 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007556:	5ccb      	ldrb	r3, [r1, r3]
 8007558:	fa22 f303 	lsr.w	r3, r2, r3
}
 800755c:	4618      	mov	r0, r3
 800755e:	bd80      	pop	{r7, pc}
 8007560:	40023800 	.word	0x40023800
 8007564:	0800b684 	.word	0x0800b684

08007568 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800756c:	f7ff ffdc 	bl	8007528 <HAL_RCC_GetHCLKFreq>
 8007570:	4602      	mov	r2, r0
 8007572:	4b05      	ldr	r3, [pc, #20]	; (8007588 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007574:	689b      	ldr	r3, [r3, #8]
 8007576:	0b5b      	lsrs	r3, r3, #13
 8007578:	f003 0307 	and.w	r3, r3, #7
 800757c:	4903      	ldr	r1, [pc, #12]	; (800758c <HAL_RCC_GetPCLK2Freq+0x24>)
 800757e:	5ccb      	ldrb	r3, [r1, r3]
 8007580:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007584:	4618      	mov	r0, r3
 8007586:	bd80      	pop	{r7, pc}
 8007588:	40023800 	.word	0x40023800
 800758c:	0800b684 	.word	0x0800b684

08007590 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b086      	sub	sp, #24
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007598:	2300      	movs	r3, #0
 800759a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800759c:	2300      	movs	r3, #0
 800759e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f003 0301 	and.w	r3, r3, #1
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d105      	bne.n	80075b8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d035      	beq.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80075b8:	4b62      	ldr	r3, [pc, #392]	; (8007744 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80075ba:	2200      	movs	r2, #0
 80075bc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80075be:	f7fc fd6d 	bl	800409c <HAL_GetTick>
 80075c2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80075c4:	e008      	b.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80075c6:	f7fc fd69 	bl	800409c <HAL_GetTick>
 80075ca:	4602      	mov	r2, r0
 80075cc:	697b      	ldr	r3, [r7, #20]
 80075ce:	1ad3      	subs	r3, r2, r3
 80075d0:	2b02      	cmp	r3, #2
 80075d2:	d901      	bls.n	80075d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075d4:	2303      	movs	r3, #3
 80075d6:	e0b0      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80075d8:	4b5b      	ldr	r3, [pc, #364]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d1f0      	bne.n	80075c6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	019a      	lsls	r2, r3, #6
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	689b      	ldr	r3, [r3, #8]
 80075ee:	071b      	lsls	r3, r3, #28
 80075f0:	4955      	ldr	r1, [pc, #340]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80075f2:	4313      	orrs	r3, r2
 80075f4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80075f8:	4b52      	ldr	r3, [pc, #328]	; (8007744 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80075fa:	2201      	movs	r2, #1
 80075fc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80075fe:	f7fc fd4d 	bl	800409c <HAL_GetTick>
 8007602:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007604:	e008      	b.n	8007618 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007606:	f7fc fd49 	bl	800409c <HAL_GetTick>
 800760a:	4602      	mov	r2, r0
 800760c:	697b      	ldr	r3, [r7, #20]
 800760e:	1ad3      	subs	r3, r2, r3
 8007610:	2b02      	cmp	r3, #2
 8007612:	d901      	bls.n	8007618 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007614:	2303      	movs	r3, #3
 8007616:	e090      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007618:	4b4b      	ldr	r3, [pc, #300]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007620:	2b00      	cmp	r3, #0
 8007622:	d0f0      	beq.n	8007606 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 0302 	and.w	r3, r3, #2
 800762c:	2b00      	cmp	r3, #0
 800762e:	f000 8083 	beq.w	8007738 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007632:	2300      	movs	r3, #0
 8007634:	60fb      	str	r3, [r7, #12]
 8007636:	4b44      	ldr	r3, [pc, #272]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800763a:	4a43      	ldr	r2, [pc, #268]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800763c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007640:	6413      	str	r3, [r2, #64]	; 0x40
 8007642:	4b41      	ldr	r3, [pc, #260]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007646:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800764a:	60fb      	str	r3, [r7, #12]
 800764c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800764e:	4b3f      	ldr	r3, [pc, #252]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	4a3e      	ldr	r2, [pc, #248]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007654:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007658:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800765a:	f7fc fd1f 	bl	800409c <HAL_GetTick>
 800765e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007660:	e008      	b.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007662:	f7fc fd1b 	bl	800409c <HAL_GetTick>
 8007666:	4602      	mov	r2, r0
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	1ad3      	subs	r3, r2, r3
 800766c:	2b02      	cmp	r3, #2
 800766e:	d901      	bls.n	8007674 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007670:	2303      	movs	r3, #3
 8007672:	e062      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007674:	4b35      	ldr	r3, [pc, #212]	; (800774c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800767c:	2b00      	cmp	r3, #0
 800767e:	d0f0      	beq.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007680:	4b31      	ldr	r3, [pc, #196]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007682:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007684:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007688:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800768a:	693b      	ldr	r3, [r7, #16]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d02f      	beq.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	68db      	ldr	r3, [r3, #12]
 8007694:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007698:	693a      	ldr	r2, [r7, #16]
 800769a:	429a      	cmp	r2, r3
 800769c:	d028      	beq.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800769e:	4b2a      	ldr	r3, [pc, #168]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80076a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076a6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80076a8:	4b29      	ldr	r3, [pc, #164]	; (8007750 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80076aa:	2201      	movs	r2, #1
 80076ac:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80076ae:	4b28      	ldr	r3, [pc, #160]	; (8007750 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80076b0:	2200      	movs	r2, #0
 80076b2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80076b4:	4a24      	ldr	r2, [pc, #144]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80076b6:	693b      	ldr	r3, [r7, #16]
 80076b8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80076ba:	4b23      	ldr	r3, [pc, #140]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80076bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076be:	f003 0301 	and.w	r3, r3, #1
 80076c2:	2b01      	cmp	r3, #1
 80076c4:	d114      	bne.n	80076f0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80076c6:	f7fc fce9 	bl	800409c <HAL_GetTick>
 80076ca:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076cc:	e00a      	b.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80076ce:	f7fc fce5 	bl	800409c <HAL_GetTick>
 80076d2:	4602      	mov	r2, r0
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	1ad3      	subs	r3, r2, r3
 80076d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80076dc:	4293      	cmp	r3, r2
 80076de:	d901      	bls.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80076e0:	2303      	movs	r3, #3
 80076e2:	e02a      	b.n	800773a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076e4:	4b18      	ldr	r3, [pc, #96]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80076e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076e8:	f003 0302 	and.w	r3, r3, #2
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d0ee      	beq.n	80076ce <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	68db      	ldr	r3, [r3, #12]
 80076f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80076fc:	d10d      	bne.n	800771a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80076fe:	4b12      	ldr	r3, [pc, #72]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007700:	689b      	ldr	r3, [r3, #8]
 8007702:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	68db      	ldr	r3, [r3, #12]
 800770a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800770e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007712:	490d      	ldr	r1, [pc, #52]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007714:	4313      	orrs	r3, r2
 8007716:	608b      	str	r3, [r1, #8]
 8007718:	e005      	b.n	8007726 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800771a:	4b0b      	ldr	r3, [pc, #44]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	4a0a      	ldr	r2, [pc, #40]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007720:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007724:	6093      	str	r3, [r2, #8]
 8007726:	4b08      	ldr	r3, [pc, #32]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007728:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	68db      	ldr	r3, [r3, #12]
 800772e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007732:	4905      	ldr	r1, [pc, #20]	; (8007748 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007734:	4313      	orrs	r3, r2
 8007736:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007738:	2300      	movs	r3, #0
}
 800773a:	4618      	mov	r0, r3
 800773c:	3718      	adds	r7, #24
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}
 8007742:	bf00      	nop
 8007744:	42470068 	.word	0x42470068
 8007748:	40023800 	.word	0x40023800
 800774c:	40007000 	.word	0x40007000
 8007750:	42470e40 	.word	0x42470e40

08007754 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007754:	b480      	push	{r7}
 8007756:	b087      	sub	sp, #28
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800775c:	2300      	movs	r3, #0
 800775e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007760:	2300      	movs	r3, #0
 8007762:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007764:	2300      	movs	r3, #0
 8007766:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007768:	2300      	movs	r3, #0
 800776a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	2b01      	cmp	r3, #1
 8007770:	d13e      	bne.n	80077f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007772:	4b23      	ldr	r3, [pc, #140]	; (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800777a:	60fb      	str	r3, [r7, #12]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d005      	beq.n	800778e <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	2b01      	cmp	r3, #1
 8007786:	d12f      	bne.n	80077e8 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007788:	4b1e      	ldr	r3, [pc, #120]	; (8007804 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800778a:	617b      	str	r3, [r7, #20]
          break;
 800778c:	e02f      	b.n	80077ee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800778e:	4b1c      	ldr	r3, [pc, #112]	; (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007790:	685b      	ldr	r3, [r3, #4]
 8007792:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007796:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800779a:	d108      	bne.n	80077ae <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800779c:	4b18      	ldr	r3, [pc, #96]	; (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800779e:	685b      	ldr	r3, [r3, #4]
 80077a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80077a4:	4a18      	ldr	r2, [pc, #96]	; (8007808 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80077a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80077aa:	613b      	str	r3, [r7, #16]
 80077ac:	e007      	b.n	80077be <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80077ae:	4b14      	ldr	r3, [pc, #80]	; (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80077b0:	685b      	ldr	r3, [r3, #4]
 80077b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80077b6:	4a15      	ldr	r2, [pc, #84]	; (800780c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80077b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80077bc:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80077be:	4b10      	ldr	r3, [pc, #64]	; (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80077c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80077c4:	099b      	lsrs	r3, r3, #6
 80077c6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	fb02 f303 	mul.w	r3, r2, r3
 80077d0:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80077d2:	4b0b      	ldr	r3, [pc, #44]	; (8007800 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80077d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80077d8:	0f1b      	lsrs	r3, r3, #28
 80077da:	f003 0307 	and.w	r3, r3, #7
 80077de:	68ba      	ldr	r2, [r7, #8]
 80077e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80077e4:	617b      	str	r3, [r7, #20]
          break;
 80077e6:	e002      	b.n	80077ee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80077e8:	2300      	movs	r3, #0
 80077ea:	617b      	str	r3, [r7, #20]
          break;
 80077ec:	bf00      	nop
        }
      }
      break;
 80077ee:	bf00      	nop
    }
  }
  return frequency;
 80077f0:	697b      	ldr	r3, [r7, #20]
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	371c      	adds	r7, #28
 80077f6:	46bd      	mov	sp, r7
 80077f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fc:	4770      	bx	lr
 80077fe:	bf00      	nop
 8007800:	40023800 	.word	0x40023800
 8007804:	00bb8000 	.word	0x00bb8000
 8007808:	007a1200 	.word	0x007a1200
 800780c:	00f42400 	.word	0x00f42400

08007810 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b082      	sub	sp, #8
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d101      	bne.n	8007822 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800781e:	2301      	movs	r3, #1
 8007820:	e07b      	b.n	800791a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007826:	2b00      	cmp	r3, #0
 8007828:	d108      	bne.n	800783c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007832:	d009      	beq.n	8007848 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2200      	movs	r2, #0
 8007838:	61da      	str	r2, [r3, #28]
 800783a:	e005      	b.n	8007848 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	2200      	movs	r2, #0
 8007840:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2200      	movs	r2, #0
 8007846:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2200      	movs	r2, #0
 800784c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007854:	b2db      	uxtb	r3, r3
 8007856:	2b00      	cmp	r3, #0
 8007858:	d106      	bne.n	8007868 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2200      	movs	r2, #0
 800785e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007862:	6878      	ldr	r0, [r7, #4]
 8007864:	f7f9 f9ae 	bl	8000bc4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2202      	movs	r2, #2
 800786c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	681a      	ldr	r2, [r3, #0]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800787e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685b      	ldr	r3, [r3, #4]
 8007884:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007890:	431a      	orrs	r2, r3
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	68db      	ldr	r3, [r3, #12]
 8007896:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800789a:	431a      	orrs	r2, r3
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	691b      	ldr	r3, [r3, #16]
 80078a0:	f003 0302 	and.w	r3, r3, #2
 80078a4:	431a      	orrs	r2, r3
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	695b      	ldr	r3, [r3, #20]
 80078aa:	f003 0301 	and.w	r3, r3, #1
 80078ae:	431a      	orrs	r2, r3
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	699b      	ldr	r3, [r3, #24]
 80078b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80078b8:	431a      	orrs	r2, r3
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	69db      	ldr	r3, [r3, #28]
 80078be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80078c2:	431a      	orrs	r2, r3
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6a1b      	ldr	r3, [r3, #32]
 80078c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078cc:	ea42 0103 	orr.w	r1, r2, r3
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078d4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	430a      	orrs	r2, r1
 80078de:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	699b      	ldr	r3, [r3, #24]
 80078e4:	0c1b      	lsrs	r3, r3, #16
 80078e6:	f003 0104 	and.w	r1, r3, #4
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078ee:	f003 0210 	and.w	r2, r3, #16
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	430a      	orrs	r2, r1
 80078f8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	69da      	ldr	r2, [r3, #28]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007908:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2200      	movs	r2, #0
 800790e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2201      	movs	r2, #1
 8007914:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007918:	2300      	movs	r3, #0
}
 800791a:	4618      	mov	r0, r3
 800791c:	3708      	adds	r7, #8
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}

08007922 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007922:	b580      	push	{r7, lr}
 8007924:	b082      	sub	sp, #8
 8007926:	af00      	add	r7, sp, #0
 8007928:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2b00      	cmp	r3, #0
 800792e:	d101      	bne.n	8007934 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007930:	2301      	movs	r3, #1
 8007932:	e03f      	b.n	80079b4 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800793a:	b2db      	uxtb	r3, r3
 800793c:	2b00      	cmp	r3, #0
 800793e:	d106      	bne.n	800794e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2200      	movs	r2, #0
 8007944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f7f9 f9a1 	bl	8000c90 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2224      	movs	r2, #36	; 0x24
 8007952:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	68da      	ldr	r2, [r3, #12]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007964:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f000 f928 	bl	8007bbc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	691a      	ldr	r2, [r3, #16]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800797a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	695a      	ldr	r2, [r3, #20]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800798a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	68da      	ldr	r2, [r3, #12]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800799a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2200      	movs	r2, #0
 80079a0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2220      	movs	r2, #32
 80079a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2220      	movs	r2, #32
 80079ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80079b2:	2300      	movs	r3, #0
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3708      	adds	r7, #8
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}

080079bc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b08a      	sub	sp, #40	; 0x28
 80079c0:	af02      	add	r7, sp, #8
 80079c2:	60f8      	str	r0, [r7, #12]
 80079c4:	60b9      	str	r1, [r7, #8]
 80079c6:	603b      	str	r3, [r7, #0]
 80079c8:	4613      	mov	r3, r2
 80079ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80079cc:	2300      	movs	r3, #0
 80079ce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	2b20      	cmp	r3, #32
 80079da:	d17c      	bne.n	8007ad6 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80079dc:	68bb      	ldr	r3, [r7, #8]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d002      	beq.n	80079e8 <HAL_UART_Transmit+0x2c>
 80079e2:	88fb      	ldrh	r3, [r7, #6]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d101      	bne.n	80079ec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80079e8:	2301      	movs	r3, #1
 80079ea:	e075      	b.n	8007ad8 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d101      	bne.n	80079fa <HAL_UART_Transmit+0x3e>
 80079f6:	2302      	movs	r3, #2
 80079f8:	e06e      	b.n	8007ad8 <HAL_UART_Transmit+0x11c>
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2201      	movs	r2, #1
 80079fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	2200      	movs	r2, #0
 8007a06:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2221      	movs	r2, #33	; 0x21
 8007a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007a10:	f7fc fb44 	bl	800409c <HAL_GetTick>
 8007a14:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	88fa      	ldrh	r2, [r7, #6]
 8007a1a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	88fa      	ldrh	r2, [r7, #6]
 8007a20:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	689b      	ldr	r3, [r3, #8]
 8007a26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a2a:	d108      	bne.n	8007a3e <HAL_UART_Transmit+0x82>
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	691b      	ldr	r3, [r3, #16]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d104      	bne.n	8007a3e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007a34:	2300      	movs	r3, #0
 8007a36:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007a38:	68bb      	ldr	r3, [r7, #8]
 8007a3a:	61bb      	str	r3, [r7, #24]
 8007a3c:	e003      	b.n	8007a46 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007a3e:	68bb      	ldr	r3, [r7, #8]
 8007a40:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007a42:	2300      	movs	r3, #0
 8007a44:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007a4e:	e02a      	b.n	8007aa6 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	9300      	str	r3, [sp, #0]
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	2200      	movs	r2, #0
 8007a58:	2180      	movs	r1, #128	; 0x80
 8007a5a:	68f8      	ldr	r0, [r7, #12]
 8007a5c:	f000 f840 	bl	8007ae0 <UART_WaitOnFlagUntilTimeout>
 8007a60:	4603      	mov	r3, r0
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d001      	beq.n	8007a6a <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007a66:	2303      	movs	r3, #3
 8007a68:	e036      	b.n	8007ad8 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007a6a:	69fb      	ldr	r3, [r7, #28]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d10b      	bne.n	8007a88 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007a70:	69bb      	ldr	r3, [r7, #24]
 8007a72:	881b      	ldrh	r3, [r3, #0]
 8007a74:	461a      	mov	r2, r3
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007a7e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007a80:	69bb      	ldr	r3, [r7, #24]
 8007a82:	3302      	adds	r3, #2
 8007a84:	61bb      	str	r3, [r7, #24]
 8007a86:	e007      	b.n	8007a98 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007a88:	69fb      	ldr	r3, [r7, #28]
 8007a8a:	781a      	ldrb	r2, [r3, #0]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007a92:	69fb      	ldr	r3, [r7, #28]
 8007a94:	3301      	adds	r3, #1
 8007a96:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	3b01      	subs	r3, #1
 8007aa0:	b29a      	uxth	r2, r3
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007aaa:	b29b      	uxth	r3, r3
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d1cf      	bne.n	8007a50 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	9300      	str	r3, [sp, #0]
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	2140      	movs	r1, #64	; 0x40
 8007aba:	68f8      	ldr	r0, [r7, #12]
 8007abc:	f000 f810 	bl	8007ae0 <UART_WaitOnFlagUntilTimeout>
 8007ac0:	4603      	mov	r3, r0
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d001      	beq.n	8007aca <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007ac6:	2303      	movs	r3, #3
 8007ac8:	e006      	b.n	8007ad8 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	2220      	movs	r2, #32
 8007ace:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	e000      	b.n	8007ad8 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007ad6:	2302      	movs	r3, #2
  }
}
 8007ad8:	4618      	mov	r0, r3
 8007ada:	3720      	adds	r7, #32
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}

08007ae0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b090      	sub	sp, #64	; 0x40
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	60f8      	str	r0, [r7, #12]
 8007ae8:	60b9      	str	r1, [r7, #8]
 8007aea:	603b      	str	r3, [r7, #0]
 8007aec:	4613      	mov	r3, r2
 8007aee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007af0:	e050      	b.n	8007b94 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007af2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007af4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007af8:	d04c      	beq.n	8007b94 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007afa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d007      	beq.n	8007b10 <UART_WaitOnFlagUntilTimeout+0x30>
 8007b00:	f7fc facc 	bl	800409c <HAL_GetTick>
 8007b04:	4602      	mov	r2, r0
 8007b06:	683b      	ldr	r3, [r7, #0]
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d241      	bcs.n	8007b94 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	330c      	adds	r3, #12
 8007b16:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b1a:	e853 3f00 	ldrex	r3, [r3]
 8007b1e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b22:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007b26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	330c      	adds	r3, #12
 8007b2e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007b30:	637a      	str	r2, [r7, #52]	; 0x34
 8007b32:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b34:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007b36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007b38:	e841 2300 	strex	r3, r2, [r1]
 8007b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d1e5      	bne.n	8007b10 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	3314      	adds	r3, #20
 8007b4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	e853 3f00 	ldrex	r3, [r3]
 8007b52:	613b      	str	r3, [r7, #16]
   return(result);
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	f023 0301 	bic.w	r3, r3, #1
 8007b5a:	63bb      	str	r3, [r7, #56]	; 0x38
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	3314      	adds	r3, #20
 8007b62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b64:	623a      	str	r2, [r7, #32]
 8007b66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b68:	69f9      	ldr	r1, [r7, #28]
 8007b6a:	6a3a      	ldr	r2, [r7, #32]
 8007b6c:	e841 2300 	strex	r3, r2, [r1]
 8007b70:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b72:	69bb      	ldr	r3, [r7, #24]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d1e5      	bne.n	8007b44 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	2220      	movs	r2, #32
 8007b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	2220      	movs	r2, #32
 8007b84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007b90:	2303      	movs	r3, #3
 8007b92:	e00f      	b.n	8007bb4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	681a      	ldr	r2, [r3, #0]
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	4013      	ands	r3, r2
 8007b9e:	68ba      	ldr	r2, [r7, #8]
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	bf0c      	ite	eq
 8007ba4:	2301      	moveq	r3, #1
 8007ba6:	2300      	movne	r3, #0
 8007ba8:	b2db      	uxtb	r3, r3
 8007baa:	461a      	mov	r2, r3
 8007bac:	79fb      	ldrb	r3, [r7, #7]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d09f      	beq.n	8007af2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007bb2:	2300      	movs	r3, #0
}
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	3740      	adds	r7, #64	; 0x40
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	bd80      	pop	{r7, pc}

08007bbc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007bbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007bc0:	b0c0      	sub	sp, #256	; 0x100
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	691b      	ldr	r3, [r3, #16]
 8007bd0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bd8:	68d9      	ldr	r1, [r3, #12]
 8007bda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bde:	681a      	ldr	r2, [r3, #0]
 8007be0:	ea40 0301 	orr.w	r3, r0, r1
 8007be4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007be6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bea:	689a      	ldr	r2, [r3, #8]
 8007bec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bf0:	691b      	ldr	r3, [r3, #16]
 8007bf2:	431a      	orrs	r2, r3
 8007bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007bf8:	695b      	ldr	r3, [r3, #20]
 8007bfa:	431a      	orrs	r2, r3
 8007bfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c00:	69db      	ldr	r3, [r3, #28]
 8007c02:	4313      	orrs	r3, r2
 8007c04:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	68db      	ldr	r3, [r3, #12]
 8007c10:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007c14:	f021 010c 	bic.w	r1, r1, #12
 8007c18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007c22:	430b      	orrs	r3, r1
 8007c24:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	695b      	ldr	r3, [r3, #20]
 8007c2e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007c32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c36:	6999      	ldr	r1, [r3, #24]
 8007c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	ea40 0301 	orr.w	r3, r0, r1
 8007c42:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c48:	681a      	ldr	r2, [r3, #0]
 8007c4a:	4b8f      	ldr	r3, [pc, #572]	; (8007e88 <UART_SetConfig+0x2cc>)
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d005      	beq.n	8007c5c <UART_SetConfig+0xa0>
 8007c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c54:	681a      	ldr	r2, [r3, #0]
 8007c56:	4b8d      	ldr	r3, [pc, #564]	; (8007e8c <UART_SetConfig+0x2d0>)
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	d104      	bne.n	8007c66 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007c5c:	f7ff fc84 	bl	8007568 <HAL_RCC_GetPCLK2Freq>
 8007c60:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007c64:	e003      	b.n	8007c6e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007c66:	f7ff fc6b 	bl	8007540 <HAL_RCC_GetPCLK1Freq>
 8007c6a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c72:	69db      	ldr	r3, [r3, #28]
 8007c74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007c78:	f040 810c 	bne.w	8007e94 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007c7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007c80:	2200      	movs	r2, #0
 8007c82:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007c86:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007c8a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007c8e:	4622      	mov	r2, r4
 8007c90:	462b      	mov	r3, r5
 8007c92:	1891      	adds	r1, r2, r2
 8007c94:	65b9      	str	r1, [r7, #88]	; 0x58
 8007c96:	415b      	adcs	r3, r3
 8007c98:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007c9a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007c9e:	4621      	mov	r1, r4
 8007ca0:	eb12 0801 	adds.w	r8, r2, r1
 8007ca4:	4629      	mov	r1, r5
 8007ca6:	eb43 0901 	adc.w	r9, r3, r1
 8007caa:	f04f 0200 	mov.w	r2, #0
 8007cae:	f04f 0300 	mov.w	r3, #0
 8007cb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007cb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007cba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007cbe:	4690      	mov	r8, r2
 8007cc0:	4699      	mov	r9, r3
 8007cc2:	4623      	mov	r3, r4
 8007cc4:	eb18 0303 	adds.w	r3, r8, r3
 8007cc8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007ccc:	462b      	mov	r3, r5
 8007cce:	eb49 0303 	adc.w	r3, r9, r3
 8007cd2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007cd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007ce2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007ce6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007cea:	460b      	mov	r3, r1
 8007cec:	18db      	adds	r3, r3, r3
 8007cee:	653b      	str	r3, [r7, #80]	; 0x50
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	eb42 0303 	adc.w	r3, r2, r3
 8007cf6:	657b      	str	r3, [r7, #84]	; 0x54
 8007cf8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007cfc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007d00:	f7fa fefc 	bl	8002afc <__aeabi_uldivmod>
 8007d04:	4602      	mov	r2, r0
 8007d06:	460b      	mov	r3, r1
 8007d08:	4b61      	ldr	r3, [pc, #388]	; (8007e90 <UART_SetConfig+0x2d4>)
 8007d0a:	fba3 2302 	umull	r2, r3, r3, r2
 8007d0e:	095b      	lsrs	r3, r3, #5
 8007d10:	011c      	lsls	r4, r3, #4
 8007d12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d16:	2200      	movs	r2, #0
 8007d18:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007d1c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007d20:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007d24:	4642      	mov	r2, r8
 8007d26:	464b      	mov	r3, r9
 8007d28:	1891      	adds	r1, r2, r2
 8007d2a:	64b9      	str	r1, [r7, #72]	; 0x48
 8007d2c:	415b      	adcs	r3, r3
 8007d2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007d30:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007d34:	4641      	mov	r1, r8
 8007d36:	eb12 0a01 	adds.w	sl, r2, r1
 8007d3a:	4649      	mov	r1, r9
 8007d3c:	eb43 0b01 	adc.w	fp, r3, r1
 8007d40:	f04f 0200 	mov.w	r2, #0
 8007d44:	f04f 0300 	mov.w	r3, #0
 8007d48:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007d4c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007d50:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d54:	4692      	mov	sl, r2
 8007d56:	469b      	mov	fp, r3
 8007d58:	4643      	mov	r3, r8
 8007d5a:	eb1a 0303 	adds.w	r3, sl, r3
 8007d5e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007d62:	464b      	mov	r3, r9
 8007d64:	eb4b 0303 	adc.w	r3, fp, r3
 8007d68:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d70:	685b      	ldr	r3, [r3, #4]
 8007d72:	2200      	movs	r2, #0
 8007d74:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007d78:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007d7c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007d80:	460b      	mov	r3, r1
 8007d82:	18db      	adds	r3, r3, r3
 8007d84:	643b      	str	r3, [r7, #64]	; 0x40
 8007d86:	4613      	mov	r3, r2
 8007d88:	eb42 0303 	adc.w	r3, r2, r3
 8007d8c:	647b      	str	r3, [r7, #68]	; 0x44
 8007d8e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007d92:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007d96:	f7fa feb1 	bl	8002afc <__aeabi_uldivmod>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	460b      	mov	r3, r1
 8007d9e:	4611      	mov	r1, r2
 8007da0:	4b3b      	ldr	r3, [pc, #236]	; (8007e90 <UART_SetConfig+0x2d4>)
 8007da2:	fba3 2301 	umull	r2, r3, r3, r1
 8007da6:	095b      	lsrs	r3, r3, #5
 8007da8:	2264      	movs	r2, #100	; 0x64
 8007daa:	fb02 f303 	mul.w	r3, r2, r3
 8007dae:	1acb      	subs	r3, r1, r3
 8007db0:	00db      	lsls	r3, r3, #3
 8007db2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007db6:	4b36      	ldr	r3, [pc, #216]	; (8007e90 <UART_SetConfig+0x2d4>)
 8007db8:	fba3 2302 	umull	r2, r3, r3, r2
 8007dbc:	095b      	lsrs	r3, r3, #5
 8007dbe:	005b      	lsls	r3, r3, #1
 8007dc0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007dc4:	441c      	add	r4, r3
 8007dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007dd0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007dd4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007dd8:	4642      	mov	r2, r8
 8007dda:	464b      	mov	r3, r9
 8007ddc:	1891      	adds	r1, r2, r2
 8007dde:	63b9      	str	r1, [r7, #56]	; 0x38
 8007de0:	415b      	adcs	r3, r3
 8007de2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007de4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007de8:	4641      	mov	r1, r8
 8007dea:	1851      	adds	r1, r2, r1
 8007dec:	6339      	str	r1, [r7, #48]	; 0x30
 8007dee:	4649      	mov	r1, r9
 8007df0:	414b      	adcs	r3, r1
 8007df2:	637b      	str	r3, [r7, #52]	; 0x34
 8007df4:	f04f 0200 	mov.w	r2, #0
 8007df8:	f04f 0300 	mov.w	r3, #0
 8007dfc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007e00:	4659      	mov	r1, fp
 8007e02:	00cb      	lsls	r3, r1, #3
 8007e04:	4651      	mov	r1, sl
 8007e06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e0a:	4651      	mov	r1, sl
 8007e0c:	00ca      	lsls	r2, r1, #3
 8007e0e:	4610      	mov	r0, r2
 8007e10:	4619      	mov	r1, r3
 8007e12:	4603      	mov	r3, r0
 8007e14:	4642      	mov	r2, r8
 8007e16:	189b      	adds	r3, r3, r2
 8007e18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007e1c:	464b      	mov	r3, r9
 8007e1e:	460a      	mov	r2, r1
 8007e20:	eb42 0303 	adc.w	r3, r2, r3
 8007e24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e2c:	685b      	ldr	r3, [r3, #4]
 8007e2e:	2200      	movs	r2, #0
 8007e30:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007e34:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007e38:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007e3c:	460b      	mov	r3, r1
 8007e3e:	18db      	adds	r3, r3, r3
 8007e40:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e42:	4613      	mov	r3, r2
 8007e44:	eb42 0303 	adc.w	r3, r2, r3
 8007e48:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e4a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007e4e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007e52:	f7fa fe53 	bl	8002afc <__aeabi_uldivmod>
 8007e56:	4602      	mov	r2, r0
 8007e58:	460b      	mov	r3, r1
 8007e5a:	4b0d      	ldr	r3, [pc, #52]	; (8007e90 <UART_SetConfig+0x2d4>)
 8007e5c:	fba3 1302 	umull	r1, r3, r3, r2
 8007e60:	095b      	lsrs	r3, r3, #5
 8007e62:	2164      	movs	r1, #100	; 0x64
 8007e64:	fb01 f303 	mul.w	r3, r1, r3
 8007e68:	1ad3      	subs	r3, r2, r3
 8007e6a:	00db      	lsls	r3, r3, #3
 8007e6c:	3332      	adds	r3, #50	; 0x32
 8007e6e:	4a08      	ldr	r2, [pc, #32]	; (8007e90 <UART_SetConfig+0x2d4>)
 8007e70:	fba2 2303 	umull	r2, r3, r2, r3
 8007e74:	095b      	lsrs	r3, r3, #5
 8007e76:	f003 0207 	and.w	r2, r3, #7
 8007e7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4422      	add	r2, r4
 8007e82:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007e84:	e105      	b.n	8008092 <UART_SetConfig+0x4d6>
 8007e86:	bf00      	nop
 8007e88:	40011000 	.word	0x40011000
 8007e8c:	40011400 	.word	0x40011400
 8007e90:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007e9e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007ea2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007ea6:	4642      	mov	r2, r8
 8007ea8:	464b      	mov	r3, r9
 8007eaa:	1891      	adds	r1, r2, r2
 8007eac:	6239      	str	r1, [r7, #32]
 8007eae:	415b      	adcs	r3, r3
 8007eb0:	627b      	str	r3, [r7, #36]	; 0x24
 8007eb2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007eb6:	4641      	mov	r1, r8
 8007eb8:	1854      	adds	r4, r2, r1
 8007eba:	4649      	mov	r1, r9
 8007ebc:	eb43 0501 	adc.w	r5, r3, r1
 8007ec0:	f04f 0200 	mov.w	r2, #0
 8007ec4:	f04f 0300 	mov.w	r3, #0
 8007ec8:	00eb      	lsls	r3, r5, #3
 8007eca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007ece:	00e2      	lsls	r2, r4, #3
 8007ed0:	4614      	mov	r4, r2
 8007ed2:	461d      	mov	r5, r3
 8007ed4:	4643      	mov	r3, r8
 8007ed6:	18e3      	adds	r3, r4, r3
 8007ed8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007edc:	464b      	mov	r3, r9
 8007ede:	eb45 0303 	adc.w	r3, r5, r3
 8007ee2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	2200      	movs	r2, #0
 8007eee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007ef2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007ef6:	f04f 0200 	mov.w	r2, #0
 8007efa:	f04f 0300 	mov.w	r3, #0
 8007efe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007f02:	4629      	mov	r1, r5
 8007f04:	008b      	lsls	r3, r1, #2
 8007f06:	4621      	mov	r1, r4
 8007f08:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f0c:	4621      	mov	r1, r4
 8007f0e:	008a      	lsls	r2, r1, #2
 8007f10:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007f14:	f7fa fdf2 	bl	8002afc <__aeabi_uldivmod>
 8007f18:	4602      	mov	r2, r0
 8007f1a:	460b      	mov	r3, r1
 8007f1c:	4b60      	ldr	r3, [pc, #384]	; (80080a0 <UART_SetConfig+0x4e4>)
 8007f1e:	fba3 2302 	umull	r2, r3, r3, r2
 8007f22:	095b      	lsrs	r3, r3, #5
 8007f24:	011c      	lsls	r4, r3, #4
 8007f26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007f30:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007f34:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007f38:	4642      	mov	r2, r8
 8007f3a:	464b      	mov	r3, r9
 8007f3c:	1891      	adds	r1, r2, r2
 8007f3e:	61b9      	str	r1, [r7, #24]
 8007f40:	415b      	adcs	r3, r3
 8007f42:	61fb      	str	r3, [r7, #28]
 8007f44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f48:	4641      	mov	r1, r8
 8007f4a:	1851      	adds	r1, r2, r1
 8007f4c:	6139      	str	r1, [r7, #16]
 8007f4e:	4649      	mov	r1, r9
 8007f50:	414b      	adcs	r3, r1
 8007f52:	617b      	str	r3, [r7, #20]
 8007f54:	f04f 0200 	mov.w	r2, #0
 8007f58:	f04f 0300 	mov.w	r3, #0
 8007f5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007f60:	4659      	mov	r1, fp
 8007f62:	00cb      	lsls	r3, r1, #3
 8007f64:	4651      	mov	r1, sl
 8007f66:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f6a:	4651      	mov	r1, sl
 8007f6c:	00ca      	lsls	r2, r1, #3
 8007f6e:	4610      	mov	r0, r2
 8007f70:	4619      	mov	r1, r3
 8007f72:	4603      	mov	r3, r0
 8007f74:	4642      	mov	r2, r8
 8007f76:	189b      	adds	r3, r3, r2
 8007f78:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007f7c:	464b      	mov	r3, r9
 8007f7e:	460a      	mov	r2, r1
 8007f80:	eb42 0303 	adc.w	r3, r2, r3
 8007f84:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	67bb      	str	r3, [r7, #120]	; 0x78
 8007f92:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007f94:	f04f 0200 	mov.w	r2, #0
 8007f98:	f04f 0300 	mov.w	r3, #0
 8007f9c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007fa0:	4649      	mov	r1, r9
 8007fa2:	008b      	lsls	r3, r1, #2
 8007fa4:	4641      	mov	r1, r8
 8007fa6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007faa:	4641      	mov	r1, r8
 8007fac:	008a      	lsls	r2, r1, #2
 8007fae:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007fb2:	f7fa fda3 	bl	8002afc <__aeabi_uldivmod>
 8007fb6:	4602      	mov	r2, r0
 8007fb8:	460b      	mov	r3, r1
 8007fba:	4b39      	ldr	r3, [pc, #228]	; (80080a0 <UART_SetConfig+0x4e4>)
 8007fbc:	fba3 1302 	umull	r1, r3, r3, r2
 8007fc0:	095b      	lsrs	r3, r3, #5
 8007fc2:	2164      	movs	r1, #100	; 0x64
 8007fc4:	fb01 f303 	mul.w	r3, r1, r3
 8007fc8:	1ad3      	subs	r3, r2, r3
 8007fca:	011b      	lsls	r3, r3, #4
 8007fcc:	3332      	adds	r3, #50	; 0x32
 8007fce:	4a34      	ldr	r2, [pc, #208]	; (80080a0 <UART_SetConfig+0x4e4>)
 8007fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8007fd4:	095b      	lsrs	r3, r3, #5
 8007fd6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007fda:	441c      	add	r4, r3
 8007fdc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	673b      	str	r3, [r7, #112]	; 0x70
 8007fe4:	677a      	str	r2, [r7, #116]	; 0x74
 8007fe6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007fea:	4642      	mov	r2, r8
 8007fec:	464b      	mov	r3, r9
 8007fee:	1891      	adds	r1, r2, r2
 8007ff0:	60b9      	str	r1, [r7, #8]
 8007ff2:	415b      	adcs	r3, r3
 8007ff4:	60fb      	str	r3, [r7, #12]
 8007ff6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007ffa:	4641      	mov	r1, r8
 8007ffc:	1851      	adds	r1, r2, r1
 8007ffe:	6039      	str	r1, [r7, #0]
 8008000:	4649      	mov	r1, r9
 8008002:	414b      	adcs	r3, r1
 8008004:	607b      	str	r3, [r7, #4]
 8008006:	f04f 0200 	mov.w	r2, #0
 800800a:	f04f 0300 	mov.w	r3, #0
 800800e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008012:	4659      	mov	r1, fp
 8008014:	00cb      	lsls	r3, r1, #3
 8008016:	4651      	mov	r1, sl
 8008018:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800801c:	4651      	mov	r1, sl
 800801e:	00ca      	lsls	r2, r1, #3
 8008020:	4610      	mov	r0, r2
 8008022:	4619      	mov	r1, r3
 8008024:	4603      	mov	r3, r0
 8008026:	4642      	mov	r2, r8
 8008028:	189b      	adds	r3, r3, r2
 800802a:	66bb      	str	r3, [r7, #104]	; 0x68
 800802c:	464b      	mov	r3, r9
 800802e:	460a      	mov	r2, r1
 8008030:	eb42 0303 	adc.w	r3, r2, r3
 8008034:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	2200      	movs	r2, #0
 800803e:	663b      	str	r3, [r7, #96]	; 0x60
 8008040:	667a      	str	r2, [r7, #100]	; 0x64
 8008042:	f04f 0200 	mov.w	r2, #0
 8008046:	f04f 0300 	mov.w	r3, #0
 800804a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800804e:	4649      	mov	r1, r9
 8008050:	008b      	lsls	r3, r1, #2
 8008052:	4641      	mov	r1, r8
 8008054:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008058:	4641      	mov	r1, r8
 800805a:	008a      	lsls	r2, r1, #2
 800805c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008060:	f7fa fd4c 	bl	8002afc <__aeabi_uldivmod>
 8008064:	4602      	mov	r2, r0
 8008066:	460b      	mov	r3, r1
 8008068:	4b0d      	ldr	r3, [pc, #52]	; (80080a0 <UART_SetConfig+0x4e4>)
 800806a:	fba3 1302 	umull	r1, r3, r3, r2
 800806e:	095b      	lsrs	r3, r3, #5
 8008070:	2164      	movs	r1, #100	; 0x64
 8008072:	fb01 f303 	mul.w	r3, r1, r3
 8008076:	1ad3      	subs	r3, r2, r3
 8008078:	011b      	lsls	r3, r3, #4
 800807a:	3332      	adds	r3, #50	; 0x32
 800807c:	4a08      	ldr	r2, [pc, #32]	; (80080a0 <UART_SetConfig+0x4e4>)
 800807e:	fba2 2303 	umull	r2, r3, r2, r3
 8008082:	095b      	lsrs	r3, r3, #5
 8008084:	f003 020f 	and.w	r2, r3, #15
 8008088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4422      	add	r2, r4
 8008090:	609a      	str	r2, [r3, #8]
}
 8008092:	bf00      	nop
 8008094:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008098:	46bd      	mov	sp, r7
 800809a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800809e:	bf00      	nop
 80080a0:	51eb851f 	.word	0x51eb851f

080080a4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80080a4:	b084      	sub	sp, #16
 80080a6:	b580      	push	{r7, lr}
 80080a8:	b084      	sub	sp, #16
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	6078      	str	r0, [r7, #4]
 80080ae:	f107 001c 	add.w	r0, r7, #28
 80080b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80080b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d122      	bne.n	8008102 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080c0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	68db      	ldr	r3, [r3, #12]
 80080cc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80080d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80080d4:	687a      	ldr	r2, [r7, #4]
 80080d6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	68db      	ldr	r3, [r3, #12]
 80080dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80080e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080e6:	2b01      	cmp	r3, #1
 80080e8:	d105      	bne.n	80080f6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	68db      	ldr	r3, [r3, #12]
 80080ee:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80080f6:	6878      	ldr	r0, [r7, #4]
 80080f8:	f000 f9c0 	bl	800847c <USB_CoreReset>
 80080fc:	4603      	mov	r3, r0
 80080fe:	73fb      	strb	r3, [r7, #15]
 8008100:	e01a      	b.n	8008138 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	68db      	ldr	r3, [r3, #12]
 8008106:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 f9b4 	bl	800847c <USB_CoreReset>
 8008114:	4603      	mov	r3, r0
 8008116:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008118:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800811a:	2b00      	cmp	r3, #0
 800811c:	d106      	bne.n	800812c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008122:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	639a      	str	r2, [r3, #56]	; 0x38
 800812a:	e005      	b.n	8008138 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008130:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800813a:	2b01      	cmp	r3, #1
 800813c:	d10b      	bne.n	8008156 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	689b      	ldr	r3, [r3, #8]
 8008142:	f043 0206 	orr.w	r2, r3, #6
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	689b      	ldr	r3, [r3, #8]
 800814e:	f043 0220 	orr.w	r2, r3, #32
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008156:	7bfb      	ldrb	r3, [r7, #15]
}
 8008158:	4618      	mov	r0, r3
 800815a:	3710      	adds	r7, #16
 800815c:	46bd      	mov	sp, r7
 800815e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008162:	b004      	add	sp, #16
 8008164:	4770      	bx	lr

08008166 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008166:	b480      	push	{r7}
 8008168:	b083      	sub	sp, #12
 800816a:	af00      	add	r7, sp, #0
 800816c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	689b      	ldr	r3, [r3, #8]
 8008172:	f043 0201 	orr.w	r2, r3, #1
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800817a:	2300      	movs	r3, #0
}
 800817c:	4618      	mov	r0, r3
 800817e:	370c      	adds	r7, #12
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008188:	b480      	push	{r7}
 800818a:	b083      	sub	sp, #12
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	f023 0201 	bic.w	r2, r3, #1
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800819c:	2300      	movs	r3, #0
}
 800819e:	4618      	mov	r0, r3
 80081a0:	370c      	adds	r7, #12
 80081a2:	46bd      	mov	sp, r7
 80081a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a8:	4770      	bx	lr

080081aa <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80081aa:	b580      	push	{r7, lr}
 80081ac:	b084      	sub	sp, #16
 80081ae:	af00      	add	r7, sp, #0
 80081b0:	6078      	str	r0, [r7, #4]
 80081b2:	460b      	mov	r3, r1
 80081b4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80081b6:	2300      	movs	r3, #0
 80081b8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	68db      	ldr	r3, [r3, #12]
 80081be:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80081c6:	78fb      	ldrb	r3, [r7, #3]
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d115      	bne.n	80081f8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	68db      	ldr	r3, [r3, #12]
 80081d0:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80081d8:	2001      	movs	r0, #1
 80081da:	f7fb ff6b 	bl	80040b4 <HAL_Delay>
      ms++;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	3301      	adds	r3, #1
 80081e2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f000 f93a 	bl	800845e <USB_GetMode>
 80081ea:	4603      	mov	r3, r0
 80081ec:	2b01      	cmp	r3, #1
 80081ee:	d01e      	beq.n	800822e <USB_SetCurrentMode+0x84>
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	2b31      	cmp	r3, #49	; 0x31
 80081f4:	d9f0      	bls.n	80081d8 <USB_SetCurrentMode+0x2e>
 80081f6:	e01a      	b.n	800822e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80081f8:	78fb      	ldrb	r3, [r7, #3]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d115      	bne.n	800822a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	68db      	ldr	r3, [r3, #12]
 8008202:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800820a:	2001      	movs	r0, #1
 800820c:	f7fb ff52 	bl	80040b4 <HAL_Delay>
      ms++;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	3301      	adds	r3, #1
 8008214:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f000 f921 	bl	800845e <USB_GetMode>
 800821c:	4603      	mov	r3, r0
 800821e:	2b00      	cmp	r3, #0
 8008220:	d005      	beq.n	800822e <USB_SetCurrentMode+0x84>
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2b31      	cmp	r3, #49	; 0x31
 8008226:	d9f0      	bls.n	800820a <USB_SetCurrentMode+0x60>
 8008228:	e001      	b.n	800822e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	e005      	b.n	800823a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2b32      	cmp	r3, #50	; 0x32
 8008232:	d101      	bne.n	8008238 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008234:	2301      	movs	r3, #1
 8008236:	e000      	b.n	800823a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008238:	2300      	movs	r3, #0
}
 800823a:	4618      	mov	r0, r3
 800823c:	3710      	adds	r7, #16
 800823e:	46bd      	mov	sp, r7
 8008240:	bd80      	pop	{r7, pc}
	...

08008244 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008244:	b480      	push	{r7}
 8008246:	b085      	sub	sp, #20
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800824e:	2300      	movs	r3, #0
 8008250:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	3301      	adds	r3, #1
 8008256:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	4a13      	ldr	r2, [pc, #76]	; (80082a8 <USB_FlushTxFifo+0x64>)
 800825c:	4293      	cmp	r3, r2
 800825e:	d901      	bls.n	8008264 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008260:	2303      	movs	r3, #3
 8008262:	e01b      	b.n	800829c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	691b      	ldr	r3, [r3, #16]
 8008268:	2b00      	cmp	r3, #0
 800826a:	daf2      	bge.n	8008252 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800826c:	2300      	movs	r3, #0
 800826e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	019b      	lsls	r3, r3, #6
 8008274:	f043 0220 	orr.w	r2, r3, #32
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	3301      	adds	r3, #1
 8008280:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	4a08      	ldr	r2, [pc, #32]	; (80082a8 <USB_FlushTxFifo+0x64>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d901      	bls.n	800828e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800828a:	2303      	movs	r3, #3
 800828c:	e006      	b.n	800829c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	691b      	ldr	r3, [r3, #16]
 8008292:	f003 0320 	and.w	r3, r3, #32
 8008296:	2b20      	cmp	r3, #32
 8008298:	d0f0      	beq.n	800827c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800829a:	2300      	movs	r3, #0
}
 800829c:	4618      	mov	r0, r3
 800829e:	3714      	adds	r7, #20
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr
 80082a8:	00030d40 	.word	0x00030d40

080082ac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b085      	sub	sp, #20
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80082b4:	2300      	movs	r3, #0
 80082b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	3301      	adds	r3, #1
 80082bc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	4a11      	ldr	r2, [pc, #68]	; (8008308 <USB_FlushRxFifo+0x5c>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d901      	bls.n	80082ca <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80082c6:	2303      	movs	r3, #3
 80082c8:	e018      	b.n	80082fc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	691b      	ldr	r3, [r3, #16]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	daf2      	bge.n	80082b8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80082d2:	2300      	movs	r3, #0
 80082d4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2210      	movs	r2, #16
 80082da:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	3301      	adds	r3, #1
 80082e0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	4a08      	ldr	r2, [pc, #32]	; (8008308 <USB_FlushRxFifo+0x5c>)
 80082e6:	4293      	cmp	r3, r2
 80082e8:	d901      	bls.n	80082ee <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80082ea:	2303      	movs	r3, #3
 80082ec:	e006      	b.n	80082fc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	691b      	ldr	r3, [r3, #16]
 80082f2:	f003 0310 	and.w	r3, r3, #16
 80082f6:	2b10      	cmp	r3, #16
 80082f8:	d0f0      	beq.n	80082dc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80082fa:	2300      	movs	r3, #0
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3714      	adds	r7, #20
 8008300:	46bd      	mov	sp, r7
 8008302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008306:	4770      	bx	lr
 8008308:	00030d40 	.word	0x00030d40

0800830c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800830c:	b480      	push	{r7}
 800830e:	b089      	sub	sp, #36	; 0x24
 8008310:	af00      	add	r7, sp, #0
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	60b9      	str	r1, [r7, #8]
 8008316:	4611      	mov	r1, r2
 8008318:	461a      	mov	r2, r3
 800831a:	460b      	mov	r3, r1
 800831c:	71fb      	strb	r3, [r7, #7]
 800831e:	4613      	mov	r3, r2
 8008320:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800832a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800832e:	2b00      	cmp	r3, #0
 8008330:	d123      	bne.n	800837a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008332:	88bb      	ldrh	r3, [r7, #4]
 8008334:	3303      	adds	r3, #3
 8008336:	089b      	lsrs	r3, r3, #2
 8008338:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800833a:	2300      	movs	r3, #0
 800833c:	61bb      	str	r3, [r7, #24]
 800833e:	e018      	b.n	8008372 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008340:	79fb      	ldrb	r3, [r7, #7]
 8008342:	031a      	lsls	r2, r3, #12
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	4413      	add	r3, r2
 8008348:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800834c:	461a      	mov	r2, r3
 800834e:	69fb      	ldr	r3, [r7, #28]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008354:	69fb      	ldr	r3, [r7, #28]
 8008356:	3301      	adds	r3, #1
 8008358:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800835a:	69fb      	ldr	r3, [r7, #28]
 800835c:	3301      	adds	r3, #1
 800835e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008360:	69fb      	ldr	r3, [r7, #28]
 8008362:	3301      	adds	r3, #1
 8008364:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008366:	69fb      	ldr	r3, [r7, #28]
 8008368:	3301      	adds	r3, #1
 800836a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800836c:	69bb      	ldr	r3, [r7, #24]
 800836e:	3301      	adds	r3, #1
 8008370:	61bb      	str	r3, [r7, #24]
 8008372:	69ba      	ldr	r2, [r7, #24]
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	429a      	cmp	r2, r3
 8008378:	d3e2      	bcc.n	8008340 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800837a:	2300      	movs	r3, #0
}
 800837c:	4618      	mov	r0, r3
 800837e:	3724      	adds	r7, #36	; 0x24
 8008380:	46bd      	mov	sp, r7
 8008382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008386:	4770      	bx	lr

08008388 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008388:	b480      	push	{r7}
 800838a:	b08b      	sub	sp, #44	; 0x2c
 800838c:	af00      	add	r7, sp, #0
 800838e:	60f8      	str	r0, [r7, #12]
 8008390:	60b9      	str	r1, [r7, #8]
 8008392:	4613      	mov	r3, r2
 8008394:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800839a:	68bb      	ldr	r3, [r7, #8]
 800839c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800839e:	88fb      	ldrh	r3, [r7, #6]
 80083a0:	089b      	lsrs	r3, r3, #2
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80083a6:	88fb      	ldrh	r3, [r7, #6]
 80083a8:	f003 0303 	and.w	r3, r3, #3
 80083ac:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80083ae:	2300      	movs	r3, #0
 80083b0:	623b      	str	r3, [r7, #32]
 80083b2:	e014      	b.n	80083de <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80083b4:	69bb      	ldr	r3, [r7, #24]
 80083b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083be:	601a      	str	r2, [r3, #0]
    pDest++;
 80083c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c2:	3301      	adds	r3, #1
 80083c4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80083c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083c8:	3301      	adds	r3, #1
 80083ca:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80083cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083ce:	3301      	adds	r3, #1
 80083d0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80083d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083d4:	3301      	adds	r3, #1
 80083d6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80083d8:	6a3b      	ldr	r3, [r7, #32]
 80083da:	3301      	adds	r3, #1
 80083dc:	623b      	str	r3, [r7, #32]
 80083de:	6a3a      	ldr	r2, [r7, #32]
 80083e0:	697b      	ldr	r3, [r7, #20]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d3e6      	bcc.n	80083b4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80083e6:	8bfb      	ldrh	r3, [r7, #30]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d01e      	beq.n	800842a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80083ec:	2300      	movs	r3, #0
 80083ee:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80083f0:	69bb      	ldr	r3, [r7, #24]
 80083f2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80083f6:	461a      	mov	r2, r3
 80083f8:	f107 0310 	add.w	r3, r7, #16
 80083fc:	6812      	ldr	r2, [r2, #0]
 80083fe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008400:	693a      	ldr	r2, [r7, #16]
 8008402:	6a3b      	ldr	r3, [r7, #32]
 8008404:	b2db      	uxtb	r3, r3
 8008406:	00db      	lsls	r3, r3, #3
 8008408:	fa22 f303 	lsr.w	r3, r2, r3
 800840c:	b2da      	uxtb	r2, r3
 800840e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008410:	701a      	strb	r2, [r3, #0]
      i++;
 8008412:	6a3b      	ldr	r3, [r7, #32]
 8008414:	3301      	adds	r3, #1
 8008416:	623b      	str	r3, [r7, #32]
      pDest++;
 8008418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800841a:	3301      	adds	r3, #1
 800841c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800841e:	8bfb      	ldrh	r3, [r7, #30]
 8008420:	3b01      	subs	r3, #1
 8008422:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008424:	8bfb      	ldrh	r3, [r7, #30]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d1ea      	bne.n	8008400 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800842a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800842c:	4618      	mov	r0, r3
 800842e:	372c      	adds	r7, #44	; 0x2c
 8008430:	46bd      	mov	sp, r7
 8008432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008436:	4770      	bx	lr

08008438 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008438:	b480      	push	{r7}
 800843a:	b085      	sub	sp, #20
 800843c:	af00      	add	r7, sp, #0
 800843e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	695b      	ldr	r3, [r3, #20]
 8008444:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	699b      	ldr	r3, [r3, #24]
 800844a:	68fa      	ldr	r2, [r7, #12]
 800844c:	4013      	ands	r3, r2
 800844e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008450:	68fb      	ldr	r3, [r7, #12]
}
 8008452:	4618      	mov	r0, r3
 8008454:	3714      	adds	r7, #20
 8008456:	46bd      	mov	sp, r7
 8008458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845c:	4770      	bx	lr

0800845e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800845e:	b480      	push	{r7}
 8008460:	b083      	sub	sp, #12
 8008462:	af00      	add	r7, sp, #0
 8008464:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	695b      	ldr	r3, [r3, #20]
 800846a:	f003 0301 	and.w	r3, r3, #1
}
 800846e:	4618      	mov	r0, r3
 8008470:	370c      	adds	r7, #12
 8008472:	46bd      	mov	sp, r7
 8008474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008478:	4770      	bx	lr
	...

0800847c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800847c:	b480      	push	{r7}
 800847e:	b085      	sub	sp, #20
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008484:	2300      	movs	r3, #0
 8008486:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	3301      	adds	r3, #1
 800848c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	4a13      	ldr	r2, [pc, #76]	; (80084e0 <USB_CoreReset+0x64>)
 8008492:	4293      	cmp	r3, r2
 8008494:	d901      	bls.n	800849a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008496:	2303      	movs	r3, #3
 8008498:	e01b      	b.n	80084d2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	691b      	ldr	r3, [r3, #16]
 800849e:	2b00      	cmp	r3, #0
 80084a0:	daf2      	bge.n	8008488 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80084a2:	2300      	movs	r3, #0
 80084a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	691b      	ldr	r3, [r3, #16]
 80084aa:	f043 0201 	orr.w	r2, r3, #1
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	3301      	adds	r3, #1
 80084b6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	4a09      	ldr	r2, [pc, #36]	; (80084e0 <USB_CoreReset+0x64>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d901      	bls.n	80084c4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80084c0:	2303      	movs	r3, #3
 80084c2:	e006      	b.n	80084d2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	691b      	ldr	r3, [r3, #16]
 80084c8:	f003 0301 	and.w	r3, r3, #1
 80084cc:	2b01      	cmp	r3, #1
 80084ce:	d0f0      	beq.n	80084b2 <USB_CoreReset+0x36>

  return HAL_OK;
 80084d0:	2300      	movs	r3, #0
}
 80084d2:	4618      	mov	r0, r3
 80084d4:	3714      	adds	r7, #20
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr
 80084de:	bf00      	nop
 80084e0:	00030d40 	.word	0x00030d40

080084e4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80084e4:	b084      	sub	sp, #16
 80084e6:	b580      	push	{r7, lr}
 80084e8:	b086      	sub	sp, #24
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	6078      	str	r0, [r7, #4]
 80084ee:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80084f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80084f6:	2300      	movs	r3, #0
 80084f8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008504:	461a      	mov	r2, r3
 8008506:	2300      	movs	r3, #0
 8008508:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800850e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800851a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008526:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008532:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008536:	2b00      	cmp	r3, #0
 8008538:	d018      	beq.n	800856c <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800853a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800853c:	2b01      	cmp	r3, #1
 800853e:	d10a      	bne.n	8008556 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	68fa      	ldr	r2, [r7, #12]
 800854a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800854e:	f043 0304 	orr.w	r3, r3, #4
 8008552:	6013      	str	r3, [r2, #0]
 8008554:	e014      	b.n	8008580 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	68fa      	ldr	r2, [r7, #12]
 8008560:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008564:	f023 0304 	bic.w	r3, r3, #4
 8008568:	6013      	str	r3, [r2, #0]
 800856a:	e009      	b.n	8008580 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	68fa      	ldr	r2, [r7, #12]
 8008576:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800857a:	f023 0304 	bic.w	r3, r3, #4
 800857e:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008580:	2110      	movs	r1, #16
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f7ff fe5e 	bl	8008244 <USB_FlushTxFifo>
 8008588:	4603      	mov	r3, r0
 800858a:	2b00      	cmp	r3, #0
 800858c:	d001      	beq.n	8008592 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800858e:	2301      	movs	r3, #1
 8008590:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f7ff fe8a 	bl	80082ac <USB_FlushRxFifo>
 8008598:	4603      	mov	r3, r0
 800859a:	2b00      	cmp	r3, #0
 800859c:	d001      	beq.n	80085a2 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800859e:	2301      	movs	r3, #1
 80085a0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80085a2:	2300      	movs	r3, #0
 80085a4:	613b      	str	r3, [r7, #16]
 80085a6:	e015      	b.n	80085d4 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	015a      	lsls	r2, r3, #5
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	4413      	add	r3, r2
 80085b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085b4:	461a      	mov	r2, r3
 80085b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80085ba:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80085bc:	693b      	ldr	r3, [r7, #16]
 80085be:	015a      	lsls	r2, r3, #5
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	4413      	add	r3, r2
 80085c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085c8:	461a      	mov	r2, r3
 80085ca:	2300      	movs	r3, #0
 80085cc:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	3301      	adds	r3, #1
 80085d2:	613b      	str	r3, [r7, #16]
 80085d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085d6:	693a      	ldr	r2, [r7, #16]
 80085d8:	429a      	cmp	r2, r3
 80085da:	d3e5      	bcc.n	80085a8 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2200      	movs	r2, #0
 80085e0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80085e8:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d00b      	beq.n	800860e <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80085fc:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	4a13      	ldr	r2, [pc, #76]	; (8008650 <USB_HostInit+0x16c>)
 8008602:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	4a13      	ldr	r2, [pc, #76]	; (8008654 <USB_HostInit+0x170>)
 8008608:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800860c:	e009      	b.n	8008622 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2280      	movs	r2, #128	; 0x80
 8008612:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	4a10      	ldr	r2, [pc, #64]	; (8008658 <USB_HostInit+0x174>)
 8008618:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	4a0f      	ldr	r2, [pc, #60]	; (800865c <USB_HostInit+0x178>)
 800861e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008624:	2b00      	cmp	r3, #0
 8008626:	d105      	bne.n	8008634 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	699b      	ldr	r3, [r3, #24]
 800862c:	f043 0210 	orr.w	r2, r3, #16
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	699a      	ldr	r2, [r3, #24]
 8008638:	4b09      	ldr	r3, [pc, #36]	; (8008660 <USB_HostInit+0x17c>)
 800863a:	4313      	orrs	r3, r2
 800863c:	687a      	ldr	r2, [r7, #4]
 800863e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8008640:	7dfb      	ldrb	r3, [r7, #23]
}
 8008642:	4618      	mov	r0, r3
 8008644:	3718      	adds	r7, #24
 8008646:	46bd      	mov	sp, r7
 8008648:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800864c:	b004      	add	sp, #16
 800864e:	4770      	bx	lr
 8008650:	01000200 	.word	0x01000200
 8008654:	00e00300 	.word	0x00e00300
 8008658:	00600080 	.word	0x00600080
 800865c:	004000e0 	.word	0x004000e0
 8008660:	a3200008 	.word	0xa3200008

08008664 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008664:	b480      	push	{r7}
 8008666:	b085      	sub	sp, #20
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
 800866c:	460b      	mov	r3, r1
 800866e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	68fa      	ldr	r2, [r7, #12]
 800867e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008682:	f023 0303 	bic.w	r3, r3, #3
 8008686:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800868e:	681a      	ldr	r2, [r3, #0]
 8008690:	78fb      	ldrb	r3, [r7, #3]
 8008692:	f003 0303 	and.w	r3, r3, #3
 8008696:	68f9      	ldr	r1, [r7, #12]
 8008698:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800869c:	4313      	orrs	r3, r2
 800869e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80086a0:	78fb      	ldrb	r3, [r7, #3]
 80086a2:	2b01      	cmp	r3, #1
 80086a4:	d107      	bne.n	80086b6 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086ac:	461a      	mov	r2, r3
 80086ae:	f64b 3380 	movw	r3, #48000	; 0xbb80
 80086b2:	6053      	str	r3, [r2, #4]
 80086b4:	e009      	b.n	80086ca <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 80086b6:	78fb      	ldrb	r3, [r7, #3]
 80086b8:	2b02      	cmp	r3, #2
 80086ba:	d106      	bne.n	80086ca <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80086c2:	461a      	mov	r2, r3
 80086c4:	f241 7370 	movw	r3, #6000	; 0x1770
 80086c8:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 80086ca:	2300      	movs	r3, #0
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	3714      	adds	r7, #20
 80086d0:	46bd      	mov	sp, r7
 80086d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d6:	4770      	bx	lr

080086d8 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b084      	sub	sp, #16
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80086e4:	2300      	movs	r3, #0
 80086e6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80086f2:	68bb      	ldr	r3, [r7, #8]
 80086f4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80086f8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	68fa      	ldr	r2, [r7, #12]
 80086fe:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008702:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008706:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008708:	2064      	movs	r0, #100	; 0x64
 800870a:	f7fb fcd3 	bl	80040b4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	68fa      	ldr	r2, [r7, #12]
 8008712:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8008716:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800871a:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800871c:	200a      	movs	r0, #10
 800871e:	f7fb fcc9 	bl	80040b4 <HAL_Delay>

  return HAL_OK;
 8008722:	2300      	movs	r3, #0
}
 8008724:	4618      	mov	r0, r3
 8008726:	3710      	adds	r7, #16
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}

0800872c <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800872c:	b480      	push	{r7}
 800872e:	b085      	sub	sp, #20
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
 8008734:	460b      	mov	r3, r1
 8008736:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800873c:	2300      	movs	r3, #0
 800873e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800874a:	68bb      	ldr	r3, [r7, #8]
 800874c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008750:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008758:	2b00      	cmp	r3, #0
 800875a:	d109      	bne.n	8008770 <USB_DriveVbus+0x44>
 800875c:	78fb      	ldrb	r3, [r7, #3]
 800875e:	2b01      	cmp	r3, #1
 8008760:	d106      	bne.n	8008770 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008762:	68bb      	ldr	r3, [r7, #8]
 8008764:	68fa      	ldr	r2, [r7, #12]
 8008766:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800876a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800876e:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008776:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800877a:	d109      	bne.n	8008790 <USB_DriveVbus+0x64>
 800877c:	78fb      	ldrb	r3, [r7, #3]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d106      	bne.n	8008790 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8008782:	68bb      	ldr	r3, [r7, #8]
 8008784:	68fa      	ldr	r2, [r7, #12]
 8008786:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800878a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800878e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008790:	2300      	movs	r3, #0
}
 8008792:	4618      	mov	r0, r3
 8008794:	3714      	adds	r7, #20
 8008796:	46bd      	mov	sp, r7
 8008798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879c:	4770      	bx	lr

0800879e <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800879e:	b480      	push	{r7}
 80087a0:	b085      	sub	sp, #20
 80087a2:	af00      	add	r7, sp, #0
 80087a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80087aa:	2300      	movs	r3, #0
 80087ac:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	0c5b      	lsrs	r3, r3, #17
 80087bc:	f003 0303 	and.w	r3, r3, #3
}
 80087c0:	4618      	mov	r0, r3
 80087c2:	3714      	adds	r7, #20
 80087c4:	46bd      	mov	sp, r7
 80087c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ca:	4770      	bx	lr

080087cc <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b085      	sub	sp, #20
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80087de:	689b      	ldr	r3, [r3, #8]
 80087e0:	b29b      	uxth	r3, r3
}
 80087e2:	4618      	mov	r0, r3
 80087e4:	3714      	adds	r7, #20
 80087e6:	46bd      	mov	sp, r7
 80087e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ec:	4770      	bx	lr
	...

080087f0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80087f0:	b580      	push	{r7, lr}
 80087f2:	b088      	sub	sp, #32
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
 80087f8:	4608      	mov	r0, r1
 80087fa:	4611      	mov	r1, r2
 80087fc:	461a      	mov	r2, r3
 80087fe:	4603      	mov	r3, r0
 8008800:	70fb      	strb	r3, [r7, #3]
 8008802:	460b      	mov	r3, r1
 8008804:	70bb      	strb	r3, [r7, #2]
 8008806:	4613      	mov	r3, r2
 8008808:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800880a:	2300      	movs	r3, #0
 800880c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8008812:	78fb      	ldrb	r3, [r7, #3]
 8008814:	015a      	lsls	r2, r3, #5
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	4413      	add	r3, r2
 800881a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800881e:	461a      	mov	r2, r3
 8008820:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008824:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008826:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800882a:	2b03      	cmp	r3, #3
 800882c:	d87e      	bhi.n	800892c <USB_HC_Init+0x13c>
 800882e:	a201      	add	r2, pc, #4	; (adr r2, 8008834 <USB_HC_Init+0x44>)
 8008830:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008834:	08008845 	.word	0x08008845
 8008838:	080088ef 	.word	0x080088ef
 800883c:	08008845 	.word	0x08008845
 8008840:	080088b1 	.word	0x080088b1
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008844:	78fb      	ldrb	r3, [r7, #3]
 8008846:	015a      	lsls	r2, r3, #5
 8008848:	693b      	ldr	r3, [r7, #16]
 800884a:	4413      	add	r3, r2
 800884c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008850:	461a      	mov	r2, r3
 8008852:	f240 439d 	movw	r3, #1181	; 0x49d
 8008856:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008858:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800885c:	2b00      	cmp	r3, #0
 800885e:	da10      	bge.n	8008882 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008860:	78fb      	ldrb	r3, [r7, #3]
 8008862:	015a      	lsls	r2, r3, #5
 8008864:	693b      	ldr	r3, [r7, #16]
 8008866:	4413      	add	r3, r2
 8008868:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800886c:	68db      	ldr	r3, [r3, #12]
 800886e:	78fa      	ldrb	r2, [r7, #3]
 8008870:	0151      	lsls	r1, r2, #5
 8008872:	693a      	ldr	r2, [r7, #16]
 8008874:	440a      	add	r2, r1
 8008876:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800887a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800887e:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8008880:	e057      	b.n	8008932 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008886:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800888a:	2b00      	cmp	r3, #0
 800888c:	d051      	beq.n	8008932 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800888e:	78fb      	ldrb	r3, [r7, #3]
 8008890:	015a      	lsls	r2, r3, #5
 8008892:	693b      	ldr	r3, [r7, #16]
 8008894:	4413      	add	r3, r2
 8008896:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800889a:	68db      	ldr	r3, [r3, #12]
 800889c:	78fa      	ldrb	r2, [r7, #3]
 800889e:	0151      	lsls	r1, r2, #5
 80088a0:	693a      	ldr	r2, [r7, #16]
 80088a2:	440a      	add	r2, r1
 80088a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80088a8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80088ac:	60d3      	str	r3, [r2, #12]
      break;
 80088ae:	e040      	b.n	8008932 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80088b0:	78fb      	ldrb	r3, [r7, #3]
 80088b2:	015a      	lsls	r2, r3, #5
 80088b4:	693b      	ldr	r3, [r7, #16]
 80088b6:	4413      	add	r3, r2
 80088b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088bc:	461a      	mov	r2, r3
 80088be:	f240 639d 	movw	r3, #1693	; 0x69d
 80088c2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80088c4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	da34      	bge.n	8008936 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80088cc:	78fb      	ldrb	r3, [r7, #3]
 80088ce:	015a      	lsls	r2, r3, #5
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	4413      	add	r3, r2
 80088d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088d8:	68db      	ldr	r3, [r3, #12]
 80088da:	78fa      	ldrb	r2, [r7, #3]
 80088dc:	0151      	lsls	r1, r2, #5
 80088de:	693a      	ldr	r2, [r7, #16]
 80088e0:	440a      	add	r2, r1
 80088e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80088e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80088ea:	60d3      	str	r3, [r2, #12]
      }

      break;
 80088ec:	e023      	b.n	8008936 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80088ee:	78fb      	ldrb	r3, [r7, #3]
 80088f0:	015a      	lsls	r2, r3, #5
 80088f2:	693b      	ldr	r3, [r7, #16]
 80088f4:	4413      	add	r3, r2
 80088f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088fa:	461a      	mov	r2, r3
 80088fc:	f240 2325 	movw	r3, #549	; 0x225
 8008900:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8008902:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008906:	2b00      	cmp	r3, #0
 8008908:	da17      	bge.n	800893a <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800890a:	78fb      	ldrb	r3, [r7, #3]
 800890c:	015a      	lsls	r2, r3, #5
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	4413      	add	r3, r2
 8008912:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008916:	68db      	ldr	r3, [r3, #12]
 8008918:	78fa      	ldrb	r2, [r7, #3]
 800891a:	0151      	lsls	r1, r2, #5
 800891c:	693a      	ldr	r2, [r7, #16]
 800891e:	440a      	add	r2, r1
 8008920:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008924:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8008928:	60d3      	str	r3, [r2, #12]
      }
      break;
 800892a:	e006      	b.n	800893a <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800892c:	2301      	movs	r3, #1
 800892e:	77fb      	strb	r3, [r7, #31]
      break;
 8008930:	e004      	b.n	800893c <USB_HC_Init+0x14c>
      break;
 8008932:	bf00      	nop
 8008934:	e002      	b.n	800893c <USB_HC_Init+0x14c>
      break;
 8008936:	bf00      	nop
 8008938:	e000      	b.n	800893c <USB_HC_Init+0x14c>
      break;
 800893a:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800893c:	78fb      	ldrb	r3, [r7, #3]
 800893e:	015a      	lsls	r2, r3, #5
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	4413      	add	r3, r2
 8008944:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008948:	68db      	ldr	r3, [r3, #12]
 800894a:	78fa      	ldrb	r2, [r7, #3]
 800894c:	0151      	lsls	r1, r2, #5
 800894e:	693a      	ldr	r2, [r7, #16]
 8008950:	440a      	add	r2, r1
 8008952:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008956:	f043 0302 	orr.w	r3, r3, #2
 800895a:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800895c:	693b      	ldr	r3, [r7, #16]
 800895e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008962:	699a      	ldr	r2, [r3, #24]
 8008964:	78fb      	ldrb	r3, [r7, #3]
 8008966:	f003 030f 	and.w	r3, r3, #15
 800896a:	2101      	movs	r1, #1
 800896c:	fa01 f303 	lsl.w	r3, r1, r3
 8008970:	6939      	ldr	r1, [r7, #16]
 8008972:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8008976:	4313      	orrs	r3, r2
 8008978:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	699b      	ldr	r3, [r3, #24]
 800897e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8008986:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800898a:	2b00      	cmp	r3, #0
 800898c:	da03      	bge.n	8008996 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800898e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008992:	61bb      	str	r3, [r7, #24]
 8008994:	e001      	b.n	800899a <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8008996:	2300      	movs	r3, #0
 8008998:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f7ff feff 	bl	800879e <USB_GetHostSpeed>
 80089a0:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80089a2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80089a6:	2b02      	cmp	r3, #2
 80089a8:	d106      	bne.n	80089b8 <USB_HC_Init+0x1c8>
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	2b02      	cmp	r3, #2
 80089ae:	d003      	beq.n	80089b8 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80089b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80089b4:	617b      	str	r3, [r7, #20]
 80089b6:	e001      	b.n	80089bc <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80089b8:	2300      	movs	r3, #0
 80089ba:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80089bc:	787b      	ldrb	r3, [r7, #1]
 80089be:	059b      	lsls	r3, r3, #22
 80089c0:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80089c4:	78bb      	ldrb	r3, [r7, #2]
 80089c6:	02db      	lsls	r3, r3, #11
 80089c8:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80089cc:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80089ce:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80089d2:	049b      	lsls	r3, r3, #18
 80089d4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80089d8:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80089da:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80089dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80089e0:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80089e2:	69bb      	ldr	r3, [r7, #24]
 80089e4:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80089e6:	78fb      	ldrb	r3, [r7, #3]
 80089e8:	0159      	lsls	r1, r3, #5
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	440b      	add	r3, r1
 80089ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80089f2:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80089f8:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80089fa:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80089fe:	2b03      	cmp	r3, #3
 8008a00:	d003      	beq.n	8008a0a <USB_HC_Init+0x21a>
 8008a02:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d10f      	bne.n	8008a2a <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008a0a:	78fb      	ldrb	r3, [r7, #3]
 8008a0c:	015a      	lsls	r2, r3, #5
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	4413      	add	r3, r2
 8008a12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	78fa      	ldrb	r2, [r7, #3]
 8008a1a:	0151      	lsls	r1, r2, #5
 8008a1c:	693a      	ldr	r2, [r7, #16]
 8008a1e:	440a      	add	r2, r1
 8008a20:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a24:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008a28:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8008a2a:	7ffb      	ldrb	r3, [r7, #31]
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	3720      	adds	r7, #32
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bd80      	pop	{r7, pc}

08008a34 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b08c      	sub	sp, #48	; 0x30
 8008a38:	af02      	add	r7, sp, #8
 8008a3a:	60f8      	str	r0, [r7, #12]
 8008a3c:	60b9      	str	r1, [r7, #8]
 8008a3e:	4613      	mov	r3, r2
 8008a40:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	785b      	ldrb	r3, [r3, #1]
 8008a4a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8008a4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008a50:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d02d      	beq.n	8008aba <USB_HC_StartXfer+0x86>
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	791b      	ldrb	r3, [r3, #4]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d129      	bne.n	8008aba <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8008a66:	79fb      	ldrb	r3, [r7, #7]
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d117      	bne.n	8008a9c <USB_HC_StartXfer+0x68>
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	79db      	ldrb	r3, [r3, #7]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d003      	beq.n	8008a7c <USB_HC_StartXfer+0x48>
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	79db      	ldrb	r3, [r3, #7]
 8008a78:	2b02      	cmp	r3, #2
 8008a7a:	d10f      	bne.n	8008a9c <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8008a7c:	69fb      	ldr	r3, [r7, #28]
 8008a7e:	015a      	lsls	r2, r3, #5
 8008a80:	6a3b      	ldr	r3, [r7, #32]
 8008a82:	4413      	add	r3, r2
 8008a84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a88:	68db      	ldr	r3, [r3, #12]
 8008a8a:	69fa      	ldr	r2, [r7, #28]
 8008a8c:	0151      	lsls	r1, r2, #5
 8008a8e:	6a3a      	ldr	r2, [r7, #32]
 8008a90:	440a      	add	r2, r1
 8008a92:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008a96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a9a:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8008a9c:	79fb      	ldrb	r3, [r7, #7]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d10b      	bne.n	8008aba <USB_HC_StartXfer+0x86>
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	795b      	ldrb	r3, [r3, #5]
 8008aa6:	2b01      	cmp	r3, #1
 8008aa8:	d107      	bne.n	8008aba <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8008aaa:	68bb      	ldr	r3, [r7, #8]
 8008aac:	785b      	ldrb	r3, [r3, #1]
 8008aae:	4619      	mov	r1, r3
 8008ab0:	68f8      	ldr	r0, [r7, #12]
 8008ab2:	f000 fa0f 	bl	8008ed4 <USB_DoPing>
      return HAL_OK;
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	e0f8      	b.n	8008cac <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	695b      	ldr	r3, [r3, #20]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d018      	beq.n	8008af4 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	695b      	ldr	r3, [r3, #20]
 8008ac6:	68ba      	ldr	r2, [r7, #8]
 8008ac8:	8912      	ldrh	r2, [r2, #8]
 8008aca:	4413      	add	r3, r2
 8008acc:	3b01      	subs	r3, #1
 8008ace:	68ba      	ldr	r2, [r7, #8]
 8008ad0:	8912      	ldrh	r2, [r2, #8]
 8008ad2:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ad6:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8008ad8:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8008ada:	8b7b      	ldrh	r3, [r7, #26]
 8008adc:	429a      	cmp	r2, r3
 8008ade:	d90b      	bls.n	8008af8 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8008ae0:	8b7b      	ldrh	r3, [r7, #26]
 8008ae2:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008ae4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008ae6:	68ba      	ldr	r2, [r7, #8]
 8008ae8:	8912      	ldrh	r2, [r2, #8]
 8008aea:	fb03 f202 	mul.w	r2, r3, r2
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	611a      	str	r2, [r3, #16]
 8008af2:	e001      	b.n	8008af8 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8008af4:	2301      	movs	r3, #1
 8008af6:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	78db      	ldrb	r3, [r3, #3]
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d007      	beq.n	8008b10 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8008b00:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008b02:	68ba      	ldr	r2, [r7, #8]
 8008b04:	8912      	ldrh	r2, [r2, #8]
 8008b06:	fb03 f202 	mul.w	r2, r3, r2
 8008b0a:	68bb      	ldr	r3, [r7, #8]
 8008b0c:	611a      	str	r2, [r3, #16]
 8008b0e:	e003      	b.n	8008b18 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8008b10:	68bb      	ldr	r3, [r7, #8]
 8008b12:	695a      	ldr	r2, [r3, #20]
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	691b      	ldr	r3, [r3, #16]
 8008b1c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008b20:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008b22:	04d9      	lsls	r1, r3, #19
 8008b24:	4b63      	ldr	r3, [pc, #396]	; (8008cb4 <USB_HC_StartXfer+0x280>)
 8008b26:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008b28:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8008b2a:	68bb      	ldr	r3, [r7, #8]
 8008b2c:	7a9b      	ldrb	r3, [r3, #10]
 8008b2e:	075b      	lsls	r3, r3, #29
 8008b30:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008b34:	69f9      	ldr	r1, [r7, #28]
 8008b36:	0148      	lsls	r0, r1, #5
 8008b38:	6a39      	ldr	r1, [r7, #32]
 8008b3a:	4401      	add	r1, r0
 8008b3c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008b40:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8008b42:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8008b44:	79fb      	ldrb	r3, [r7, #7]
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d009      	beq.n	8008b5e <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	68d9      	ldr	r1, [r3, #12]
 8008b4e:	69fb      	ldr	r3, [r7, #28]
 8008b50:	015a      	lsls	r2, r3, #5
 8008b52:	6a3b      	ldr	r3, [r7, #32]
 8008b54:	4413      	add	r3, r2
 8008b56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b5a:	460a      	mov	r2, r1
 8008b5c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8008b5e:	6a3b      	ldr	r3, [r7, #32]
 8008b60:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008b64:	689b      	ldr	r3, [r3, #8]
 8008b66:	f003 0301 	and.w	r3, r3, #1
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	bf0c      	ite	eq
 8008b6e:	2301      	moveq	r3, #1
 8008b70:	2300      	movne	r3, #0
 8008b72:	b2db      	uxtb	r3, r3
 8008b74:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8008b76:	69fb      	ldr	r3, [r7, #28]
 8008b78:	015a      	lsls	r2, r3, #5
 8008b7a:	6a3b      	ldr	r3, [r7, #32]
 8008b7c:	4413      	add	r3, r2
 8008b7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	69fa      	ldr	r2, [r7, #28]
 8008b86:	0151      	lsls	r1, r2, #5
 8008b88:	6a3a      	ldr	r2, [r7, #32]
 8008b8a:	440a      	add	r2, r1
 8008b8c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008b90:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8008b94:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8008b96:	69fb      	ldr	r3, [r7, #28]
 8008b98:	015a      	lsls	r2, r3, #5
 8008b9a:	6a3b      	ldr	r3, [r7, #32]
 8008b9c:	4413      	add	r3, r2
 8008b9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008ba2:	681a      	ldr	r2, [r3, #0]
 8008ba4:	7e7b      	ldrb	r3, [r7, #25]
 8008ba6:	075b      	lsls	r3, r3, #29
 8008ba8:	69f9      	ldr	r1, [r7, #28]
 8008baa:	0148      	lsls	r0, r1, #5
 8008bac:	6a39      	ldr	r1, [r7, #32]
 8008bae:	4401      	add	r1, r0
 8008bb0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8008bb4:	4313      	orrs	r3, r2
 8008bb6:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008bb8:	69fb      	ldr	r3, [r7, #28]
 8008bba:	015a      	lsls	r2, r3, #5
 8008bbc:	6a3b      	ldr	r3, [r7, #32]
 8008bbe:	4413      	add	r3, r2
 8008bc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008bce:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	78db      	ldrb	r3, [r3, #3]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d004      	beq.n	8008be2 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008bde:	613b      	str	r3, [r7, #16]
 8008be0:	e003      	b.n	8008bea <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8008be2:	693b      	ldr	r3, [r7, #16]
 8008be4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008be8:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008bf0:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008bf2:	69fb      	ldr	r3, [r7, #28]
 8008bf4:	015a      	lsls	r2, r3, #5
 8008bf6:	6a3b      	ldr	r3, [r7, #32]
 8008bf8:	4413      	add	r3, r2
 8008bfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008bfe:	461a      	mov	r2, r3
 8008c00:	693b      	ldr	r3, [r7, #16]
 8008c02:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8008c04:	79fb      	ldrb	r3, [r7, #7]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d001      	beq.n	8008c0e <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	e04e      	b.n	8008cac <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	78db      	ldrb	r3, [r3, #3]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d149      	bne.n	8008caa <USB_HC_StartXfer+0x276>
 8008c16:	68bb      	ldr	r3, [r7, #8]
 8008c18:	695b      	ldr	r3, [r3, #20]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d045      	beq.n	8008caa <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	79db      	ldrb	r3, [r3, #7]
 8008c22:	2b03      	cmp	r3, #3
 8008c24:	d830      	bhi.n	8008c88 <USB_HC_StartXfer+0x254>
 8008c26:	a201      	add	r2, pc, #4	; (adr r2, 8008c2c <USB_HC_StartXfer+0x1f8>)
 8008c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c2c:	08008c3d 	.word	0x08008c3d
 8008c30:	08008c61 	.word	0x08008c61
 8008c34:	08008c3d 	.word	0x08008c3d
 8008c38:	08008c61 	.word	0x08008c61
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	695b      	ldr	r3, [r3, #20]
 8008c40:	3303      	adds	r3, #3
 8008c42:	089b      	lsrs	r3, r3, #2
 8008c44:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8008c46:	8afa      	ldrh	r2, [r7, #22]
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c4c:	b29b      	uxth	r3, r3
 8008c4e:	429a      	cmp	r2, r3
 8008c50:	d91c      	bls.n	8008c8c <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	699b      	ldr	r3, [r3, #24]
 8008c56:	f043 0220 	orr.w	r2, r3, #32
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	619a      	str	r2, [r3, #24]
        }
        break;
 8008c5e:	e015      	b.n	8008c8c <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	695b      	ldr	r3, [r3, #20]
 8008c64:	3303      	adds	r3, #3
 8008c66:	089b      	lsrs	r3, r3, #2
 8008c68:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8008c6a:	8afa      	ldrh	r2, [r7, #22]
 8008c6c:	6a3b      	ldr	r3, [r7, #32]
 8008c6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008c72:	691b      	ldr	r3, [r3, #16]
 8008c74:	b29b      	uxth	r3, r3
 8008c76:	429a      	cmp	r2, r3
 8008c78:	d90a      	bls.n	8008c90 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	699b      	ldr	r3, [r3, #24]
 8008c7e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	619a      	str	r2, [r3, #24]
        }
        break;
 8008c86:	e003      	b.n	8008c90 <USB_HC_StartXfer+0x25c>

      default:
        break;
 8008c88:	bf00      	nop
 8008c8a:	e002      	b.n	8008c92 <USB_HC_StartXfer+0x25e>
        break;
 8008c8c:	bf00      	nop
 8008c8e:	e000      	b.n	8008c92 <USB_HC_StartXfer+0x25e>
        break;
 8008c90:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	68d9      	ldr	r1, [r3, #12]
 8008c96:	68bb      	ldr	r3, [r7, #8]
 8008c98:	785a      	ldrb	r2, [r3, #1]
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	695b      	ldr	r3, [r3, #20]
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	2000      	movs	r0, #0
 8008ca2:	9000      	str	r0, [sp, #0]
 8008ca4:	68f8      	ldr	r0, [r7, #12]
 8008ca6:	f7ff fb31 	bl	800830c <USB_WritePacket>
  }

  return HAL_OK;
 8008caa:	2300      	movs	r3, #0
}
 8008cac:	4618      	mov	r0, r3
 8008cae:	3728      	adds	r7, #40	; 0x28
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	bd80      	pop	{r7, pc}
 8008cb4:	1ff80000 	.word	0x1ff80000

08008cb8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b085      	sub	sp, #20
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008cca:	695b      	ldr	r3, [r3, #20]
 8008ccc:	b29b      	uxth	r3, r3
}
 8008cce:	4618      	mov	r0, r3
 8008cd0:	3714      	adds	r7, #20
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd8:	4770      	bx	lr

08008cda <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8008cda:	b480      	push	{r7}
 8008cdc:	b089      	sub	sp, #36	; 0x24
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	6078      	str	r0, [r7, #4]
 8008ce2:	460b      	mov	r3, r1
 8008ce4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8008cea:	78fb      	ldrb	r3, [r7, #3]
 8008cec:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8008cee:	2300      	movs	r3, #0
 8008cf0:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8008cf2:	69bb      	ldr	r3, [r7, #24]
 8008cf4:	015a      	lsls	r2, r3, #5
 8008cf6:	69fb      	ldr	r3, [r7, #28]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	0c9b      	lsrs	r3, r3, #18
 8008d02:	f003 0303 	and.w	r3, r3, #3
 8008d06:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8008d08:	69bb      	ldr	r3, [r7, #24]
 8008d0a:	015a      	lsls	r2, r3, #5
 8008d0c:	69fb      	ldr	r3, [r7, #28]
 8008d0e:	4413      	add	r3, r2
 8008d10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	0fdb      	lsrs	r3, r3, #31
 8008d18:	f003 0301 	and.w	r3, r3, #1
 8008d1c:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	689b      	ldr	r3, [r3, #8]
 8008d22:	f003 0320 	and.w	r3, r3, #32
 8008d26:	2b20      	cmp	r3, #32
 8008d28:	d104      	bne.n	8008d34 <USB_HC_Halt+0x5a>
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d101      	bne.n	8008d34 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8008d30:	2300      	movs	r3, #0
 8008d32:	e0c8      	b.n	8008ec6 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8008d34:	697b      	ldr	r3, [r7, #20]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d002      	beq.n	8008d40 <USB_HC_Halt+0x66>
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	2b02      	cmp	r3, #2
 8008d3e:	d163      	bne.n	8008e08 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008d40:	69bb      	ldr	r3, [r7, #24]
 8008d42:	015a      	lsls	r2, r3, #5
 8008d44:	69fb      	ldr	r3, [r7, #28]
 8008d46:	4413      	add	r3, r2
 8008d48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	69ba      	ldr	r2, [r7, #24]
 8008d50:	0151      	lsls	r1, r2, #5
 8008d52:	69fa      	ldr	r2, [r7, #28]
 8008d54:	440a      	add	r2, r1
 8008d56:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d5a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008d5e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	689b      	ldr	r3, [r3, #8]
 8008d64:	f003 0320 	and.w	r3, r3, #32
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f040 80ab 	bne.w	8008ec4 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d72:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d133      	bne.n	8008de2 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008d7a:	69bb      	ldr	r3, [r7, #24]
 8008d7c:	015a      	lsls	r2, r3, #5
 8008d7e:	69fb      	ldr	r3, [r7, #28]
 8008d80:	4413      	add	r3, r2
 8008d82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	69ba      	ldr	r2, [r7, #24]
 8008d8a:	0151      	lsls	r1, r2, #5
 8008d8c:	69fa      	ldr	r2, [r7, #28]
 8008d8e:	440a      	add	r2, r1
 8008d90:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008d94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008d98:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008d9a:	69bb      	ldr	r3, [r7, #24]
 8008d9c:	015a      	lsls	r2, r3, #5
 8008d9e:	69fb      	ldr	r3, [r7, #28]
 8008da0:	4413      	add	r3, r2
 8008da2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	69ba      	ldr	r2, [r7, #24]
 8008daa:	0151      	lsls	r1, r2, #5
 8008dac:	69fa      	ldr	r2, [r7, #28]
 8008dae:	440a      	add	r2, r1
 8008db0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008db4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008db8:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	3301      	adds	r3, #1
 8008dbe:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008dc6:	d81d      	bhi.n	8008e04 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008dc8:	69bb      	ldr	r3, [r7, #24]
 8008dca:	015a      	lsls	r2, r3, #5
 8008dcc:	69fb      	ldr	r3, [r7, #28]
 8008dce:	4413      	add	r3, r2
 8008dd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008dde:	d0ec      	beq.n	8008dba <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008de0:	e070      	b.n	8008ec4 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008de2:	69bb      	ldr	r3, [r7, #24]
 8008de4:	015a      	lsls	r2, r3, #5
 8008de6:	69fb      	ldr	r3, [r7, #28]
 8008de8:	4413      	add	r3, r2
 8008dea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	69ba      	ldr	r2, [r7, #24]
 8008df2:	0151      	lsls	r1, r2, #5
 8008df4:	69fa      	ldr	r2, [r7, #28]
 8008df6:	440a      	add	r2, r1
 8008df8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008dfc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e00:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008e02:	e05f      	b.n	8008ec4 <USB_HC_Halt+0x1ea>
            break;
 8008e04:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8008e06:	e05d      	b.n	8008ec4 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8008e08:	69bb      	ldr	r3, [r7, #24]
 8008e0a:	015a      	lsls	r2, r3, #5
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	4413      	add	r3, r2
 8008e10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	69ba      	ldr	r2, [r7, #24]
 8008e18:	0151      	lsls	r1, r2, #5
 8008e1a:	69fa      	ldr	r2, [r7, #28]
 8008e1c:	440a      	add	r2, r1
 8008e1e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008e22:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008e26:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8008e28:	69fb      	ldr	r3, [r7, #28]
 8008e2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e2e:	691b      	ldr	r3, [r3, #16]
 8008e30:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d133      	bne.n	8008ea0 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8008e38:	69bb      	ldr	r3, [r7, #24]
 8008e3a:	015a      	lsls	r2, r3, #5
 8008e3c:	69fb      	ldr	r3, [r7, #28]
 8008e3e:	4413      	add	r3, r2
 8008e40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	69ba      	ldr	r2, [r7, #24]
 8008e48:	0151      	lsls	r1, r2, #5
 8008e4a:	69fa      	ldr	r2, [r7, #28]
 8008e4c:	440a      	add	r2, r1
 8008e4e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008e52:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008e56:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008e58:	69bb      	ldr	r3, [r7, #24]
 8008e5a:	015a      	lsls	r2, r3, #5
 8008e5c:	69fb      	ldr	r3, [r7, #28]
 8008e5e:	4413      	add	r3, r2
 8008e60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	69ba      	ldr	r2, [r7, #24]
 8008e68:	0151      	lsls	r1, r2, #5
 8008e6a:	69fa      	ldr	r2, [r7, #28]
 8008e6c:	440a      	add	r2, r1
 8008e6e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008e72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008e76:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	3301      	adds	r3, #1
 8008e7c:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008e84:	d81d      	bhi.n	8008ec2 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8008e86:	69bb      	ldr	r3, [r7, #24]
 8008e88:	015a      	lsls	r2, r3, #5
 8008e8a:	69fb      	ldr	r3, [r7, #28]
 8008e8c:	4413      	add	r3, r2
 8008e8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e98:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e9c:	d0ec      	beq.n	8008e78 <USB_HC_Halt+0x19e>
 8008e9e:	e011      	b.n	8008ec4 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8008ea0:	69bb      	ldr	r3, [r7, #24]
 8008ea2:	015a      	lsls	r2, r3, #5
 8008ea4:	69fb      	ldr	r3, [r7, #28]
 8008ea6:	4413      	add	r3, r2
 8008ea8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	69ba      	ldr	r2, [r7, #24]
 8008eb0:	0151      	lsls	r1, r2, #5
 8008eb2:	69fa      	ldr	r2, [r7, #28]
 8008eb4:	440a      	add	r2, r1
 8008eb6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008eba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008ebe:	6013      	str	r3, [r2, #0]
 8008ec0:	e000      	b.n	8008ec4 <USB_HC_Halt+0x1ea>
          break;
 8008ec2:	bf00      	nop
    }
  }

  return HAL_OK;
 8008ec4:	2300      	movs	r3, #0
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3724      	adds	r7, #36	; 0x24
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr
	...

08008ed4 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b087      	sub	sp, #28
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
 8008edc:	460b      	mov	r3, r1
 8008ede:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8008ee4:	78fb      	ldrb	r3, [r7, #3]
 8008ee6:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8008ee8:	2301      	movs	r3, #1
 8008eea:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	04da      	lsls	r2, r3, #19
 8008ef0:	4b15      	ldr	r3, [pc, #84]	; (8008f48 <USB_DoPing+0x74>)
 8008ef2:	4013      	ands	r3, r2
 8008ef4:	693a      	ldr	r2, [r7, #16]
 8008ef6:	0151      	lsls	r1, r2, #5
 8008ef8:	697a      	ldr	r2, [r7, #20]
 8008efa:	440a      	add	r2, r1
 8008efc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008f00:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008f04:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8008f06:	693b      	ldr	r3, [r7, #16]
 8008f08:	015a      	lsls	r2, r3, #5
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	4413      	add	r3, r2
 8008f0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008f16:	68bb      	ldr	r3, [r7, #8]
 8008f18:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008f1c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008f1e:	68bb      	ldr	r3, [r7, #8]
 8008f20:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008f24:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8008f26:	693b      	ldr	r3, [r7, #16]
 8008f28:	015a      	lsls	r2, r3, #5
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	4413      	add	r3, r2
 8008f2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f32:	461a      	mov	r2, r3
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8008f38:	2300      	movs	r3, #0
}
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	371c      	adds	r7, #28
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f44:	4770      	bx	lr
 8008f46:	bf00      	nop
 8008f48:	1ff80000 	.word	0x1ff80000

08008f4c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b088      	sub	sp, #32
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8008f54:	2300      	movs	r3, #0
 8008f56:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8008f60:	6878      	ldr	r0, [r7, #4]
 8008f62:	f7ff f911 	bl	8008188 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008f66:	2110      	movs	r1, #16
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f7ff f96b 	bl	8008244 <USB_FlushTxFifo>
 8008f6e:	4603      	mov	r3, r0
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d001      	beq.n	8008f78 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8008f74:	2301      	movs	r3, #1
 8008f76:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008f78:	6878      	ldr	r0, [r7, #4]
 8008f7a:	f7ff f997 	bl	80082ac <USB_FlushRxFifo>
 8008f7e:	4603      	mov	r3, r0
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d001      	beq.n	8008f88 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8008f84:	2301      	movs	r3, #1
 8008f86:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8008f88:	2300      	movs	r3, #0
 8008f8a:	61bb      	str	r3, [r7, #24]
 8008f8c:	e01f      	b.n	8008fce <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8008f8e:	69bb      	ldr	r3, [r7, #24]
 8008f90:	015a      	lsls	r2, r3, #5
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	4413      	add	r3, r2
 8008f96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8008f9e:	693b      	ldr	r3, [r7, #16]
 8008fa0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008fa4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8008fa6:	693b      	ldr	r3, [r7, #16]
 8008fa8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008fac:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008fae:	693b      	ldr	r3, [r7, #16]
 8008fb0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008fb4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8008fb6:	69bb      	ldr	r3, [r7, #24]
 8008fb8:	015a      	lsls	r2, r3, #5
 8008fba:	697b      	ldr	r3, [r7, #20]
 8008fbc:	4413      	add	r3, r2
 8008fbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008fc2:	461a      	mov	r2, r3
 8008fc4:	693b      	ldr	r3, [r7, #16]
 8008fc6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8008fc8:	69bb      	ldr	r3, [r7, #24]
 8008fca:	3301      	adds	r3, #1
 8008fcc:	61bb      	str	r3, [r7, #24]
 8008fce:	69bb      	ldr	r3, [r7, #24]
 8008fd0:	2b0f      	cmp	r3, #15
 8008fd2:	d9dc      	bls.n	8008f8e <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	61bb      	str	r3, [r7, #24]
 8008fd8:	e034      	b.n	8009044 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8008fda:	69bb      	ldr	r3, [r7, #24]
 8008fdc:	015a      	lsls	r2, r3, #5
 8008fde:	697b      	ldr	r3, [r7, #20]
 8008fe0:	4413      	add	r3, r2
 8008fe2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8008fea:	693b      	ldr	r3, [r7, #16]
 8008fec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008ff0:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008ff8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8008ffa:	693b      	ldr	r3, [r7, #16]
 8008ffc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8009000:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	015a      	lsls	r2, r3, #5
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	4413      	add	r3, r2
 800900a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800900e:	461a      	mov	r2, r3
 8009010:	693b      	ldr	r3, [r7, #16]
 8009012:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	3301      	adds	r3, #1
 8009018:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009020:	d80c      	bhi.n	800903c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009022:	69bb      	ldr	r3, [r7, #24]
 8009024:	015a      	lsls	r2, r3, #5
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	4413      	add	r3, r2
 800902a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009034:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009038:	d0ec      	beq.n	8009014 <USB_StopHost+0xc8>
 800903a:	e000      	b.n	800903e <USB_StopHost+0xf2>
        break;
 800903c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800903e:	69bb      	ldr	r3, [r7, #24]
 8009040:	3301      	adds	r3, #1
 8009042:	61bb      	str	r3, [r7, #24]
 8009044:	69bb      	ldr	r3, [r7, #24]
 8009046:	2b0f      	cmp	r3, #15
 8009048:	d9c7      	bls.n	8008fda <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800904a:	697b      	ldr	r3, [r7, #20]
 800904c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009050:	461a      	mov	r2, r3
 8009052:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009056:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800905e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8009060:	6878      	ldr	r0, [r7, #4]
 8009062:	f7ff f880 	bl	8008166 <USB_EnableGlobalInt>

  return ret;
 8009066:	7ffb      	ldrb	r3, [r7, #31]
}
 8009068:	4618      	mov	r0, r3
 800906a:	3720      	adds	r7, #32
 800906c:	46bd      	mov	sp, r7
 800906e:	bd80      	pop	{r7, pc}

08009070 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8009070:	b590      	push	{r4, r7, lr}
 8009072:	b089      	sub	sp, #36	; 0x24
 8009074:	af04      	add	r7, sp, #16
 8009076:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8009078:	2301      	movs	r3, #1
 800907a:	2202      	movs	r2, #2
 800907c:	2102      	movs	r1, #2
 800907e:	6878      	ldr	r0, [r7, #4]
 8009080:	f000 fc66 	bl	8009950 <USBH_FindInterface>
 8009084:	4603      	mov	r3, r0
 8009086:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8009088:	7bfb      	ldrb	r3, [r7, #15]
 800908a:	2bff      	cmp	r3, #255	; 0xff
 800908c:	d002      	beq.n	8009094 <USBH_CDC_InterfaceInit+0x24>
 800908e:	7bfb      	ldrb	r3, [r7, #15]
 8009090:	2b01      	cmp	r3, #1
 8009092:	d901      	bls.n	8009098 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009094:	2302      	movs	r3, #2
 8009096:	e13d      	b.n	8009314 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8009098:	7bfb      	ldrb	r3, [r7, #15]
 800909a:	4619      	mov	r1, r3
 800909c:	6878      	ldr	r0, [r7, #4]
 800909e:	f000 fc3b 	bl	8009918 <USBH_SelectInterface>
 80090a2:	4603      	mov	r3, r0
 80090a4:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80090a6:	7bbb      	ldrb	r3, [r7, #14]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d001      	beq.n	80090b0 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80090ac:	2302      	movs	r3, #2
 80090ae:	e131      	b.n	8009314 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 80090b6:	2050      	movs	r0, #80	; 0x50
 80090b8:	f7f8 f89a 	bl	80011f0 <malloc>
 80090bc:	4603      	mov	r3, r0
 80090be:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80090c6:	69db      	ldr	r3, [r3, #28]
 80090c8:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d101      	bne.n	80090d4 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80090d0:	2302      	movs	r3, #2
 80090d2:	e11f      	b.n	8009314 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80090d4:	2250      	movs	r2, #80	; 0x50
 80090d6:	2100      	movs	r1, #0
 80090d8:	68b8      	ldr	r0, [r7, #8]
 80090da:	f7f8 f899 	bl	8001210 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80090de:	7bfb      	ldrb	r3, [r7, #15]
 80090e0:	687a      	ldr	r2, [r7, #4]
 80090e2:	211a      	movs	r1, #26
 80090e4:	fb01 f303 	mul.w	r3, r1, r3
 80090e8:	4413      	add	r3, r2
 80090ea:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80090ee:	781b      	ldrb	r3, [r3, #0]
 80090f0:	b25b      	sxtb	r3, r3
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	da15      	bge.n	8009122 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80090f6:	7bfb      	ldrb	r3, [r7, #15]
 80090f8:	687a      	ldr	r2, [r7, #4]
 80090fa:	211a      	movs	r1, #26
 80090fc:	fb01 f303 	mul.w	r3, r1, r3
 8009100:	4413      	add	r3, r2
 8009102:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8009106:	781a      	ldrb	r2, [r3, #0]
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800910c:	7bfb      	ldrb	r3, [r7, #15]
 800910e:	687a      	ldr	r2, [r7, #4]
 8009110:	211a      	movs	r1, #26
 8009112:	fb01 f303 	mul.w	r3, r1, r3
 8009116:	4413      	add	r3, r2
 8009118:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800911c:	881a      	ldrh	r2, [r3, #0]
 800911e:	68bb      	ldr	r3, [r7, #8]
 8009120:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	785b      	ldrb	r3, [r3, #1]
 8009126:	4619      	mov	r1, r3
 8009128:	6878      	ldr	r0, [r7, #4]
 800912a:	f001 ff2c 	bl	800af86 <USBH_AllocPipe>
 800912e:	4603      	mov	r3, r0
 8009130:	461a      	mov	r2, r3
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8009136:	68bb      	ldr	r3, [r7, #8]
 8009138:	7819      	ldrb	r1, [r3, #0]
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	7858      	ldrb	r0, [r3, #1]
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800914a:	68ba      	ldr	r2, [r7, #8]
 800914c:	8952      	ldrh	r2, [r2, #10]
 800914e:	9202      	str	r2, [sp, #8]
 8009150:	2203      	movs	r2, #3
 8009152:	9201      	str	r2, [sp, #4]
 8009154:	9300      	str	r3, [sp, #0]
 8009156:	4623      	mov	r3, r4
 8009158:	4602      	mov	r2, r0
 800915a:	6878      	ldr	r0, [r7, #4]
 800915c:	f001 fee4 	bl	800af28 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8009160:	68bb      	ldr	r3, [r7, #8]
 8009162:	781b      	ldrb	r3, [r3, #0]
 8009164:	2200      	movs	r2, #0
 8009166:	4619      	mov	r1, r3
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	f002 f9f3 	bl	800b554 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800916e:	2300      	movs	r3, #0
 8009170:	2200      	movs	r2, #0
 8009172:	210a      	movs	r1, #10
 8009174:	6878      	ldr	r0, [r7, #4]
 8009176:	f000 fbeb 	bl	8009950 <USBH_FindInterface>
 800917a:	4603      	mov	r3, r0
 800917c:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800917e:	7bfb      	ldrb	r3, [r7, #15]
 8009180:	2bff      	cmp	r3, #255	; 0xff
 8009182:	d002      	beq.n	800918a <USBH_CDC_InterfaceInit+0x11a>
 8009184:	7bfb      	ldrb	r3, [r7, #15]
 8009186:	2b01      	cmp	r3, #1
 8009188:	d901      	bls.n	800918e <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800918a:	2302      	movs	r3, #2
 800918c:	e0c2      	b.n	8009314 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800918e:	7bfb      	ldrb	r3, [r7, #15]
 8009190:	687a      	ldr	r2, [r7, #4]
 8009192:	211a      	movs	r1, #26
 8009194:	fb01 f303 	mul.w	r3, r1, r3
 8009198:	4413      	add	r3, r2
 800919a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800919e:	781b      	ldrb	r3, [r3, #0]
 80091a0:	b25b      	sxtb	r3, r3
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	da16      	bge.n	80091d4 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80091a6:	7bfb      	ldrb	r3, [r7, #15]
 80091a8:	687a      	ldr	r2, [r7, #4]
 80091aa:	211a      	movs	r1, #26
 80091ac:	fb01 f303 	mul.w	r3, r1, r3
 80091b0:	4413      	add	r3, r2
 80091b2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80091b6:	781a      	ldrb	r2, [r3, #0]
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80091bc:	7bfb      	ldrb	r3, [r7, #15]
 80091be:	687a      	ldr	r2, [r7, #4]
 80091c0:	211a      	movs	r1, #26
 80091c2:	fb01 f303 	mul.w	r3, r1, r3
 80091c6:	4413      	add	r3, r2
 80091c8:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80091cc:	881a      	ldrh	r2, [r3, #0]
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	835a      	strh	r2, [r3, #26]
 80091d2:	e015      	b.n	8009200 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80091d4:	7bfb      	ldrb	r3, [r7, #15]
 80091d6:	687a      	ldr	r2, [r7, #4]
 80091d8:	211a      	movs	r1, #26
 80091da:	fb01 f303 	mul.w	r3, r1, r3
 80091de:	4413      	add	r3, r2
 80091e0:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80091e4:	781a      	ldrb	r2, [r3, #0]
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80091ea:	7bfb      	ldrb	r3, [r7, #15]
 80091ec:	687a      	ldr	r2, [r7, #4]
 80091ee:	211a      	movs	r1, #26
 80091f0:	fb01 f303 	mul.w	r3, r1, r3
 80091f4:	4413      	add	r3, r2
 80091f6:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80091fa:	881a      	ldrh	r2, [r3, #0]
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8009200:	7bfb      	ldrb	r3, [r7, #15]
 8009202:	687a      	ldr	r2, [r7, #4]
 8009204:	211a      	movs	r1, #26
 8009206:	fb01 f303 	mul.w	r3, r1, r3
 800920a:	4413      	add	r3, r2
 800920c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009210:	781b      	ldrb	r3, [r3, #0]
 8009212:	b25b      	sxtb	r3, r3
 8009214:	2b00      	cmp	r3, #0
 8009216:	da16      	bge.n	8009246 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009218:	7bfb      	ldrb	r3, [r7, #15]
 800921a:	687a      	ldr	r2, [r7, #4]
 800921c:	211a      	movs	r1, #26
 800921e:	fb01 f303 	mul.w	r3, r1, r3
 8009222:	4413      	add	r3, r2
 8009224:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009228:	781a      	ldrb	r2, [r3, #0]
 800922a:	68bb      	ldr	r3, [r7, #8]
 800922c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800922e:	7bfb      	ldrb	r3, [r7, #15]
 8009230:	687a      	ldr	r2, [r7, #4]
 8009232:	211a      	movs	r1, #26
 8009234:	fb01 f303 	mul.w	r3, r1, r3
 8009238:	4413      	add	r3, r2
 800923a:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800923e:	881a      	ldrh	r2, [r3, #0]
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	835a      	strh	r2, [r3, #26]
 8009244:	e015      	b.n	8009272 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009246:	7bfb      	ldrb	r3, [r7, #15]
 8009248:	687a      	ldr	r2, [r7, #4]
 800924a:	211a      	movs	r1, #26
 800924c:	fb01 f303 	mul.w	r3, r1, r3
 8009250:	4413      	add	r3, r2
 8009252:	f203 3356 	addw	r3, r3, #854	; 0x356
 8009256:	781a      	ldrb	r2, [r3, #0]
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800925c:	7bfb      	ldrb	r3, [r7, #15]
 800925e:	687a      	ldr	r2, [r7, #4]
 8009260:	211a      	movs	r1, #26
 8009262:	fb01 f303 	mul.w	r3, r1, r3
 8009266:	4413      	add	r3, r2
 8009268:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800926c:	881a      	ldrh	r2, [r3, #0]
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8009272:	68bb      	ldr	r3, [r7, #8]
 8009274:	7b9b      	ldrb	r3, [r3, #14]
 8009276:	4619      	mov	r1, r3
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f001 fe84 	bl	800af86 <USBH_AllocPipe>
 800927e:	4603      	mov	r3, r0
 8009280:	461a      	mov	r2, r3
 8009282:	68bb      	ldr	r3, [r7, #8]
 8009284:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	7bdb      	ldrb	r3, [r3, #15]
 800928a:	4619      	mov	r1, r3
 800928c:	6878      	ldr	r0, [r7, #4]
 800928e:	f001 fe7a 	bl	800af86 <USBH_AllocPipe>
 8009292:	4603      	mov	r3, r0
 8009294:	461a      	mov	r2, r3
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	7b59      	ldrb	r1, [r3, #13]
 800929e:	68bb      	ldr	r3, [r7, #8]
 80092a0:	7b98      	ldrb	r0, [r3, #14]
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80092ae:	68ba      	ldr	r2, [r7, #8]
 80092b0:	8b12      	ldrh	r2, [r2, #24]
 80092b2:	9202      	str	r2, [sp, #8]
 80092b4:	2202      	movs	r2, #2
 80092b6:	9201      	str	r2, [sp, #4]
 80092b8:	9300      	str	r3, [sp, #0]
 80092ba:	4623      	mov	r3, r4
 80092bc:	4602      	mov	r2, r0
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f001 fe32 	bl	800af28 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80092c4:	68bb      	ldr	r3, [r7, #8]
 80092c6:	7b19      	ldrb	r1, [r3, #12]
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	7bd8      	ldrb	r0, [r3, #15]
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80092d8:	68ba      	ldr	r2, [r7, #8]
 80092da:	8b52      	ldrh	r2, [r2, #26]
 80092dc:	9202      	str	r2, [sp, #8]
 80092de:	2202      	movs	r2, #2
 80092e0:	9201      	str	r2, [sp, #4]
 80092e2:	9300      	str	r3, [sp, #0]
 80092e4:	4623      	mov	r3, r4
 80092e6:	4602      	mov	r2, r0
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f001 fe1d 	bl	800af28 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	2200      	movs	r2, #0
 80092f2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	7b5b      	ldrb	r3, [r3, #13]
 80092fa:	2200      	movs	r2, #0
 80092fc:	4619      	mov	r1, r3
 80092fe:	6878      	ldr	r0, [r7, #4]
 8009300:	f002 f928 	bl	800b554 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	7b1b      	ldrb	r3, [r3, #12]
 8009308:	2200      	movs	r2, #0
 800930a:	4619      	mov	r1, r3
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	f002 f921 	bl	800b554 <USBH_LL_SetToggle>

  return USBH_OK;
 8009312:	2300      	movs	r3, #0
}
 8009314:	4618      	mov	r0, r3
 8009316:	3714      	adds	r7, #20
 8009318:	46bd      	mov	sp, r7
 800931a:	bd90      	pop	{r4, r7, pc}

0800931c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800931c:	b580      	push	{r7, lr}
 800931e:	b084      	sub	sp, #16
 8009320:	af00      	add	r7, sp, #0
 8009322:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800932a:	69db      	ldr	r3, [r3, #28]
 800932c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	781b      	ldrb	r3, [r3, #0]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d00e      	beq.n	8009354 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	781b      	ldrb	r3, [r3, #0]
 800933a:	4619      	mov	r1, r3
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f001 fe12 	bl	800af66 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	781b      	ldrb	r3, [r3, #0]
 8009346:	4619      	mov	r1, r3
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f001 fe3d 	bl	800afc8 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2200      	movs	r2, #0
 8009352:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	7b1b      	ldrb	r3, [r3, #12]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d00e      	beq.n	800937a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	7b1b      	ldrb	r3, [r3, #12]
 8009360:	4619      	mov	r1, r3
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	f001 fdff 	bl	800af66 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	7b1b      	ldrb	r3, [r3, #12]
 800936c:	4619      	mov	r1, r3
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f001 fe2a 	bl	800afc8 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	2200      	movs	r2, #0
 8009378:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	7b5b      	ldrb	r3, [r3, #13]
 800937e:	2b00      	cmp	r3, #0
 8009380:	d00e      	beq.n	80093a0 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	7b5b      	ldrb	r3, [r3, #13]
 8009386:	4619      	mov	r1, r3
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f001 fdec 	bl	800af66 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	7b5b      	ldrb	r3, [r3, #13]
 8009392:	4619      	mov	r1, r3
 8009394:	6878      	ldr	r0, [r7, #4]
 8009396:	f001 fe17 	bl	800afc8 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2200      	movs	r2, #0
 800939e:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093a6:	69db      	ldr	r3, [r3, #28]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d00b      	beq.n	80093c4 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093b2:	69db      	ldr	r3, [r3, #28]
 80093b4:	4618      	mov	r0, r3
 80093b6:	f7f7 ff23 	bl	8001200 <free>
    phost->pActiveClass->pData = 0U;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093c0:	2200      	movs	r2, #0
 80093c2:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80093c4:	2300      	movs	r3, #0
}
 80093c6:	4618      	mov	r0, r3
 80093c8:	3710      	adds	r7, #16
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bd80      	pop	{r7, pc}

080093ce <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80093ce:	b580      	push	{r7, lr}
 80093d0:	b084      	sub	sp, #16
 80093d2:	af00      	add	r7, sp, #0
 80093d4:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80093dc:	69db      	ldr	r3, [r3, #28]
 80093de:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	3340      	adds	r3, #64	; 0x40
 80093e4:	4619      	mov	r1, r3
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f000 f8b1 	bl	800954e <GetLineCoding>
 80093ec:	4603      	mov	r3, r0
 80093ee:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80093f0:	7afb      	ldrb	r3, [r7, #11]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d105      	bne.n	8009402 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80093fc:	2102      	movs	r1, #2
 80093fe:	6878      	ldr	r0, [r7, #4]
 8009400:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8009402:	7afb      	ldrb	r3, [r7, #11]
}
 8009404:	4618      	mov	r0, r3
 8009406:	3710      	adds	r7, #16
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}

0800940c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b084      	sub	sp, #16
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8009414:	2301      	movs	r3, #1
 8009416:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009418:	2300      	movs	r3, #0
 800941a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009422:	69db      	ldr	r3, [r3, #28]
 8009424:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800942c:	2b04      	cmp	r3, #4
 800942e:	d877      	bhi.n	8009520 <USBH_CDC_Process+0x114>
 8009430:	a201      	add	r2, pc, #4	; (adr r2, 8009438 <USBH_CDC_Process+0x2c>)
 8009432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009436:	bf00      	nop
 8009438:	0800944d 	.word	0x0800944d
 800943c:	08009453 	.word	0x08009453
 8009440:	08009483 	.word	0x08009483
 8009444:	080094f7 	.word	0x080094f7
 8009448:	08009505 	.word	0x08009505
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800944c:	2300      	movs	r3, #0
 800944e:	73fb      	strb	r3, [r7, #15]
      break;
 8009450:	e06d      	b.n	800952e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009456:	4619      	mov	r1, r3
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f000 f897 	bl	800958c <SetLineCoding>
 800945e:	4603      	mov	r3, r0
 8009460:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009462:	7bbb      	ldrb	r3, [r7, #14]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d104      	bne.n	8009472 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	2202      	movs	r2, #2
 800946c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009470:	e058      	b.n	8009524 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8009472:	7bbb      	ldrb	r3, [r7, #14]
 8009474:	2b01      	cmp	r3, #1
 8009476:	d055      	beq.n	8009524 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	2204      	movs	r2, #4
 800947c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8009480:	e050      	b.n	8009524 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8009482:	68bb      	ldr	r3, [r7, #8]
 8009484:	3340      	adds	r3, #64	; 0x40
 8009486:	4619      	mov	r1, r3
 8009488:	6878      	ldr	r0, [r7, #4]
 800948a:	f000 f860 	bl	800954e <GetLineCoding>
 800948e:	4603      	mov	r3, r0
 8009490:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009492:	7bbb      	ldrb	r3, [r7, #14]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d126      	bne.n	80094e6 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8009498:	68bb      	ldr	r3, [r7, #8]
 800949a:	2200      	movs	r2, #0
 800949c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80094aa:	791b      	ldrb	r3, [r3, #4]
 80094ac:	429a      	cmp	r2, r3
 80094ae:	d13b      	bne.n	8009528 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 80094b6:	68bb      	ldr	r3, [r7, #8]
 80094b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80094ba:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80094bc:	429a      	cmp	r2, r3
 80094be:	d133      	bne.n	8009528 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80094ca:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80094cc:	429a      	cmp	r2, r3
 80094ce:	d12b      	bne.n	8009528 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80094d0:	68bb      	ldr	r3, [r7, #8]
 80094d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80094d8:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80094da:	429a      	cmp	r2, r3
 80094dc:	d124      	bne.n	8009528 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f000 f958 	bl	8009794 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80094e4:	e020      	b.n	8009528 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80094e6:	7bbb      	ldrb	r3, [r7, #14]
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	d01d      	beq.n	8009528 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80094ec:	68bb      	ldr	r3, [r7, #8]
 80094ee:	2204      	movs	r2, #4
 80094f0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80094f4:	e018      	b.n	8009528 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80094f6:	6878      	ldr	r0, [r7, #4]
 80094f8:	f000 f867 	bl	80095ca <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80094fc:	6878      	ldr	r0, [r7, #4]
 80094fe:	f000 f8da 	bl	80096b6 <CDC_ProcessReception>
      break;
 8009502:	e014      	b.n	800952e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8009504:	2100      	movs	r1, #0
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f000 ffef 	bl	800a4ea <USBH_ClrFeature>
 800950c:	4603      	mov	r3, r0
 800950e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009510:	7bbb      	ldrb	r3, [r7, #14]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d10a      	bne.n	800952c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8009516:	68bb      	ldr	r3, [r7, #8]
 8009518:	2200      	movs	r2, #0
 800951a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800951e:	e005      	b.n	800952c <USBH_CDC_Process+0x120>

    default:
      break;
 8009520:	bf00      	nop
 8009522:	e004      	b.n	800952e <USBH_CDC_Process+0x122>
      break;
 8009524:	bf00      	nop
 8009526:	e002      	b.n	800952e <USBH_CDC_Process+0x122>
      break;
 8009528:	bf00      	nop
 800952a:	e000      	b.n	800952e <USBH_CDC_Process+0x122>
      break;
 800952c:	bf00      	nop

  }

  return status;
 800952e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009530:	4618      	mov	r0, r3
 8009532:	3710      	adds	r7, #16
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}

08009538 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009538:	b480      	push	{r7}
 800953a:	b083      	sub	sp, #12
 800953c:	af00      	add	r7, sp, #0
 800953e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8009540:	2300      	movs	r3, #0
}
 8009542:	4618      	mov	r0, r3
 8009544:	370c      	adds	r7, #12
 8009546:	46bd      	mov	sp, r7
 8009548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954c:	4770      	bx	lr

0800954e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800954e:	b580      	push	{r7, lr}
 8009550:	b082      	sub	sp, #8
 8009552:	af00      	add	r7, sp, #0
 8009554:	6078      	str	r0, [r7, #4]
 8009556:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	22a1      	movs	r2, #161	; 0xa1
 800955c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2221      	movs	r2, #33	; 0x21
 8009562:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2200      	movs	r2, #0
 8009568:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2200      	movs	r2, #0
 800956e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	2207      	movs	r2, #7
 8009574:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	2207      	movs	r2, #7
 800957a:	4619      	mov	r1, r3
 800957c:	6878      	ldr	r0, [r7, #4]
 800957e:	f001 fa81 	bl	800aa84 <USBH_CtlReq>
 8009582:	4603      	mov	r3, r0
}
 8009584:	4618      	mov	r0, r3
 8009586:	3708      	adds	r7, #8
 8009588:	46bd      	mov	sp, r7
 800958a:	bd80      	pop	{r7, pc}

0800958c <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b082      	sub	sp, #8
 8009590:	af00      	add	r7, sp, #0
 8009592:	6078      	str	r0, [r7, #4]
 8009594:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	2221      	movs	r2, #33	; 0x21
 800959a:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2220      	movs	r2, #32
 80095a0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2200      	movs	r2, #0
 80095a6:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2200      	movs	r2, #0
 80095ac:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	2207      	movs	r2, #7
 80095b2:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	2207      	movs	r2, #7
 80095b8:	4619      	mov	r1, r3
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	f001 fa62 	bl	800aa84 <USBH_CtlReq>
 80095c0:	4603      	mov	r3, r0
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3708      	adds	r7, #8
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}

080095ca <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 80095ca:	b580      	push	{r7, lr}
 80095cc:	b086      	sub	sp, #24
 80095ce:	af02      	add	r7, sp, #8
 80095d0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80095d8:	69db      	ldr	r3, [r3, #28]
 80095da:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80095dc:	2300      	movs	r3, #0
 80095de:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80095e6:	2b01      	cmp	r3, #1
 80095e8:	d002      	beq.n	80095f0 <CDC_ProcessTransmission+0x26>
 80095ea:	2b02      	cmp	r3, #2
 80095ec:	d023      	beq.n	8009636 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 80095ee:	e05e      	b.n	80096ae <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095f4:	68fa      	ldr	r2, [r7, #12]
 80095f6:	8b12      	ldrh	r2, [r2, #24]
 80095f8:	4293      	cmp	r3, r2
 80095fa:	d90b      	bls.n	8009614 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	69d9      	ldr	r1, [r3, #28]
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	8b1a      	ldrh	r2, [r3, #24]
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	7b5b      	ldrb	r3, [r3, #13]
 8009608:	2001      	movs	r0, #1
 800960a:	9000      	str	r0, [sp, #0]
 800960c:	6878      	ldr	r0, [r7, #4]
 800960e:	f001 fc48 	bl	800aea2 <USBH_BulkSendData>
 8009612:	e00b      	b.n	800962c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 800961c:	b29a      	uxth	r2, r3
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	7b5b      	ldrb	r3, [r3, #13]
 8009622:	2001      	movs	r0, #1
 8009624:	9000      	str	r0, [sp, #0]
 8009626:	6878      	ldr	r0, [r7, #4]
 8009628:	f001 fc3b 	bl	800aea2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	2202      	movs	r2, #2
 8009630:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8009634:	e03b      	b.n	80096ae <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	7b5b      	ldrb	r3, [r3, #13]
 800963a:	4619      	mov	r1, r3
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f001 ff5f 	bl	800b500 <USBH_LL_GetURBState>
 8009642:	4603      	mov	r3, r0
 8009644:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8009646:	7afb      	ldrb	r3, [r7, #11]
 8009648:	2b01      	cmp	r3, #1
 800964a:	d128      	bne.n	800969e <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009650:	68fa      	ldr	r2, [r7, #12]
 8009652:	8b12      	ldrh	r2, [r2, #24]
 8009654:	4293      	cmp	r3, r2
 8009656:	d90e      	bls.n	8009676 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800965c:	68fa      	ldr	r2, [r7, #12]
 800965e:	8b12      	ldrh	r2, [r2, #24]
 8009660:	1a9a      	subs	r2, r3, r2
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	69db      	ldr	r3, [r3, #28]
 800966a:	68fa      	ldr	r2, [r7, #12]
 800966c:	8b12      	ldrh	r2, [r2, #24]
 800966e:	441a      	add	r2, r3
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	61da      	str	r2, [r3, #28]
 8009674:	e002      	b.n	800967c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	2200      	movs	r2, #0
 800967a:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009680:	2b00      	cmp	r3, #0
 8009682:	d004      	beq.n	800968e <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	2201      	movs	r2, #1
 8009688:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800968c:	e00e      	b.n	80096ac <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	2200      	movs	r2, #0
 8009692:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f000 f868 	bl	800976c <USBH_CDC_TransmitCallback>
      break;
 800969c:	e006      	b.n	80096ac <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800969e:	7afb      	ldrb	r3, [r7, #11]
 80096a0:	2b02      	cmp	r3, #2
 80096a2:	d103      	bne.n	80096ac <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	2201      	movs	r2, #1
 80096a8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80096ac:	bf00      	nop
  }
}
 80096ae:	bf00      	nop
 80096b0:	3710      	adds	r7, #16
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}

080096b6 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 80096b6:	b580      	push	{r7, lr}
 80096b8:	b086      	sub	sp, #24
 80096ba:	af00      	add	r7, sp, #0
 80096bc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80096c4:	69db      	ldr	r3, [r3, #28]
 80096c6:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80096c8:	2300      	movs	r3, #0
 80096ca:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 80096d2:	2b03      	cmp	r3, #3
 80096d4:	d002      	beq.n	80096dc <CDC_ProcessReception+0x26>
 80096d6:	2b04      	cmp	r3, #4
 80096d8:	d00e      	beq.n	80096f8 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 80096da:	e043      	b.n	8009764 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	6a19      	ldr	r1, [r3, #32]
 80096e0:	697b      	ldr	r3, [r7, #20]
 80096e2:	8b5a      	ldrh	r2, [r3, #26]
 80096e4:	697b      	ldr	r3, [r7, #20]
 80096e6:	7b1b      	ldrb	r3, [r3, #12]
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f001 fbff 	bl	800aeec <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	2204      	movs	r2, #4
 80096f2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80096f6:	e035      	b.n	8009764 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 80096f8:	697b      	ldr	r3, [r7, #20]
 80096fa:	7b1b      	ldrb	r3, [r3, #12]
 80096fc:	4619      	mov	r1, r3
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f001 fefe 	bl	800b500 <USBH_LL_GetURBState>
 8009704:	4603      	mov	r3, r0
 8009706:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8009708:	7cfb      	ldrb	r3, [r7, #19]
 800970a:	2b01      	cmp	r3, #1
 800970c:	d129      	bne.n	8009762 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800970e:	697b      	ldr	r3, [r7, #20]
 8009710:	7b1b      	ldrb	r3, [r3, #12]
 8009712:	4619      	mov	r1, r3
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f001 fe61 	bl	800b3dc <USBH_LL_GetLastXferSize>
 800971a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800971c:	697b      	ldr	r3, [r7, #20]
 800971e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009720:	68fa      	ldr	r2, [r7, #12]
 8009722:	429a      	cmp	r2, r3
 8009724:	d016      	beq.n	8009754 <CDC_ProcessReception+0x9e>
 8009726:	697b      	ldr	r3, [r7, #20]
 8009728:	8b5b      	ldrh	r3, [r3, #26]
 800972a:	461a      	mov	r2, r3
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	4293      	cmp	r3, r2
 8009730:	d910      	bls.n	8009754 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8009732:	697b      	ldr	r3, [r7, #20]
 8009734:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	1ad2      	subs	r2, r2, r3
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	6a1a      	ldr	r2, [r3, #32]
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	441a      	add	r2, r3
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800974a:	697b      	ldr	r3, [r7, #20]
 800974c:	2203      	movs	r2, #3
 800974e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8009752:	e006      	b.n	8009762 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8009754:	697b      	ldr	r3, [r7, #20]
 8009756:	2200      	movs	r2, #0
 8009758:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800975c:	6878      	ldr	r0, [r7, #4]
 800975e:	f000 f80f 	bl	8009780 <USBH_CDC_ReceiveCallback>
      break;
 8009762:	bf00      	nop
  }
}
 8009764:	bf00      	nop
 8009766:	3718      	adds	r7, #24
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009774:	bf00      	nop
 8009776:	370c      	adds	r7, #12
 8009778:	46bd      	mov	sp, r7
 800977a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977e:	4770      	bx	lr

08009780 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8009780:	b480      	push	{r7}
 8009782:	b083      	sub	sp, #12
 8009784:	af00      	add	r7, sp, #0
 8009786:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8009788:	bf00      	nop
 800978a:	370c      	adds	r7, #12
 800978c:	46bd      	mov	sp, r7
 800978e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009792:	4770      	bx	lr

08009794 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8009794:	b480      	push	{r7}
 8009796:	b083      	sub	sp, #12
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800979c:	bf00      	nop
 800979e:	370c      	adds	r7, #12
 80097a0:	46bd      	mov	sp, r7
 80097a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a6:	4770      	bx	lr

080097a8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b084      	sub	sp, #16
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	60f8      	str	r0, [r7, #12]
 80097b0:	60b9      	str	r1, [r7, #8]
 80097b2:	4613      	mov	r3, r2
 80097b4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d101      	bne.n	80097c0 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 80097bc:	2302      	movs	r3, #2
 80097be:	e029      	b.n	8009814 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	79fa      	ldrb	r2, [r7, #7]
 80097c4:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	2200      	movs	r2, #0
 80097cc:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	2200      	movs	r2, #0
 80097d4:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 80097d8:	68f8      	ldr	r0, [r7, #12]
 80097da:	f000 f81f 	bl	800981c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2200      	movs	r2, #0
 80097e2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	2200      	movs	r2, #0
 80097ea:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	2200      	movs	r2, #0
 80097f2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	2200      	movs	r2, #0
 80097fa:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 80097fe:	68bb      	ldr	r3, [r7, #8]
 8009800:	2b00      	cmp	r3, #0
 8009802:	d003      	beq.n	800980c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	68ba      	ldr	r2, [r7, #8]
 8009808:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800980c:	68f8      	ldr	r0, [r7, #12]
 800980e:	f001 fd31 	bl	800b274 <USBH_LL_Init>

  return USBH_OK;
 8009812:	2300      	movs	r3, #0
}
 8009814:	4618      	mov	r0, r3
 8009816:	3710      	adds	r7, #16
 8009818:	46bd      	mov	sp, r7
 800981a:	bd80      	pop	{r7, pc}

0800981c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800981c:	b480      	push	{r7}
 800981e:	b085      	sub	sp, #20
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8009824:	2300      	movs	r3, #0
 8009826:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8009828:	2300      	movs	r3, #0
 800982a:	60fb      	str	r3, [r7, #12]
 800982c:	e009      	b.n	8009842 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800982e:	687a      	ldr	r2, [r7, #4]
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	33e0      	adds	r3, #224	; 0xe0
 8009834:	009b      	lsls	r3, r3, #2
 8009836:	4413      	add	r3, r2
 8009838:	2200      	movs	r2, #0
 800983a:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	3301      	adds	r3, #1
 8009840:	60fb      	str	r3, [r7, #12]
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	2b0f      	cmp	r3, #15
 8009846:	d9f2      	bls.n	800982e <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8009848:	2300      	movs	r3, #0
 800984a:	60fb      	str	r3, [r7, #12]
 800984c:	e009      	b.n	8009862 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800984e:	687a      	ldr	r2, [r7, #4]
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	4413      	add	r3, r2
 8009854:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8009858:	2200      	movs	r2, #0
 800985a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	3301      	adds	r3, #1
 8009860:	60fb      	str	r3, [r7, #12]
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009868:	d3f1      	bcc.n	800984e <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2200      	movs	r2, #0
 800986e:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2200      	movs	r2, #0
 8009874:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2201      	movs	r2, #1
 800987a:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2200      	movs	r2, #0
 8009880:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2201      	movs	r2, #1
 8009888:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	2240      	movs	r2, #64	; 0x40
 800988e:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	2200      	movs	r2, #0
 8009894:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	2200      	movs	r2, #0
 800989a:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2201      	movs	r2, #1
 80098a2:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	2200      	movs	r2, #0
 80098aa:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2200      	movs	r2, #0
 80098b2:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 80098b6:	2300      	movs	r3, #0
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3714      	adds	r7, #20
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr

080098c4 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80098c4:	b480      	push	{r7}
 80098c6:	b085      	sub	sp, #20
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
 80098cc:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80098ce:	2300      	movs	r3, #0
 80098d0:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80098d2:	683b      	ldr	r3, [r7, #0]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d016      	beq.n	8009906 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d10e      	bne.n	8009900 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80098e8:	1c59      	adds	r1, r3, #1
 80098ea:	687a      	ldr	r2, [r7, #4]
 80098ec:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 80098f0:	687a      	ldr	r2, [r7, #4]
 80098f2:	33de      	adds	r3, #222	; 0xde
 80098f4:	6839      	ldr	r1, [r7, #0]
 80098f6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80098fa:	2300      	movs	r3, #0
 80098fc:	73fb      	strb	r3, [r7, #15]
 80098fe:	e004      	b.n	800990a <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8009900:	2302      	movs	r3, #2
 8009902:	73fb      	strb	r3, [r7, #15]
 8009904:	e001      	b.n	800990a <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8009906:	2302      	movs	r3, #2
 8009908:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800990a:	7bfb      	ldrb	r3, [r7, #15]
}
 800990c:	4618      	mov	r0, r3
 800990e:	3714      	adds	r7, #20
 8009910:	46bd      	mov	sp, r7
 8009912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009916:	4770      	bx	lr

08009918 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8009918:	b480      	push	{r7}
 800991a:	b085      	sub	sp, #20
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
 8009920:	460b      	mov	r3, r1
 8009922:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8009924:	2300      	movs	r3, #0
 8009926:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800992e:	78fa      	ldrb	r2, [r7, #3]
 8009930:	429a      	cmp	r2, r3
 8009932:	d204      	bcs.n	800993e <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	78fa      	ldrb	r2, [r7, #3]
 8009938:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800993c:	e001      	b.n	8009942 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800993e:	2302      	movs	r3, #2
 8009940:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009942:	7bfb      	ldrb	r3, [r7, #15]
}
 8009944:	4618      	mov	r0, r3
 8009946:	3714      	adds	r7, #20
 8009948:	46bd      	mov	sp, r7
 800994a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800994e:	4770      	bx	lr

08009950 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8009950:	b480      	push	{r7}
 8009952:	b087      	sub	sp, #28
 8009954:	af00      	add	r7, sp, #0
 8009956:	6078      	str	r0, [r7, #4]
 8009958:	4608      	mov	r0, r1
 800995a:	4611      	mov	r1, r2
 800995c:	461a      	mov	r2, r3
 800995e:	4603      	mov	r3, r0
 8009960:	70fb      	strb	r3, [r7, #3]
 8009962:	460b      	mov	r3, r1
 8009964:	70bb      	strb	r3, [r7, #2]
 8009966:	4613      	mov	r3, r2
 8009968:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800996a:	2300      	movs	r3, #0
 800996c:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800996e:	2300      	movs	r3, #0
 8009970:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8009978:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800997a:	e025      	b.n	80099c8 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800997c:	7dfb      	ldrb	r3, [r7, #23]
 800997e:	221a      	movs	r2, #26
 8009980:	fb02 f303 	mul.w	r3, r2, r3
 8009984:	3308      	adds	r3, #8
 8009986:	68fa      	ldr	r2, [r7, #12]
 8009988:	4413      	add	r3, r2
 800998a:	3302      	adds	r3, #2
 800998c:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	795b      	ldrb	r3, [r3, #5]
 8009992:	78fa      	ldrb	r2, [r7, #3]
 8009994:	429a      	cmp	r2, r3
 8009996:	d002      	beq.n	800999e <USBH_FindInterface+0x4e>
 8009998:	78fb      	ldrb	r3, [r7, #3]
 800999a:	2bff      	cmp	r3, #255	; 0xff
 800999c:	d111      	bne.n	80099c2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800999e:	693b      	ldr	r3, [r7, #16]
 80099a0:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80099a2:	78ba      	ldrb	r2, [r7, #2]
 80099a4:	429a      	cmp	r2, r3
 80099a6:	d002      	beq.n	80099ae <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80099a8:	78bb      	ldrb	r3, [r7, #2]
 80099aa:	2bff      	cmp	r3, #255	; 0xff
 80099ac:	d109      	bne.n	80099c2 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80099ae:	693b      	ldr	r3, [r7, #16]
 80099b0:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80099b2:	787a      	ldrb	r2, [r7, #1]
 80099b4:	429a      	cmp	r2, r3
 80099b6:	d002      	beq.n	80099be <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80099b8:	787b      	ldrb	r3, [r7, #1]
 80099ba:	2bff      	cmp	r3, #255	; 0xff
 80099bc:	d101      	bne.n	80099c2 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80099be:	7dfb      	ldrb	r3, [r7, #23]
 80099c0:	e006      	b.n	80099d0 <USBH_FindInterface+0x80>
    }
    if_ix++;
 80099c2:	7dfb      	ldrb	r3, [r7, #23]
 80099c4:	3301      	adds	r3, #1
 80099c6:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80099c8:	7dfb      	ldrb	r3, [r7, #23]
 80099ca:	2b01      	cmp	r3, #1
 80099cc:	d9d6      	bls.n	800997c <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80099ce:	23ff      	movs	r3, #255	; 0xff
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	371c      	adds	r7, #28
 80099d4:	46bd      	mov	sp, r7
 80099d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099da:	4770      	bx	lr

080099dc <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b082      	sub	sp, #8
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f001 fc81 	bl	800b2ec <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 80099ea:	2101      	movs	r1, #1
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	f001 fd9a 	bl	800b526 <USBH_LL_DriverVBUS>

  return USBH_OK;
 80099f2:	2300      	movs	r3, #0
}
 80099f4:	4618      	mov	r0, r3
 80099f6:	3708      	adds	r7, #8
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}

080099fc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b088      	sub	sp, #32
 8009a00:	af04      	add	r7, sp, #16
 8009a02:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8009a04:	2302      	movs	r3, #2
 8009a06:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8009a08:	2300      	movs	r3, #0
 8009a0a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8009a12:	b2db      	uxtb	r3, r3
 8009a14:	2b01      	cmp	r3, #1
 8009a16:	d102      	bne.n	8009a1e <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	2203      	movs	r2, #3
 8009a1c:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	781b      	ldrb	r3, [r3, #0]
 8009a22:	b2db      	uxtb	r3, r3
 8009a24:	2b0b      	cmp	r3, #11
 8009a26:	f200 81be 	bhi.w	8009da6 <USBH_Process+0x3aa>
 8009a2a:	a201      	add	r2, pc, #4	; (adr r2, 8009a30 <USBH_Process+0x34>)
 8009a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a30:	08009a61 	.word	0x08009a61
 8009a34:	08009a93 	.word	0x08009a93
 8009a38:	08009afb 	.word	0x08009afb
 8009a3c:	08009d41 	.word	0x08009d41
 8009a40:	08009da7 	.word	0x08009da7
 8009a44:	08009b9f 	.word	0x08009b9f
 8009a48:	08009ce7 	.word	0x08009ce7
 8009a4c:	08009bd5 	.word	0x08009bd5
 8009a50:	08009bf5 	.word	0x08009bf5
 8009a54:	08009c15 	.word	0x08009c15
 8009a58:	08009c59 	.word	0x08009c59
 8009a5c:	08009d29 	.word	0x08009d29
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8009a66:	b2db      	uxtb	r3, r3
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	f000 819e 	beq.w	8009daa <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2201      	movs	r2, #1
 8009a72:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8009a74:	20c8      	movs	r0, #200	; 0xc8
 8009a76:	f001 fd9d 	bl	800b5b4 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f001 fc93 	bl	800b3a6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2200      	movs	r2, #0
 8009a84:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009a90:	e18b      	b.n	8009daa <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8009a98:	2b01      	cmp	r3, #1
 8009a9a:	d107      	bne.n	8009aac <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2202      	movs	r2, #2
 8009aa8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009aaa:	e18d      	b.n	8009dc8 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009ab2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009ab6:	d914      	bls.n	8009ae2 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009abe:	3301      	adds	r3, #1
 8009ac0:	b2da      	uxtb	r2, r3
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8009ace:	2b03      	cmp	r3, #3
 8009ad0:	d903      	bls.n	8009ada <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	220d      	movs	r2, #13
 8009ad6:	701a      	strb	r2, [r3, #0]
      break;
 8009ad8:	e176      	b.n	8009dc8 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2200      	movs	r2, #0
 8009ade:	701a      	strb	r2, [r3, #0]
      break;
 8009ae0:	e172      	b.n	8009dc8 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8009ae8:	f103 020a 	add.w	r2, r3, #10
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8009af2:	200a      	movs	r0, #10
 8009af4:	f001 fd5e 	bl	800b5b4 <USBH_Delay>
      break;
 8009af8:	e166      	b.n	8009dc8 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d005      	beq.n	8009b10 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009b0a:	2104      	movs	r1, #4
 8009b0c:	6878      	ldr	r0, [r7, #4]
 8009b0e:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8009b10:	2064      	movs	r0, #100	; 0x64
 8009b12:	f001 fd4f 	bl	800b5b4 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	f001 fc1e 	bl	800b358 <USBH_LL_GetSpeed>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	461a      	mov	r2, r3
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	2205      	movs	r2, #5
 8009b2a:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8009b2c:	2100      	movs	r1, #0
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	f001 fa29 	bl	800af86 <USBH_AllocPipe>
 8009b34:	4603      	mov	r3, r0
 8009b36:	461a      	mov	r2, r3
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8009b3c:	2180      	movs	r1, #128	; 0x80
 8009b3e:	6878      	ldr	r0, [r7, #4]
 8009b40:	f001 fa21 	bl	800af86 <USBH_AllocPipe>
 8009b44:	4603      	mov	r3, r0
 8009b46:	461a      	mov	r2, r3
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	7919      	ldrb	r1, [r3, #4]
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009b5c:	687a      	ldr	r2, [r7, #4]
 8009b5e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8009b60:	b292      	uxth	r2, r2
 8009b62:	9202      	str	r2, [sp, #8]
 8009b64:	2200      	movs	r2, #0
 8009b66:	9201      	str	r2, [sp, #4]
 8009b68:	9300      	str	r3, [sp, #0]
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	2280      	movs	r2, #128	; 0x80
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f001 f9da 	bl	800af28 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	7959      	ldrb	r1, [r3, #5]
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8009b84:	687a      	ldr	r2, [r7, #4]
 8009b86:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8009b88:	b292      	uxth	r2, r2
 8009b8a:	9202      	str	r2, [sp, #8]
 8009b8c:	2200      	movs	r2, #0
 8009b8e:	9201      	str	r2, [sp, #4]
 8009b90:	9300      	str	r3, [sp, #0]
 8009b92:	4603      	mov	r3, r0
 8009b94:	2200      	movs	r2, #0
 8009b96:	6878      	ldr	r0, [r7, #4]
 8009b98:	f001 f9c6 	bl	800af28 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009b9c:	e114      	b.n	8009dc8 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8009b9e:	6878      	ldr	r0, [r7, #4]
 8009ba0:	f000 f918 	bl	8009dd4 <USBH_HandleEnum>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8009ba8:	7bbb      	ldrb	r3, [r7, #14]
 8009baa:	b2db      	uxtb	r3, r3
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	f040 80fe 	bne.w	8009dae <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8009bc0:	2b01      	cmp	r3, #1
 8009bc2:	d103      	bne.n	8009bcc <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2208      	movs	r2, #8
 8009bc8:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8009bca:	e0f0      	b.n	8009dae <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2207      	movs	r2, #7
 8009bd0:	701a      	strb	r2, [r3, #0]
      break;
 8009bd2:	e0ec      	b.n	8009dae <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	f000 80e9 	beq.w	8009db2 <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009be6:	2101      	movs	r1, #1
 8009be8:	6878      	ldr	r0, [r7, #4]
 8009bea:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2208      	movs	r2, #8
 8009bf0:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8009bf2:	e0de      	b.n	8009db2 <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8009bfa:	b29b      	uxth	r3, r3
 8009bfc:	4619      	mov	r1, r3
 8009bfe:	6878      	ldr	r0, [r7, #4]
 8009c00:	f000 fc2c 	bl	800a45c <USBH_SetCfg>
 8009c04:	4603      	mov	r3, r0
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	f040 80d5 	bne.w	8009db6 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2209      	movs	r2, #9
 8009c10:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009c12:	e0d0      	b.n	8009db6 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8009c1a:	f003 0320 	and.w	r3, r3, #32
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d016      	beq.n	8009c50 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8009c22:	2101      	movs	r1, #1
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	f000 fc3c 	bl	800a4a2 <USBH_SetFeature>
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009c2e:	7bbb      	ldrb	r3, [r7, #14]
 8009c30:	b2db      	uxtb	r3, r3
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d103      	bne.n	8009c3e <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	220a      	movs	r2, #10
 8009c3a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009c3c:	e0bd      	b.n	8009dba <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 8009c3e:	7bbb      	ldrb	r3, [r7, #14]
 8009c40:	b2db      	uxtb	r3, r3
 8009c42:	2b03      	cmp	r3, #3
 8009c44:	f040 80b9 	bne.w	8009dba <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	220a      	movs	r2, #10
 8009c4c:	701a      	strb	r2, [r3, #0]
      break;
 8009c4e:	e0b4      	b.n	8009dba <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	220a      	movs	r2, #10
 8009c54:	701a      	strb	r2, [r3, #0]
      break;
 8009c56:	e0b0      	b.n	8009dba <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	f000 80ad 	beq.w	8009dbe <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2200      	movs	r2, #0
 8009c68:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	73fb      	strb	r3, [r7, #15]
 8009c70:	e016      	b.n	8009ca0 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8009c72:	7bfa      	ldrb	r2, [r7, #15]
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	32de      	adds	r2, #222	; 0xde
 8009c78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c7c:	791a      	ldrb	r2, [r3, #4]
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8009c84:	429a      	cmp	r2, r3
 8009c86:	d108      	bne.n	8009c9a <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8009c88:	7bfa      	ldrb	r2, [r7, #15]
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	32de      	adds	r2, #222	; 0xde
 8009c8e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8009c98:	e005      	b.n	8009ca6 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8009c9a:	7bfb      	ldrb	r3, [r7, #15]
 8009c9c:	3301      	adds	r3, #1
 8009c9e:	73fb      	strb	r3, [r7, #15]
 8009ca0:	7bfb      	ldrb	r3, [r7, #15]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d0e5      	beq.n	8009c72 <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d016      	beq.n	8009cde <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009cb6:	689b      	ldr	r3, [r3, #8]
 8009cb8:	6878      	ldr	r0, [r7, #4]
 8009cba:	4798      	blx	r3
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d109      	bne.n	8009cd6 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	2206      	movs	r2, #6
 8009cc6:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009cce:	2103      	movs	r1, #3
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009cd4:	e073      	b.n	8009dbe <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	220d      	movs	r2, #13
 8009cda:	701a      	strb	r2, [r3, #0]
      break;
 8009cdc:	e06f      	b.n	8009dbe <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	220d      	movs	r2, #13
 8009ce2:	701a      	strb	r2, [r3, #0]
      break;
 8009ce4:	e06b      	b.n	8009dbe <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d017      	beq.n	8009d20 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009cf6:	691b      	ldr	r3, [r3, #16]
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	4798      	blx	r3
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8009d00:	7bbb      	ldrb	r3, [r7, #14]
 8009d02:	b2db      	uxtb	r3, r3
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d103      	bne.n	8009d10 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	220b      	movs	r2, #11
 8009d0c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009d0e:	e058      	b.n	8009dc2 <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 8009d10:	7bbb      	ldrb	r3, [r7, #14]
 8009d12:	b2db      	uxtb	r3, r3
 8009d14:	2b02      	cmp	r3, #2
 8009d16:	d154      	bne.n	8009dc2 <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	220d      	movs	r2, #13
 8009d1c:	701a      	strb	r2, [r3, #0]
      break;
 8009d1e:	e050      	b.n	8009dc2 <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	220d      	movs	r2, #13
 8009d24:	701a      	strb	r2, [r3, #0]
      break;
 8009d26:	e04c      	b.n	8009dc2 <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d049      	beq.n	8009dc6 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d38:	695b      	ldr	r3, [r3, #20]
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	4798      	blx	r3
      }
      break;
 8009d3e:	e042      	b.n	8009dc6 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	2200      	movs	r2, #0
 8009d44:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f7ff fd67 	bl	800981c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d009      	beq.n	8009d6c <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8009d5e:	68db      	ldr	r3, [r3, #12]
 8009d60:	6878      	ldr	r0, [r7, #4]
 8009d62:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2200      	movs	r2, #0
 8009d68:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d005      	beq.n	8009d82 <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8009d7c:	2105      	movs	r1, #5
 8009d7e:	6878      	ldr	r0, [r7, #4]
 8009d80:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8009d88:	b2db      	uxtb	r3, r3
 8009d8a:	2b01      	cmp	r3, #1
 8009d8c:	d107      	bne.n	8009d9e <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2200      	movs	r2, #0
 8009d92:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8009d96:	6878      	ldr	r0, [r7, #4]
 8009d98:	f7ff fe20 	bl	80099dc <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8009d9c:	e014      	b.n	8009dc8 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 8009d9e:	6878      	ldr	r0, [r7, #4]
 8009da0:	f001 faa4 	bl	800b2ec <USBH_LL_Start>
      break;
 8009da4:	e010      	b.n	8009dc8 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 8009da6:	bf00      	nop
 8009da8:	e00e      	b.n	8009dc8 <USBH_Process+0x3cc>
      break;
 8009daa:	bf00      	nop
 8009dac:	e00c      	b.n	8009dc8 <USBH_Process+0x3cc>
      break;
 8009dae:	bf00      	nop
 8009db0:	e00a      	b.n	8009dc8 <USBH_Process+0x3cc>
    break;
 8009db2:	bf00      	nop
 8009db4:	e008      	b.n	8009dc8 <USBH_Process+0x3cc>
      break;
 8009db6:	bf00      	nop
 8009db8:	e006      	b.n	8009dc8 <USBH_Process+0x3cc>
      break;
 8009dba:	bf00      	nop
 8009dbc:	e004      	b.n	8009dc8 <USBH_Process+0x3cc>
      break;
 8009dbe:	bf00      	nop
 8009dc0:	e002      	b.n	8009dc8 <USBH_Process+0x3cc>
      break;
 8009dc2:	bf00      	nop
 8009dc4:	e000      	b.n	8009dc8 <USBH_Process+0x3cc>
      break;
 8009dc6:	bf00      	nop
  }
  return USBH_OK;
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3710      	adds	r7, #16
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop

08009dd4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b088      	sub	sp, #32
 8009dd8:	af04      	add	r7, sp, #16
 8009dda:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8009ddc:	2301      	movs	r3, #1
 8009dde:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8009de0:	2301      	movs	r3, #1
 8009de2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	785b      	ldrb	r3, [r3, #1]
 8009de8:	2b07      	cmp	r3, #7
 8009dea:	f200 81c1 	bhi.w	800a170 <USBH_HandleEnum+0x39c>
 8009dee:	a201      	add	r2, pc, #4	; (adr r2, 8009df4 <USBH_HandleEnum+0x20>)
 8009df0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009df4:	08009e15 	.word	0x08009e15
 8009df8:	08009ed3 	.word	0x08009ed3
 8009dfc:	08009f3d 	.word	0x08009f3d
 8009e00:	08009fcb 	.word	0x08009fcb
 8009e04:	0800a035 	.word	0x0800a035
 8009e08:	0800a0a5 	.word	0x0800a0a5
 8009e0c:	0800a0eb 	.word	0x0800a0eb
 8009e10:	0800a131 	.word	0x0800a131
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8009e14:	2108      	movs	r1, #8
 8009e16:	6878      	ldr	r0, [r7, #4]
 8009e18:	f000 fa50 	bl	800a2bc <USBH_Get_DevDesc>
 8009e1c:	4603      	mov	r3, r0
 8009e1e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009e20:	7bbb      	ldrb	r3, [r7, #14]
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d130      	bne.n	8009e88 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2201      	movs	r2, #1
 8009e34:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	7919      	ldrb	r1, [r3, #4]
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009e46:	687a      	ldr	r2, [r7, #4]
 8009e48:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8009e4a:	b292      	uxth	r2, r2
 8009e4c:	9202      	str	r2, [sp, #8]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	9201      	str	r2, [sp, #4]
 8009e52:	9300      	str	r3, [sp, #0]
 8009e54:	4603      	mov	r3, r0
 8009e56:	2280      	movs	r2, #128	; 0x80
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f001 f865 	bl	800af28 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	7959      	ldrb	r1, [r3, #5]
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009e6e:	687a      	ldr	r2, [r7, #4]
 8009e70:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009e72:	b292      	uxth	r2, r2
 8009e74:	9202      	str	r2, [sp, #8]
 8009e76:	2200      	movs	r2, #0
 8009e78:	9201      	str	r2, [sp, #4]
 8009e7a:	9300      	str	r3, [sp, #0]
 8009e7c:	4603      	mov	r3, r0
 8009e7e:	2200      	movs	r2, #0
 8009e80:	6878      	ldr	r0, [r7, #4]
 8009e82:	f001 f851 	bl	800af28 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009e86:	e175      	b.n	800a174 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009e88:	7bbb      	ldrb	r3, [r7, #14]
 8009e8a:	2b03      	cmp	r3, #3
 8009e8c:	f040 8172 	bne.w	800a174 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009e96:	3301      	adds	r3, #1
 8009e98:	b2da      	uxtb	r2, r3
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009ea6:	2b03      	cmp	r3, #3
 8009ea8:	d903      	bls.n	8009eb2 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	220d      	movs	r2, #13
 8009eae:	701a      	strb	r2, [r3, #0]
      break;
 8009eb0:	e160      	b.n	800a174 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	795b      	ldrb	r3, [r3, #5]
 8009eb6:	4619      	mov	r1, r3
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f001 f885 	bl	800afc8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	791b      	ldrb	r3, [r3, #4]
 8009ec2:	4619      	mov	r1, r3
 8009ec4:	6878      	ldr	r0, [r7, #4]
 8009ec6:	f001 f87f 	bl	800afc8 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	2200      	movs	r2, #0
 8009ece:	701a      	strb	r2, [r3, #0]
      break;
 8009ed0:	e150      	b.n	800a174 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8009ed2:	2112      	movs	r1, #18
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f000 f9f1 	bl	800a2bc <USBH_Get_DevDesc>
 8009eda:	4603      	mov	r3, r0
 8009edc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009ede:	7bbb      	ldrb	r3, [r7, #14]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d103      	bne.n	8009eec <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2202      	movs	r2, #2
 8009ee8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009eea:	e145      	b.n	800a178 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009eec:	7bbb      	ldrb	r3, [r7, #14]
 8009eee:	2b03      	cmp	r3, #3
 8009ef0:	f040 8142 	bne.w	800a178 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009efa:	3301      	adds	r3, #1
 8009efc:	b2da      	uxtb	r2, r3
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009f0a:	2b03      	cmp	r3, #3
 8009f0c:	d903      	bls.n	8009f16 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	220d      	movs	r2, #13
 8009f12:	701a      	strb	r2, [r3, #0]
      break;
 8009f14:	e130      	b.n	800a178 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	795b      	ldrb	r3, [r3, #5]
 8009f1a:	4619      	mov	r1, r3
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f001 f853 	bl	800afc8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	791b      	ldrb	r3, [r3, #4]
 8009f26:	4619      	mov	r1, r3
 8009f28:	6878      	ldr	r0, [r7, #4]
 8009f2a:	f001 f84d 	bl	800afc8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2200      	movs	r2, #0
 8009f32:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2200      	movs	r2, #0
 8009f38:	701a      	strb	r2, [r3, #0]
      break;
 8009f3a:	e11d      	b.n	800a178 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8009f3c:	2101      	movs	r1, #1
 8009f3e:	6878      	ldr	r0, [r7, #4]
 8009f40:	f000 fa68 	bl	800a414 <USBH_SetAddress>
 8009f44:	4603      	mov	r3, r0
 8009f46:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009f48:	7bbb      	ldrb	r3, [r7, #14]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d132      	bne.n	8009fb4 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8009f4e:	2002      	movs	r0, #2
 8009f50:	f001 fb30 	bl	800b5b4 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2201      	movs	r2, #1
 8009f58:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2203      	movs	r2, #3
 8009f60:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	7919      	ldrb	r1, [r3, #4]
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8009f76:	b292      	uxth	r2, r2
 8009f78:	9202      	str	r2, [sp, #8]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	9201      	str	r2, [sp, #4]
 8009f7e:	9300      	str	r3, [sp, #0]
 8009f80:	4603      	mov	r3, r0
 8009f82:	2280      	movs	r2, #128	; 0x80
 8009f84:	6878      	ldr	r0, [r7, #4]
 8009f86:	f000 ffcf 	bl	800af28 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	7959      	ldrb	r1, [r3, #5]
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8009f9a:	687a      	ldr	r2, [r7, #4]
 8009f9c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8009f9e:	b292      	uxth	r2, r2
 8009fa0:	9202      	str	r2, [sp, #8]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	9201      	str	r2, [sp, #4]
 8009fa6:	9300      	str	r3, [sp, #0]
 8009fa8:	4603      	mov	r3, r0
 8009faa:	2200      	movs	r2, #0
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f000 ffbb 	bl	800af28 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8009fb2:	e0e3      	b.n	800a17c <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009fb4:	7bbb      	ldrb	r3, [r7, #14]
 8009fb6:	2b03      	cmp	r3, #3
 8009fb8:	f040 80e0 	bne.w	800a17c <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	220d      	movs	r2, #13
 8009fc0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	705a      	strb	r2, [r3, #1]
      break;
 8009fc8:	e0d8      	b.n	800a17c <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8009fca:	2109      	movs	r1, #9
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f000 f99d 	bl	800a30c <USBH_Get_CfgDesc>
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8009fd6:	7bbb      	ldrb	r3, [r7, #14]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d103      	bne.n	8009fe4 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2204      	movs	r2, #4
 8009fe0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8009fe2:	e0cd      	b.n	800a180 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8009fe4:	7bbb      	ldrb	r3, [r7, #14]
 8009fe6:	2b03      	cmp	r3, #3
 8009fe8:	f040 80ca 	bne.w	800a180 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8009ff2:	3301      	adds	r3, #1
 8009ff4:	b2da      	uxtb	r2, r3
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a002:	2b03      	cmp	r3, #3
 800a004:	d903      	bls.n	800a00e <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	220d      	movs	r2, #13
 800a00a:	701a      	strb	r2, [r3, #0]
      break;
 800a00c:	e0b8      	b.n	800a180 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	795b      	ldrb	r3, [r3, #5]
 800a012:	4619      	mov	r1, r3
 800a014:	6878      	ldr	r0, [r7, #4]
 800a016:	f000 ffd7 	bl	800afc8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	791b      	ldrb	r3, [r3, #4]
 800a01e:	4619      	mov	r1, r3
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f000 ffd1 	bl	800afc8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2200      	movs	r2, #0
 800a02a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	2200      	movs	r2, #0
 800a030:	701a      	strb	r2, [r3, #0]
      break;
 800a032:	e0a5      	b.n	800a180 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800a03a:	4619      	mov	r1, r3
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	f000 f965 	bl	800a30c <USBH_Get_CfgDesc>
 800a042:	4603      	mov	r3, r0
 800a044:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a046:	7bbb      	ldrb	r3, [r7, #14]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d103      	bne.n	800a054 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2205      	movs	r2, #5
 800a050:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a052:	e097      	b.n	800a184 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a054:	7bbb      	ldrb	r3, [r7, #14]
 800a056:	2b03      	cmp	r3, #3
 800a058:	f040 8094 	bne.w	800a184 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a062:	3301      	adds	r3, #1
 800a064:	b2da      	uxtb	r2, r3
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800a072:	2b03      	cmp	r3, #3
 800a074:	d903      	bls.n	800a07e <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	220d      	movs	r2, #13
 800a07a:	701a      	strb	r2, [r3, #0]
      break;
 800a07c:	e082      	b.n	800a184 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	795b      	ldrb	r3, [r3, #5]
 800a082:	4619      	mov	r1, r3
 800a084:	6878      	ldr	r0, [r7, #4]
 800a086:	f000 ff9f 	bl	800afc8 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	791b      	ldrb	r3, [r3, #4]
 800a08e:	4619      	mov	r1, r3
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f000 ff99 	bl	800afc8 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2200      	movs	r2, #0
 800a09a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2200      	movs	r2, #0
 800a0a0:	701a      	strb	r2, [r3, #0]
      break;
 800a0a2:	e06f      	b.n	800a184 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d019      	beq.n	800a0e2 <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800a0ba:	23ff      	movs	r3, #255	; 0xff
 800a0bc:	6878      	ldr	r0, [r7, #4]
 800a0be:	f000 f949 	bl	800a354 <USBH_Get_StringDesc>
 800a0c2:	4603      	mov	r3, r0
 800a0c4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a0c6:	7bbb      	ldrb	r3, [r7, #14]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d103      	bne.n	800a0d4 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2206      	movs	r2, #6
 800a0d0:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a0d2:	e059      	b.n	800a188 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a0d4:	7bbb      	ldrb	r3, [r7, #14]
 800a0d6:	2b03      	cmp	r3, #3
 800a0d8:	d156      	bne.n	800a188 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	2206      	movs	r2, #6
 800a0de:	705a      	strb	r2, [r3, #1]
      break;
 800a0e0:	e052      	b.n	800a188 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2206      	movs	r2, #6
 800a0e6:	705a      	strb	r2, [r3, #1]
      break;
 800a0e8:	e04e      	b.n	800a188 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d019      	beq.n	800a128 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800a100:	23ff      	movs	r3, #255	; 0xff
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f000 f926 	bl	800a354 <USBH_Get_StringDesc>
 800a108:	4603      	mov	r3, r0
 800a10a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a10c:	7bbb      	ldrb	r3, [r7, #14]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d103      	bne.n	800a11a <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	2207      	movs	r2, #7
 800a116:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800a118:	e038      	b.n	800a18c <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a11a:	7bbb      	ldrb	r3, [r7, #14]
 800a11c:	2b03      	cmp	r3, #3
 800a11e:	d135      	bne.n	800a18c <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2207      	movs	r2, #7
 800a124:	705a      	strb	r2, [r3, #1]
      break;
 800a126:	e031      	b.n	800a18c <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2207      	movs	r2, #7
 800a12c:	705a      	strb	r2, [r3, #1]
      break;
 800a12e:	e02d      	b.n	800a18c <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800a136:	2b00      	cmp	r3, #0
 800a138:	d017      	beq.n	800a16a <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800a146:	23ff      	movs	r3, #255	; 0xff
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f000 f903 	bl	800a354 <USBH_Get_StringDesc>
 800a14e:	4603      	mov	r3, r0
 800a150:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800a152:	7bbb      	ldrb	r3, [r7, #14]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d102      	bne.n	800a15e <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800a158:	2300      	movs	r3, #0
 800a15a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800a15c:	e018      	b.n	800a190 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a15e:	7bbb      	ldrb	r3, [r7, #14]
 800a160:	2b03      	cmp	r3, #3
 800a162:	d115      	bne.n	800a190 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800a164:	2300      	movs	r3, #0
 800a166:	73fb      	strb	r3, [r7, #15]
      break;
 800a168:	e012      	b.n	800a190 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800a16a:	2300      	movs	r3, #0
 800a16c:	73fb      	strb	r3, [r7, #15]
      break;
 800a16e:	e00f      	b.n	800a190 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800a170:	bf00      	nop
 800a172:	e00e      	b.n	800a192 <USBH_HandleEnum+0x3be>
      break;
 800a174:	bf00      	nop
 800a176:	e00c      	b.n	800a192 <USBH_HandleEnum+0x3be>
      break;
 800a178:	bf00      	nop
 800a17a:	e00a      	b.n	800a192 <USBH_HandleEnum+0x3be>
      break;
 800a17c:	bf00      	nop
 800a17e:	e008      	b.n	800a192 <USBH_HandleEnum+0x3be>
      break;
 800a180:	bf00      	nop
 800a182:	e006      	b.n	800a192 <USBH_HandleEnum+0x3be>
      break;
 800a184:	bf00      	nop
 800a186:	e004      	b.n	800a192 <USBH_HandleEnum+0x3be>
      break;
 800a188:	bf00      	nop
 800a18a:	e002      	b.n	800a192 <USBH_HandleEnum+0x3be>
      break;
 800a18c:	bf00      	nop
 800a18e:	e000      	b.n	800a192 <USBH_HandleEnum+0x3be>
      break;
 800a190:	bf00      	nop
  }
  return Status;
 800a192:	7bfb      	ldrb	r3, [r7, #15]
}
 800a194:	4618      	mov	r0, r3
 800a196:	3710      	adds	r7, #16
 800a198:	46bd      	mov	sp, r7
 800a19a:	bd80      	pop	{r7, pc}

0800a19c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800a19c:	b480      	push	{r7}
 800a19e:	b083      	sub	sp, #12
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
 800a1a4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	683a      	ldr	r2, [r7, #0]
 800a1aa:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800a1ae:	bf00      	nop
 800a1b0:	370c      	adds	r7, #12
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b8:	4770      	bx	lr

0800a1ba <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800a1ba:	b580      	push	{r7, lr}
 800a1bc:	b082      	sub	sp, #8
 800a1be:	af00      	add	r7, sp, #0
 800a1c0:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800a1c8:	1c5a      	adds	r2, r3, #1
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f000 f804 	bl	800a1de <USBH_HandleSof>
}
 800a1d6:	bf00      	nop
 800a1d8:	3708      	adds	r7, #8
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}

0800a1de <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800a1de:	b580      	push	{r7, lr}
 800a1e0:	b082      	sub	sp, #8
 800a1e2:	af00      	add	r7, sp, #0
 800a1e4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	781b      	ldrb	r3, [r3, #0]
 800a1ea:	b2db      	uxtb	r3, r3
 800a1ec:	2b0b      	cmp	r3, #11
 800a1ee:	d10a      	bne.n	800a206 <USBH_HandleSof+0x28>
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d005      	beq.n	800a206 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800a200:	699b      	ldr	r3, [r3, #24]
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	4798      	blx	r3
  }
}
 800a206:	bf00      	nop
 800a208:	3708      	adds	r7, #8
 800a20a:	46bd      	mov	sp, r7
 800a20c:	bd80      	pop	{r7, pc}

0800a20e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800a20e:	b480      	push	{r7}
 800a210:	b083      	sub	sp, #12
 800a212:	af00      	add	r7, sp, #0
 800a214:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2201      	movs	r2, #1
 800a21a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 800a21e:	bf00      	nop
}
 800a220:	370c      	adds	r7, #12
 800a222:	46bd      	mov	sp, r7
 800a224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a228:	4770      	bx	lr

0800a22a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800a22a:	b480      	push	{r7}
 800a22c:	b083      	sub	sp, #12
 800a22e:	af00      	add	r7, sp, #0
 800a230:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2200      	movs	r2, #0
 800a236:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800a23a:	bf00      	nop
}
 800a23c:	370c      	adds	r7, #12
 800a23e:	46bd      	mov	sp, r7
 800a240:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a244:	4770      	bx	lr

0800a246 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800a246:	b480      	push	{r7}
 800a248:	b083      	sub	sp, #12
 800a24a:	af00      	add	r7, sp, #0
 800a24c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	2201      	movs	r2, #1
 800a252:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2200      	movs	r2, #0
 800a25a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	2200      	movs	r2, #0
 800a262:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800a266:	2300      	movs	r3, #0
}
 800a268:	4618      	mov	r0, r3
 800a26a:	370c      	adds	r7, #12
 800a26c:	46bd      	mov	sp, r7
 800a26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a272:	4770      	bx	lr

0800a274 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b082      	sub	sp, #8
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	2201      	movs	r2, #1
 800a280:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2200      	movs	r2, #0
 800a288:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2200      	movs	r2, #0
 800a290:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f001 f844 	bl	800b322 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	791b      	ldrb	r3, [r3, #4]
 800a29e:	4619      	mov	r1, r3
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	f000 fe91 	bl	800afc8 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	795b      	ldrb	r3, [r3, #5]
 800a2aa:	4619      	mov	r1, r3
 800a2ac:	6878      	ldr	r0, [r7, #4]
 800a2ae:	f000 fe8b 	bl	800afc8 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800a2b2:	2300      	movs	r3, #0
}
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	3708      	adds	r7, #8
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	bd80      	pop	{r7, pc}

0800a2bc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800a2bc:	b580      	push	{r7, lr}
 800a2be:	b086      	sub	sp, #24
 800a2c0:	af02      	add	r7, sp, #8
 800a2c2:	6078      	str	r0, [r7, #4]
 800a2c4:	460b      	mov	r3, r1
 800a2c6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800a2ce:	78fb      	ldrb	r3, [r7, #3]
 800a2d0:	b29b      	uxth	r3, r3
 800a2d2:	9300      	str	r3, [sp, #0]
 800a2d4:	4613      	mov	r3, r2
 800a2d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a2da:	2100      	movs	r1, #0
 800a2dc:	6878      	ldr	r0, [r7, #4]
 800a2de:	f000 f864 	bl	800a3aa <USBH_GetDescriptor>
 800a2e2:	4603      	mov	r3, r0
 800a2e4:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 800a2e6:	7bfb      	ldrb	r3, [r7, #15]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d10a      	bne.n	800a302 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f203 3026 	addw	r0, r3, #806	; 0x326
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a2f8:	78fa      	ldrb	r2, [r7, #3]
 800a2fa:	b292      	uxth	r2, r2
 800a2fc:	4619      	mov	r1, r3
 800a2fe:	f000 f918 	bl	800a532 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800a302:	7bfb      	ldrb	r3, [r7, #15]
}
 800a304:	4618      	mov	r0, r3
 800a306:	3710      	adds	r7, #16
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}

0800a30c <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b086      	sub	sp, #24
 800a310:	af02      	add	r7, sp, #8
 800a312:	6078      	str	r0, [r7, #4]
 800a314:	460b      	mov	r3, r1
 800a316:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	331c      	adds	r3, #28
 800a31c:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800a31e:	887b      	ldrh	r3, [r7, #2]
 800a320:	9300      	str	r3, [sp, #0]
 800a322:	68bb      	ldr	r3, [r7, #8]
 800a324:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a328:	2100      	movs	r1, #0
 800a32a:	6878      	ldr	r0, [r7, #4]
 800a32c:	f000 f83d 	bl	800a3aa <USBH_GetDescriptor>
 800a330:	4603      	mov	r3, r0
 800a332:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800a334:	7bfb      	ldrb	r3, [r7, #15]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d107      	bne.n	800a34a <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800a33a:	887b      	ldrh	r3, [r7, #2]
 800a33c:	461a      	mov	r2, r3
 800a33e:	68b9      	ldr	r1, [r7, #8]
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f000 f987 	bl	800a654 <USBH_ParseCfgDesc>
 800a346:	4603      	mov	r3, r0
 800a348:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a34a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3710      	adds	r7, #16
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}

0800a354 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800a354:	b580      	push	{r7, lr}
 800a356:	b088      	sub	sp, #32
 800a358:	af02      	add	r7, sp, #8
 800a35a:	60f8      	str	r0, [r7, #12]
 800a35c:	607a      	str	r2, [r7, #4]
 800a35e:	461a      	mov	r2, r3
 800a360:	460b      	mov	r3, r1
 800a362:	72fb      	strb	r3, [r7, #11]
 800a364:	4613      	mov	r3, r2
 800a366:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 800a368:	7afb      	ldrb	r3, [r7, #11]
 800a36a:	b29b      	uxth	r3, r3
 800a36c:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800a370:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800a378:	893b      	ldrh	r3, [r7, #8]
 800a37a:	9300      	str	r3, [sp, #0]
 800a37c:	460b      	mov	r3, r1
 800a37e:	2100      	movs	r1, #0
 800a380:	68f8      	ldr	r0, [r7, #12]
 800a382:	f000 f812 	bl	800a3aa <USBH_GetDescriptor>
 800a386:	4603      	mov	r3, r0
 800a388:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800a38a:	7dfb      	ldrb	r3, [r7, #23]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d107      	bne.n	800a3a0 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800a396:	893a      	ldrh	r2, [r7, #8]
 800a398:	6879      	ldr	r1, [r7, #4]
 800a39a:	4618      	mov	r0, r3
 800a39c:	f000 fb24 	bl	800a9e8 <USBH_ParseStringDesc>
  }

  return status;
 800a3a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	3718      	adds	r7, #24
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	bd80      	pop	{r7, pc}

0800a3aa <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800a3aa:	b580      	push	{r7, lr}
 800a3ac:	b084      	sub	sp, #16
 800a3ae:	af00      	add	r7, sp, #0
 800a3b0:	60f8      	str	r0, [r7, #12]
 800a3b2:	607b      	str	r3, [r7, #4]
 800a3b4:	460b      	mov	r3, r1
 800a3b6:	72fb      	strb	r3, [r7, #11]
 800a3b8:	4613      	mov	r3, r2
 800a3ba:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	789b      	ldrb	r3, [r3, #2]
 800a3c0:	2b01      	cmp	r3, #1
 800a3c2:	d11c      	bne.n	800a3fe <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800a3c4:	7afb      	ldrb	r3, [r7, #11]
 800a3c6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a3ca:	b2da      	uxtb	r2, r3
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	2206      	movs	r2, #6
 800a3d4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	893a      	ldrh	r2, [r7, #8]
 800a3da:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800a3dc:	893b      	ldrh	r3, [r7, #8]
 800a3de:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a3e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a3e6:	d104      	bne.n	800a3f2 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	f240 4209 	movw	r2, #1033	; 0x409
 800a3ee:	829a      	strh	r2, [r3, #20]
 800a3f0:	e002      	b.n	800a3f8 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	8b3a      	ldrh	r2, [r7, #24]
 800a3fc:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800a3fe:	8b3b      	ldrh	r3, [r7, #24]
 800a400:	461a      	mov	r2, r3
 800a402:	6879      	ldr	r1, [r7, #4]
 800a404:	68f8      	ldr	r0, [r7, #12]
 800a406:	f000 fb3d 	bl	800aa84 <USBH_CtlReq>
 800a40a:	4603      	mov	r3, r0
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3710      	adds	r7, #16
 800a410:	46bd      	mov	sp, r7
 800a412:	bd80      	pop	{r7, pc}

0800a414 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800a414:	b580      	push	{r7, lr}
 800a416:	b082      	sub	sp, #8
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
 800a41c:	460b      	mov	r3, r1
 800a41e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	789b      	ldrb	r3, [r3, #2]
 800a424:	2b01      	cmp	r3, #1
 800a426:	d10f      	bne.n	800a448 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2200      	movs	r2, #0
 800a42c:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2205      	movs	r2, #5
 800a432:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800a434:	78fb      	ldrb	r3, [r7, #3]
 800a436:	b29a      	uxth	r2, r3
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2200      	movs	r2, #0
 800a440:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	2200      	movs	r2, #0
 800a446:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a448:	2200      	movs	r2, #0
 800a44a:	2100      	movs	r1, #0
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f000 fb19 	bl	800aa84 <USBH_CtlReq>
 800a452:	4603      	mov	r3, r0
}
 800a454:	4618      	mov	r0, r3
 800a456:	3708      	adds	r7, #8
 800a458:	46bd      	mov	sp, r7
 800a45a:	bd80      	pop	{r7, pc}

0800a45c <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b082      	sub	sp, #8
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
 800a464:	460b      	mov	r3, r1
 800a466:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	789b      	ldrb	r3, [r3, #2]
 800a46c:	2b01      	cmp	r3, #1
 800a46e:	d10e      	bne.n	800a48e <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2200      	movs	r2, #0
 800a474:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	2209      	movs	r2, #9
 800a47a:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	887a      	ldrh	r2, [r7, #2]
 800a480:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	2200      	movs	r2, #0
 800a486:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	2200      	movs	r2, #0
 800a48c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a48e:	2200      	movs	r2, #0
 800a490:	2100      	movs	r1, #0
 800a492:	6878      	ldr	r0, [r7, #4]
 800a494:	f000 faf6 	bl	800aa84 <USBH_CtlReq>
 800a498:	4603      	mov	r3, r0
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3708      	adds	r7, #8
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	bd80      	pop	{r7, pc}

0800a4a2 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800a4a2:	b580      	push	{r7, lr}
 800a4a4:	b082      	sub	sp, #8
 800a4a6:	af00      	add	r7, sp, #0
 800a4a8:	6078      	str	r0, [r7, #4]
 800a4aa:	460b      	mov	r3, r1
 800a4ac:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	789b      	ldrb	r3, [r3, #2]
 800a4b2:	2b01      	cmp	r3, #1
 800a4b4:	d10f      	bne.n	800a4d6 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2203      	movs	r2, #3
 800a4c0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800a4c2:	78fb      	ldrb	r3, [r7, #3]
 800a4c4:	b29a      	uxth	r2, r3
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2200      	movs	r2, #0
 800a4ce:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800a4d6:	2200      	movs	r2, #0
 800a4d8:	2100      	movs	r1, #0
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	f000 fad2 	bl	800aa84 <USBH_CtlReq>
 800a4e0:	4603      	mov	r3, r0
}
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	3708      	adds	r7, #8
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	bd80      	pop	{r7, pc}

0800a4ea <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800a4ea:	b580      	push	{r7, lr}
 800a4ec:	b082      	sub	sp, #8
 800a4ee:	af00      	add	r7, sp, #0
 800a4f0:	6078      	str	r0, [r7, #4]
 800a4f2:	460b      	mov	r3, r1
 800a4f4:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	789b      	ldrb	r3, [r3, #2]
 800a4fa:	2b01      	cmp	r3, #1
 800a4fc:	d10f      	bne.n	800a51e <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	2202      	movs	r2, #2
 800a502:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2201      	movs	r2, #1
 800a508:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	2200      	movs	r2, #0
 800a50e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800a510:	78fb      	ldrb	r3, [r7, #3]
 800a512:	b29a      	uxth	r2, r3
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2200      	movs	r2, #0
 800a51c:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 800a51e:	2200      	movs	r2, #0
 800a520:	2100      	movs	r1, #0
 800a522:	6878      	ldr	r0, [r7, #4]
 800a524:	f000 faae 	bl	800aa84 <USBH_CtlReq>
 800a528:	4603      	mov	r3, r0
}
 800a52a:	4618      	mov	r0, r3
 800a52c:	3708      	adds	r7, #8
 800a52e:	46bd      	mov	sp, r7
 800a530:	bd80      	pop	{r7, pc}

0800a532 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800a532:	b480      	push	{r7}
 800a534:	b085      	sub	sp, #20
 800a536:	af00      	add	r7, sp, #0
 800a538:	60f8      	str	r0, [r7, #12]
 800a53a:	60b9      	str	r1, [r7, #8]
 800a53c:	4613      	mov	r3, r2
 800a53e:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	781a      	ldrb	r2, [r3, #0]
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	785a      	ldrb	r2, [r3, #1]
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	3302      	adds	r3, #2
 800a554:	781b      	ldrb	r3, [r3, #0]
 800a556:	b29a      	uxth	r2, r3
 800a558:	68bb      	ldr	r3, [r7, #8]
 800a55a:	3303      	adds	r3, #3
 800a55c:	781b      	ldrb	r3, [r3, #0]
 800a55e:	b29b      	uxth	r3, r3
 800a560:	021b      	lsls	r3, r3, #8
 800a562:	b29b      	uxth	r3, r3
 800a564:	4313      	orrs	r3, r2
 800a566:	b29a      	uxth	r2, r3
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	791a      	ldrb	r2, [r3, #4]
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800a574:	68bb      	ldr	r3, [r7, #8]
 800a576:	795a      	ldrb	r2, [r3, #5]
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800a57c:	68bb      	ldr	r3, [r7, #8]
 800a57e:	799a      	ldrb	r2, [r3, #6]
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800a584:	68bb      	ldr	r3, [r7, #8]
 800a586:	79da      	ldrb	r2, [r3, #7]
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	79db      	ldrb	r3, [r3, #7]
 800a590:	2b20      	cmp	r3, #32
 800a592:	dc11      	bgt.n	800a5b8 <USBH_ParseDevDesc+0x86>
 800a594:	2b08      	cmp	r3, #8
 800a596:	db16      	blt.n	800a5c6 <USBH_ParseDevDesc+0x94>
 800a598:	3b08      	subs	r3, #8
 800a59a:	2201      	movs	r2, #1
 800a59c:	fa02 f303 	lsl.w	r3, r2, r3
 800a5a0:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800a5a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	bf14      	ite	ne
 800a5ac:	2301      	movne	r3, #1
 800a5ae:	2300      	moveq	r3, #0
 800a5b0:	b2db      	uxtb	r3, r3
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d102      	bne.n	800a5bc <USBH_ParseDevDesc+0x8a>
 800a5b6:	e006      	b.n	800a5c6 <USBH_ParseDevDesc+0x94>
 800a5b8:	2b40      	cmp	r3, #64	; 0x40
 800a5ba:	d104      	bne.n	800a5c6 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	79da      	ldrb	r2, [r3, #7]
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	71da      	strb	r2, [r3, #7]
      break;
 800a5c4:	e003      	b.n	800a5ce <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	2240      	movs	r2, #64	; 0x40
 800a5ca:	71da      	strb	r2, [r3, #7]
      break;
 800a5cc:	bf00      	nop
  }

  if (length > 8U)
 800a5ce:	88fb      	ldrh	r3, [r7, #6]
 800a5d0:	2b08      	cmp	r3, #8
 800a5d2:	d939      	bls.n	800a648 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800a5d4:	68bb      	ldr	r3, [r7, #8]
 800a5d6:	3308      	adds	r3, #8
 800a5d8:	781b      	ldrb	r3, [r3, #0]
 800a5da:	b29a      	uxth	r2, r3
 800a5dc:	68bb      	ldr	r3, [r7, #8]
 800a5de:	3309      	adds	r3, #9
 800a5e0:	781b      	ldrb	r3, [r3, #0]
 800a5e2:	b29b      	uxth	r3, r3
 800a5e4:	021b      	lsls	r3, r3, #8
 800a5e6:	b29b      	uxth	r3, r3
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	b29a      	uxth	r2, r3
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800a5f0:	68bb      	ldr	r3, [r7, #8]
 800a5f2:	330a      	adds	r3, #10
 800a5f4:	781b      	ldrb	r3, [r3, #0]
 800a5f6:	b29a      	uxth	r2, r3
 800a5f8:	68bb      	ldr	r3, [r7, #8]
 800a5fa:	330b      	adds	r3, #11
 800a5fc:	781b      	ldrb	r3, [r3, #0]
 800a5fe:	b29b      	uxth	r3, r3
 800a600:	021b      	lsls	r3, r3, #8
 800a602:	b29b      	uxth	r3, r3
 800a604:	4313      	orrs	r3, r2
 800a606:	b29a      	uxth	r2, r3
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800a60c:	68bb      	ldr	r3, [r7, #8]
 800a60e:	330c      	adds	r3, #12
 800a610:	781b      	ldrb	r3, [r3, #0]
 800a612:	b29a      	uxth	r2, r3
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	330d      	adds	r3, #13
 800a618:	781b      	ldrb	r3, [r3, #0]
 800a61a:	b29b      	uxth	r3, r3
 800a61c:	021b      	lsls	r3, r3, #8
 800a61e:	b29b      	uxth	r3, r3
 800a620:	4313      	orrs	r3, r2
 800a622:	b29a      	uxth	r2, r3
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800a628:	68bb      	ldr	r3, [r7, #8]
 800a62a:	7b9a      	ldrb	r2, [r3, #14]
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800a630:	68bb      	ldr	r3, [r7, #8]
 800a632:	7bda      	ldrb	r2, [r3, #15]
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	7c1a      	ldrb	r2, [r3, #16]
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800a640:	68bb      	ldr	r3, [r7, #8]
 800a642:	7c5a      	ldrb	r2, [r3, #17]
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	745a      	strb	r2, [r3, #17]
  }
}
 800a648:	bf00      	nop
 800a64a:	3714      	adds	r7, #20
 800a64c:	46bd      	mov	sp, r7
 800a64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a652:	4770      	bx	lr

0800a654 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800a654:	b580      	push	{r7, lr}
 800a656:	b08c      	sub	sp, #48	; 0x30
 800a658:	af00      	add	r7, sp, #0
 800a65a:	60f8      	str	r0, [r7, #12]
 800a65c:	60b9      	str	r1, [r7, #8]
 800a65e:	4613      	mov	r3, r2
 800a660:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800a668:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800a66a:	2300      	movs	r3, #0
 800a66c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800a674:	2300      	movs	r3, #0
 800a676:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800a67a:	2300      	movs	r3, #0
 800a67c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	781a      	ldrb	r2, [r3, #0]
 800a688:	6a3b      	ldr	r3, [r7, #32]
 800a68a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800a68c:	68bb      	ldr	r3, [r7, #8]
 800a68e:	785a      	ldrb	r2, [r3, #1]
 800a690:	6a3b      	ldr	r3, [r7, #32]
 800a692:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800a694:	68bb      	ldr	r3, [r7, #8]
 800a696:	3302      	adds	r3, #2
 800a698:	781b      	ldrb	r3, [r3, #0]
 800a69a:	b29a      	uxth	r2, r3
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	3303      	adds	r3, #3
 800a6a0:	781b      	ldrb	r3, [r3, #0]
 800a6a2:	b29b      	uxth	r3, r3
 800a6a4:	021b      	lsls	r3, r3, #8
 800a6a6:	b29b      	uxth	r3, r3
 800a6a8:	4313      	orrs	r3, r2
 800a6aa:	b29b      	uxth	r3, r3
 800a6ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a6b0:	bf28      	it	cs
 800a6b2:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800a6b6:	b29a      	uxth	r2, r3
 800a6b8:	6a3b      	ldr	r3, [r7, #32]
 800a6ba:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	791a      	ldrb	r2, [r3, #4]
 800a6c0:	6a3b      	ldr	r3, [r7, #32]
 800a6c2:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800a6c4:	68bb      	ldr	r3, [r7, #8]
 800a6c6:	795a      	ldrb	r2, [r3, #5]
 800a6c8:	6a3b      	ldr	r3, [r7, #32]
 800a6ca:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	799a      	ldrb	r2, [r3, #6]
 800a6d0:	6a3b      	ldr	r3, [r7, #32]
 800a6d2:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	79da      	ldrb	r2, [r3, #7]
 800a6d8:	6a3b      	ldr	r3, [r7, #32]
 800a6da:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	7a1a      	ldrb	r2, [r3, #8]
 800a6e0:	6a3b      	ldr	r3, [r7, #32]
 800a6e2:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 800a6e4:	6a3b      	ldr	r3, [r7, #32]
 800a6e6:	781b      	ldrb	r3, [r3, #0]
 800a6e8:	2b09      	cmp	r3, #9
 800a6ea:	d002      	beq.n	800a6f2 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800a6ec:	6a3b      	ldr	r3, [r7, #32]
 800a6ee:	2209      	movs	r2, #9
 800a6f0:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800a6f2:	88fb      	ldrh	r3, [r7, #6]
 800a6f4:	2b09      	cmp	r3, #9
 800a6f6:	f240 809d 	bls.w	800a834 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 800a6fa:	2309      	movs	r3, #9
 800a6fc:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a6fe:	2300      	movs	r3, #0
 800a700:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a702:	e081      	b.n	800a808 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a704:	f107 0316 	add.w	r3, r7, #22
 800a708:	4619      	mov	r1, r3
 800a70a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a70c:	f000 f99f 	bl	800aa4e <USBH_GetNextDesc>
 800a710:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800a712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a714:	785b      	ldrb	r3, [r3, #1]
 800a716:	2b04      	cmp	r3, #4
 800a718:	d176      	bne.n	800a808 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800a71a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a71c:	781b      	ldrb	r3, [r3, #0]
 800a71e:	2b09      	cmp	r3, #9
 800a720:	d002      	beq.n	800a728 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800a722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a724:	2209      	movs	r2, #9
 800a726:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800a728:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a72c:	221a      	movs	r2, #26
 800a72e:	fb02 f303 	mul.w	r3, r2, r3
 800a732:	3308      	adds	r3, #8
 800a734:	6a3a      	ldr	r2, [r7, #32]
 800a736:	4413      	add	r3, r2
 800a738:	3302      	adds	r3, #2
 800a73a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800a73c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a73e:	69f8      	ldr	r0, [r7, #28]
 800a740:	f000 f87e 	bl	800a840 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800a744:	2300      	movs	r3, #0
 800a746:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800a74a:	2300      	movs	r3, #0
 800a74c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a74e:	e043      	b.n	800a7d8 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800a750:	f107 0316 	add.w	r3, r7, #22
 800a754:	4619      	mov	r1, r3
 800a756:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a758:	f000 f979 	bl	800aa4e <USBH_GetNextDesc>
 800a75c:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a75e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a760:	785b      	ldrb	r3, [r3, #1]
 800a762:	2b05      	cmp	r3, #5
 800a764:	d138      	bne.n	800a7d8 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800a766:	69fb      	ldr	r3, [r7, #28]
 800a768:	795b      	ldrb	r3, [r3, #5]
 800a76a:	2b01      	cmp	r3, #1
 800a76c:	d10f      	bne.n	800a78e <USBH_ParseCfgDesc+0x13a>
 800a76e:	69fb      	ldr	r3, [r7, #28]
 800a770:	799b      	ldrb	r3, [r3, #6]
 800a772:	2b02      	cmp	r3, #2
 800a774:	d10b      	bne.n	800a78e <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a776:	69fb      	ldr	r3, [r7, #28]
 800a778:	79db      	ldrb	r3, [r3, #7]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d10f      	bne.n	800a79e <USBH_ParseCfgDesc+0x14a>
 800a77e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a780:	781b      	ldrb	r3, [r3, #0]
 800a782:	2b09      	cmp	r3, #9
 800a784:	d00b      	beq.n	800a79e <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800a786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a788:	2209      	movs	r2, #9
 800a78a:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a78c:	e007      	b.n	800a79e <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 800a78e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a790:	781b      	ldrb	r3, [r3, #0]
 800a792:	2b07      	cmp	r3, #7
 800a794:	d004      	beq.n	800a7a0 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800a796:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a798:	2207      	movs	r2, #7
 800a79a:	701a      	strb	r2, [r3, #0]
 800a79c:	e000      	b.n	800a7a0 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800a79e:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800a7a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a7a4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800a7a8:	3201      	adds	r2, #1
 800a7aa:	00d2      	lsls	r2, r2, #3
 800a7ac:	211a      	movs	r1, #26
 800a7ae:	fb01 f303 	mul.w	r3, r1, r3
 800a7b2:	4413      	add	r3, r2
 800a7b4:	3308      	adds	r3, #8
 800a7b6:	6a3a      	ldr	r2, [r7, #32]
 800a7b8:	4413      	add	r3, r2
 800a7ba:	3304      	adds	r3, #4
 800a7bc:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800a7be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a7c0:	69b9      	ldr	r1, [r7, #24]
 800a7c2:	68f8      	ldr	r0, [r7, #12]
 800a7c4:	f000 f86b 	bl	800a89e <USBH_ParseEPDesc>
 800a7c8:	4603      	mov	r3, r0
 800a7ca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 800a7ce:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800a7d2:	3301      	adds	r3, #1
 800a7d4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800a7d8:	69fb      	ldr	r3, [r7, #28]
 800a7da:	791b      	ldrb	r3, [r3, #4]
 800a7dc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	d204      	bcs.n	800a7ee <USBH_ParseCfgDesc+0x19a>
 800a7e4:	6a3b      	ldr	r3, [r7, #32]
 800a7e6:	885a      	ldrh	r2, [r3, #2]
 800a7e8:	8afb      	ldrh	r3, [r7, #22]
 800a7ea:	429a      	cmp	r2, r3
 800a7ec:	d8b0      	bhi.n	800a750 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800a7ee:	69fb      	ldr	r3, [r7, #28]
 800a7f0:	791b      	ldrb	r3, [r3, #4]
 800a7f2:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800a7f6:	429a      	cmp	r2, r3
 800a7f8:	d201      	bcs.n	800a7fe <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 800a7fa:	2303      	movs	r3, #3
 800a7fc:	e01c      	b.n	800a838 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 800a7fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a802:	3301      	adds	r3, #1
 800a804:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800a808:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d805      	bhi.n	800a81c <USBH_ParseCfgDesc+0x1c8>
 800a810:	6a3b      	ldr	r3, [r7, #32]
 800a812:	885a      	ldrh	r2, [r3, #2]
 800a814:	8afb      	ldrh	r3, [r7, #22]
 800a816:	429a      	cmp	r2, r3
 800a818:	f63f af74 	bhi.w	800a704 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800a81c:	6a3b      	ldr	r3, [r7, #32]
 800a81e:	791b      	ldrb	r3, [r3, #4]
 800a820:	2b02      	cmp	r3, #2
 800a822:	bf28      	it	cs
 800a824:	2302      	movcs	r3, #2
 800a826:	b2db      	uxtb	r3, r3
 800a828:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800a82c:	429a      	cmp	r2, r3
 800a82e:	d201      	bcs.n	800a834 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 800a830:	2303      	movs	r3, #3
 800a832:	e001      	b.n	800a838 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 800a834:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a838:	4618      	mov	r0, r3
 800a83a:	3730      	adds	r7, #48	; 0x30
 800a83c:	46bd      	mov	sp, r7
 800a83e:	bd80      	pop	{r7, pc}

0800a840 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800a840:	b480      	push	{r7}
 800a842:	b083      	sub	sp, #12
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
 800a848:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800a84a:	683b      	ldr	r3, [r7, #0]
 800a84c:	781a      	ldrb	r2, [r3, #0]
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	785a      	ldrb	r2, [r3, #1]
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	789a      	ldrb	r2, [r3, #2]
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	78da      	ldrb	r2, [r3, #3]
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	791a      	ldrb	r2, [r3, #4]
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	795a      	ldrb	r2, [r3, #5]
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	799a      	ldrb	r2, [r3, #6]
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	79da      	ldrb	r2, [r3, #7]
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	7a1a      	ldrb	r2, [r3, #8]
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	721a      	strb	r2, [r3, #8]
}
 800a892:	bf00      	nop
 800a894:	370c      	adds	r7, #12
 800a896:	46bd      	mov	sp, r7
 800a898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89c:	4770      	bx	lr

0800a89e <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 800a89e:	b480      	push	{r7}
 800a8a0:	b087      	sub	sp, #28
 800a8a2:	af00      	add	r7, sp, #0
 800a8a4:	60f8      	str	r0, [r7, #12]
 800a8a6:	60b9      	str	r1, [r7, #8]
 800a8a8:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	781a      	ldrb	r2, [r3, #0]
 800a8b2:	68bb      	ldr	r3, [r7, #8]
 800a8b4:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	785a      	ldrb	r2, [r3, #1]
 800a8ba:	68bb      	ldr	r3, [r7, #8]
 800a8bc:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	789a      	ldrb	r2, [r3, #2]
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	78da      	ldrb	r2, [r3, #3]
 800a8ca:	68bb      	ldr	r3, [r7, #8]
 800a8cc:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	3304      	adds	r3, #4
 800a8d2:	781b      	ldrb	r3, [r3, #0]
 800a8d4:	b29a      	uxth	r2, r3
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	3305      	adds	r3, #5
 800a8da:	781b      	ldrb	r3, [r3, #0]
 800a8dc:	b29b      	uxth	r3, r3
 800a8de:	021b      	lsls	r3, r3, #8
 800a8e0:	b29b      	uxth	r3, r3
 800a8e2:	4313      	orrs	r3, r2
 800a8e4:	b29a      	uxth	r2, r3
 800a8e6:	68bb      	ldr	r3, [r7, #8]
 800a8e8:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	799a      	ldrb	r2, [r3, #6]
 800a8ee:	68bb      	ldr	r3, [r7, #8]
 800a8f0:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 800a8f2:	68bb      	ldr	r3, [r7, #8]
 800a8f4:	889b      	ldrh	r3, [r3, #4]
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d102      	bne.n	800a900 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 800a8fa:	2303      	movs	r3, #3
 800a8fc:	75fb      	strb	r3, [r7, #23]
 800a8fe:	e033      	b.n	800a968 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	889b      	ldrh	r3, [r3, #4]
 800a904:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800a908:	f023 0307 	bic.w	r3, r3, #7
 800a90c:	b29a      	uxth	r2, r3
 800a90e:	68bb      	ldr	r3, [r7, #8]
 800a910:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 800a912:	68bb      	ldr	r3, [r7, #8]
 800a914:	889b      	ldrh	r3, [r3, #4]
 800a916:	b21a      	sxth	r2, r3
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	3304      	adds	r3, #4
 800a91c:	781b      	ldrb	r3, [r3, #0]
 800a91e:	b299      	uxth	r1, r3
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	3305      	adds	r3, #5
 800a924:	781b      	ldrb	r3, [r3, #0]
 800a926:	b29b      	uxth	r3, r3
 800a928:	021b      	lsls	r3, r3, #8
 800a92a:	b29b      	uxth	r3, r3
 800a92c:	430b      	orrs	r3, r1
 800a92e:	b29b      	uxth	r3, r3
 800a930:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a934:	2b00      	cmp	r3, #0
 800a936:	d110      	bne.n	800a95a <USBH_ParseEPDesc+0xbc>
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	3304      	adds	r3, #4
 800a93c:	781b      	ldrb	r3, [r3, #0]
 800a93e:	b299      	uxth	r1, r3
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	3305      	adds	r3, #5
 800a944:	781b      	ldrb	r3, [r3, #0]
 800a946:	b29b      	uxth	r3, r3
 800a948:	021b      	lsls	r3, r3, #8
 800a94a:	b29b      	uxth	r3, r3
 800a94c:	430b      	orrs	r3, r1
 800a94e:	b29b      	uxth	r3, r3
 800a950:	b21b      	sxth	r3, r3
 800a952:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800a956:	b21b      	sxth	r3, r3
 800a958:	e001      	b.n	800a95e <USBH_ParseEPDesc+0xc0>
 800a95a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a95e:	4313      	orrs	r3, r2
 800a960:	b21b      	sxth	r3, r3
 800a962:	b29a      	uxth	r2, r3
 800a964:	68bb      	ldr	r3, [r7, #8]
 800a966:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d116      	bne.n	800a9a0 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a972:	68bb      	ldr	r3, [r7, #8]
 800a974:	78db      	ldrb	r3, [r3, #3]
 800a976:	f003 0303 	and.w	r3, r3, #3
 800a97a:	2b01      	cmp	r3, #1
 800a97c:	d005      	beq.n	800a98a <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	78db      	ldrb	r3, [r3, #3]
 800a982:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800a986:	2b03      	cmp	r3, #3
 800a988:	d127      	bne.n	800a9da <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	799b      	ldrb	r3, [r3, #6]
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d003      	beq.n	800a99a <USBH_ParseEPDesc+0xfc>
 800a992:	68bb      	ldr	r3, [r7, #8]
 800a994:	799b      	ldrb	r3, [r3, #6]
 800a996:	2b10      	cmp	r3, #16
 800a998:	d91f      	bls.n	800a9da <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800a99a:	2303      	movs	r3, #3
 800a99c:	75fb      	strb	r3, [r7, #23]
 800a99e:	e01c      	b.n	800a9da <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800a9a0:	68bb      	ldr	r3, [r7, #8]
 800a9a2:	78db      	ldrb	r3, [r3, #3]
 800a9a4:	f003 0303 	and.w	r3, r3, #3
 800a9a8:	2b01      	cmp	r3, #1
 800a9aa:	d10a      	bne.n	800a9c2 <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800a9ac:	68bb      	ldr	r3, [r7, #8]
 800a9ae:	799b      	ldrb	r3, [r3, #6]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d003      	beq.n	800a9bc <USBH_ParseEPDesc+0x11e>
 800a9b4:	68bb      	ldr	r3, [r7, #8]
 800a9b6:	799b      	ldrb	r3, [r3, #6]
 800a9b8:	2b10      	cmp	r3, #16
 800a9ba:	d90e      	bls.n	800a9da <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800a9bc:	2303      	movs	r3, #3
 800a9be:	75fb      	strb	r3, [r7, #23]
 800a9c0:	e00b      	b.n	800a9da <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800a9c2:	68bb      	ldr	r3, [r7, #8]
 800a9c4:	78db      	ldrb	r3, [r3, #3]
 800a9c6:	f003 0303 	and.w	r3, r3, #3
 800a9ca:	2b03      	cmp	r3, #3
 800a9cc:	d105      	bne.n	800a9da <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 800a9ce:	68bb      	ldr	r3, [r7, #8]
 800a9d0:	799b      	ldrb	r3, [r3, #6]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d101      	bne.n	800a9da <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800a9d6:	2303      	movs	r3, #3
 800a9d8:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 800a9da:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	371c      	adds	r7, #28
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e6:	4770      	bx	lr

0800a9e8 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b087      	sub	sp, #28
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	60f8      	str	r0, [r7, #12]
 800a9f0:	60b9      	str	r1, [r7, #8]
 800a9f2:	4613      	mov	r3, r2
 800a9f4:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	3301      	adds	r3, #1
 800a9fa:	781b      	ldrb	r3, [r3, #0]
 800a9fc:	2b03      	cmp	r3, #3
 800a9fe:	d120      	bne.n	800aa42 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	781b      	ldrb	r3, [r3, #0]
 800aa04:	1e9a      	subs	r2, r3, #2
 800aa06:	88fb      	ldrh	r3, [r7, #6]
 800aa08:	4293      	cmp	r3, r2
 800aa0a:	bf28      	it	cs
 800aa0c:	4613      	movcs	r3, r2
 800aa0e:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	3302      	adds	r3, #2
 800aa14:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800aa16:	2300      	movs	r3, #0
 800aa18:	82fb      	strh	r3, [r7, #22]
 800aa1a:	e00b      	b.n	800aa34 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800aa1c:	8afb      	ldrh	r3, [r7, #22]
 800aa1e:	68fa      	ldr	r2, [r7, #12]
 800aa20:	4413      	add	r3, r2
 800aa22:	781a      	ldrb	r2, [r3, #0]
 800aa24:	68bb      	ldr	r3, [r7, #8]
 800aa26:	701a      	strb	r2, [r3, #0]
      pdest++;
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	3301      	adds	r3, #1
 800aa2c:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800aa2e:	8afb      	ldrh	r3, [r7, #22]
 800aa30:	3302      	adds	r3, #2
 800aa32:	82fb      	strh	r3, [r7, #22]
 800aa34:	8afa      	ldrh	r2, [r7, #22]
 800aa36:	8abb      	ldrh	r3, [r7, #20]
 800aa38:	429a      	cmp	r2, r3
 800aa3a:	d3ef      	bcc.n	800aa1c <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	2200      	movs	r2, #0
 800aa40:	701a      	strb	r2, [r3, #0]
  }
}
 800aa42:	bf00      	nop
 800aa44:	371c      	adds	r7, #28
 800aa46:	46bd      	mov	sp, r7
 800aa48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4c:	4770      	bx	lr

0800aa4e <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800aa4e:	b480      	push	{r7}
 800aa50:	b085      	sub	sp, #20
 800aa52:	af00      	add	r7, sp, #0
 800aa54:	6078      	str	r0, [r7, #4]
 800aa56:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	881a      	ldrh	r2, [r3, #0]
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	781b      	ldrb	r3, [r3, #0]
 800aa60:	b29b      	uxth	r3, r3
 800aa62:	4413      	add	r3, r2
 800aa64:	b29a      	uxth	r2, r3
 800aa66:	683b      	ldr	r3, [r7, #0]
 800aa68:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	781b      	ldrb	r3, [r3, #0]
 800aa6e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	4413      	add	r3, r2
 800aa74:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800aa76:	68fb      	ldr	r3, [r7, #12]
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	3714      	adds	r7, #20
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa82:	4770      	bx	lr

0800aa84 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b086      	sub	sp, #24
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	60f8      	str	r0, [r7, #12]
 800aa8c:	60b9      	str	r1, [r7, #8]
 800aa8e:	4613      	mov	r3, r2
 800aa90:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800aa92:	2301      	movs	r3, #1
 800aa94:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	789b      	ldrb	r3, [r3, #2]
 800aa9a:	2b01      	cmp	r3, #1
 800aa9c:	d002      	beq.n	800aaa4 <USBH_CtlReq+0x20>
 800aa9e:	2b02      	cmp	r3, #2
 800aaa0:	d00f      	beq.n	800aac2 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800aaa2:	e027      	b.n	800aaf4 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	68ba      	ldr	r2, [r7, #8]
 800aaa8:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	88fa      	ldrh	r2, [r7, #6]
 800aaae:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	2201      	movs	r2, #1
 800aab4:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	2202      	movs	r2, #2
 800aaba:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800aabc:	2301      	movs	r3, #1
 800aabe:	75fb      	strb	r3, [r7, #23]
      break;
 800aac0:	e018      	b.n	800aaf4 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800aac2:	68f8      	ldr	r0, [r7, #12]
 800aac4:	f000 f81c 	bl	800ab00 <USBH_HandleControl>
 800aac8:	4603      	mov	r3, r0
 800aaca:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800aacc:	7dfb      	ldrb	r3, [r7, #23]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d002      	beq.n	800aad8 <USBH_CtlReq+0x54>
 800aad2:	7dfb      	ldrb	r3, [r7, #23]
 800aad4:	2b03      	cmp	r3, #3
 800aad6:	d106      	bne.n	800aae6 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	2201      	movs	r2, #1
 800aadc:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	2200      	movs	r2, #0
 800aae2:	761a      	strb	r2, [r3, #24]
      break;
 800aae4:	e005      	b.n	800aaf2 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800aae6:	7dfb      	ldrb	r3, [r7, #23]
 800aae8:	2b02      	cmp	r3, #2
 800aaea:	d102      	bne.n	800aaf2 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	2201      	movs	r2, #1
 800aaf0:	709a      	strb	r2, [r3, #2]
      break;
 800aaf2:	bf00      	nop
  }
  return status;
 800aaf4:	7dfb      	ldrb	r3, [r7, #23]
}
 800aaf6:	4618      	mov	r0, r3
 800aaf8:	3718      	adds	r7, #24
 800aafa:	46bd      	mov	sp, r7
 800aafc:	bd80      	pop	{r7, pc}
	...

0800ab00 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800ab00:	b580      	push	{r7, lr}
 800ab02:	b086      	sub	sp, #24
 800ab04:	af02      	add	r7, sp, #8
 800ab06:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800ab08:	2301      	movs	r3, #1
 800ab0a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	7e1b      	ldrb	r3, [r3, #24]
 800ab14:	3b01      	subs	r3, #1
 800ab16:	2b0a      	cmp	r3, #10
 800ab18:	f200 8156 	bhi.w	800adc8 <USBH_HandleControl+0x2c8>
 800ab1c:	a201      	add	r2, pc, #4	; (adr r2, 800ab24 <USBH_HandleControl+0x24>)
 800ab1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab22:	bf00      	nop
 800ab24:	0800ab51 	.word	0x0800ab51
 800ab28:	0800ab6b 	.word	0x0800ab6b
 800ab2c:	0800abd5 	.word	0x0800abd5
 800ab30:	0800abfb 	.word	0x0800abfb
 800ab34:	0800ac33 	.word	0x0800ac33
 800ab38:	0800ac5d 	.word	0x0800ac5d
 800ab3c:	0800acaf 	.word	0x0800acaf
 800ab40:	0800acd1 	.word	0x0800acd1
 800ab44:	0800ad0d 	.word	0x0800ad0d
 800ab48:	0800ad33 	.word	0x0800ad33
 800ab4c:	0800ad71 	.word	0x0800ad71
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	f103 0110 	add.w	r1, r3, #16
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	795b      	ldrb	r3, [r3, #5]
 800ab5a:	461a      	mov	r2, r3
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	f000 f943 	bl	800ade8 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	2202      	movs	r2, #2
 800ab66:	761a      	strb	r2, [r3, #24]
      break;
 800ab68:	e139      	b.n	800adde <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	795b      	ldrb	r3, [r3, #5]
 800ab6e:	4619      	mov	r1, r3
 800ab70:	6878      	ldr	r0, [r7, #4]
 800ab72:	f000 fcc5 	bl	800b500 <USBH_LL_GetURBState>
 800ab76:	4603      	mov	r3, r0
 800ab78:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800ab7a:	7bbb      	ldrb	r3, [r7, #14]
 800ab7c:	2b01      	cmp	r3, #1
 800ab7e:	d11e      	bne.n	800abbe <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	7c1b      	ldrb	r3, [r3, #16]
 800ab84:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ab88:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	8adb      	ldrh	r3, [r3, #22]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d00a      	beq.n	800aba8 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800ab92:	7b7b      	ldrb	r3, [r7, #13]
 800ab94:	2b80      	cmp	r3, #128	; 0x80
 800ab96:	d103      	bne.n	800aba0 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	2203      	movs	r2, #3
 800ab9c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800ab9e:	e115      	b.n	800adcc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2205      	movs	r2, #5
 800aba4:	761a      	strb	r2, [r3, #24]
      break;
 800aba6:	e111      	b.n	800adcc <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800aba8:	7b7b      	ldrb	r3, [r7, #13]
 800abaa:	2b80      	cmp	r3, #128	; 0x80
 800abac:	d103      	bne.n	800abb6 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2209      	movs	r2, #9
 800abb2:	761a      	strb	r2, [r3, #24]
      break;
 800abb4:	e10a      	b.n	800adcc <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	2207      	movs	r2, #7
 800abba:	761a      	strb	r2, [r3, #24]
      break;
 800abbc:	e106      	b.n	800adcc <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800abbe:	7bbb      	ldrb	r3, [r7, #14]
 800abc0:	2b04      	cmp	r3, #4
 800abc2:	d003      	beq.n	800abcc <USBH_HandleControl+0xcc>
 800abc4:	7bbb      	ldrb	r3, [r7, #14]
 800abc6:	2b02      	cmp	r3, #2
 800abc8:	f040 8100 	bne.w	800adcc <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	220b      	movs	r2, #11
 800abd0:	761a      	strb	r2, [r3, #24]
      break;
 800abd2:	e0fb      	b.n	800adcc <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800abda:	b29a      	uxth	r2, r3
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	6899      	ldr	r1, [r3, #8]
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	899a      	ldrh	r2, [r3, #12]
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	791b      	ldrb	r3, [r3, #4]
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f000 f93a 	bl	800ae66 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	2204      	movs	r2, #4
 800abf6:	761a      	strb	r2, [r3, #24]
      break;
 800abf8:	e0f1      	b.n	800adde <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	791b      	ldrb	r3, [r3, #4]
 800abfe:	4619      	mov	r1, r3
 800ac00:	6878      	ldr	r0, [r7, #4]
 800ac02:	f000 fc7d 	bl	800b500 <USBH_LL_GetURBState>
 800ac06:	4603      	mov	r3, r0
 800ac08:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800ac0a:	7bbb      	ldrb	r3, [r7, #14]
 800ac0c:	2b01      	cmp	r3, #1
 800ac0e:	d102      	bne.n	800ac16 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	2209      	movs	r2, #9
 800ac14:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800ac16:	7bbb      	ldrb	r3, [r7, #14]
 800ac18:	2b05      	cmp	r3, #5
 800ac1a:	d102      	bne.n	800ac22 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800ac1c:	2303      	movs	r3, #3
 800ac1e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800ac20:	e0d6      	b.n	800add0 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800ac22:	7bbb      	ldrb	r3, [r7, #14]
 800ac24:	2b04      	cmp	r3, #4
 800ac26:	f040 80d3 	bne.w	800add0 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	220b      	movs	r2, #11
 800ac2e:	761a      	strb	r2, [r3, #24]
      break;
 800ac30:	e0ce      	b.n	800add0 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	6899      	ldr	r1, [r3, #8]
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	899a      	ldrh	r2, [r3, #12]
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	795b      	ldrb	r3, [r3, #5]
 800ac3e:	2001      	movs	r0, #1
 800ac40:	9000      	str	r0, [sp, #0]
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f000 f8ea 	bl	800ae1c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ac4e:	b29a      	uxth	r2, r3
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	2206      	movs	r2, #6
 800ac58:	761a      	strb	r2, [r3, #24]
      break;
 800ac5a:	e0c0      	b.n	800adde <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	795b      	ldrb	r3, [r3, #5]
 800ac60:	4619      	mov	r1, r3
 800ac62:	6878      	ldr	r0, [r7, #4]
 800ac64:	f000 fc4c 	bl	800b500 <USBH_LL_GetURBState>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ac6c:	7bbb      	ldrb	r3, [r7, #14]
 800ac6e:	2b01      	cmp	r3, #1
 800ac70:	d103      	bne.n	800ac7a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2207      	movs	r2, #7
 800ac76:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800ac78:	e0ac      	b.n	800add4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800ac7a:	7bbb      	ldrb	r3, [r7, #14]
 800ac7c:	2b05      	cmp	r3, #5
 800ac7e:	d105      	bne.n	800ac8c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	220c      	movs	r2, #12
 800ac84:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800ac86:	2303      	movs	r3, #3
 800ac88:	73fb      	strb	r3, [r7, #15]
      break;
 800ac8a:	e0a3      	b.n	800add4 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ac8c:	7bbb      	ldrb	r3, [r7, #14]
 800ac8e:	2b02      	cmp	r3, #2
 800ac90:	d103      	bne.n	800ac9a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2205      	movs	r2, #5
 800ac96:	761a      	strb	r2, [r3, #24]
      break;
 800ac98:	e09c      	b.n	800add4 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800ac9a:	7bbb      	ldrb	r3, [r7, #14]
 800ac9c:	2b04      	cmp	r3, #4
 800ac9e:	f040 8099 	bne.w	800add4 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	220b      	movs	r2, #11
 800aca6:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800aca8:	2302      	movs	r3, #2
 800acaa:	73fb      	strb	r3, [r7, #15]
      break;
 800acac:	e092      	b.n	800add4 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	791b      	ldrb	r3, [r3, #4]
 800acb2:	2200      	movs	r2, #0
 800acb4:	2100      	movs	r1, #0
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	f000 f8d5 	bl	800ae66 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800acc2:	b29a      	uxth	r2, r3
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2208      	movs	r2, #8
 800accc:	761a      	strb	r2, [r3, #24]

      break;
 800acce:	e086      	b.n	800adde <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	791b      	ldrb	r3, [r3, #4]
 800acd4:	4619      	mov	r1, r3
 800acd6:	6878      	ldr	r0, [r7, #4]
 800acd8:	f000 fc12 	bl	800b500 <USBH_LL_GetURBState>
 800acdc:	4603      	mov	r3, r0
 800acde:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ace0:	7bbb      	ldrb	r3, [r7, #14]
 800ace2:	2b01      	cmp	r3, #1
 800ace4:	d105      	bne.n	800acf2 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	220d      	movs	r2, #13
 800acea:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800acec:	2300      	movs	r3, #0
 800acee:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800acf0:	e072      	b.n	800add8 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800acf2:	7bbb      	ldrb	r3, [r7, #14]
 800acf4:	2b04      	cmp	r3, #4
 800acf6:	d103      	bne.n	800ad00 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	220b      	movs	r2, #11
 800acfc:	761a      	strb	r2, [r3, #24]
      break;
 800acfe:	e06b      	b.n	800add8 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800ad00:	7bbb      	ldrb	r3, [r7, #14]
 800ad02:	2b05      	cmp	r3, #5
 800ad04:	d168      	bne.n	800add8 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800ad06:	2303      	movs	r3, #3
 800ad08:	73fb      	strb	r3, [r7, #15]
      break;
 800ad0a:	e065      	b.n	800add8 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	795b      	ldrb	r3, [r3, #5]
 800ad10:	2201      	movs	r2, #1
 800ad12:	9200      	str	r2, [sp, #0]
 800ad14:	2200      	movs	r2, #0
 800ad16:	2100      	movs	r1, #0
 800ad18:	6878      	ldr	r0, [r7, #4]
 800ad1a:	f000 f87f 	bl	800ae1c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ad24:	b29a      	uxth	r2, r3
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	220a      	movs	r2, #10
 800ad2e:	761a      	strb	r2, [r3, #24]
      break;
 800ad30:	e055      	b.n	800adde <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	795b      	ldrb	r3, [r3, #5]
 800ad36:	4619      	mov	r1, r3
 800ad38:	6878      	ldr	r0, [r7, #4]
 800ad3a:	f000 fbe1 	bl	800b500 <USBH_LL_GetURBState>
 800ad3e:	4603      	mov	r3, r0
 800ad40:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800ad42:	7bbb      	ldrb	r3, [r7, #14]
 800ad44:	2b01      	cmp	r3, #1
 800ad46:	d105      	bne.n	800ad54 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800ad48:	2300      	movs	r3, #0
 800ad4a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	220d      	movs	r2, #13
 800ad50:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800ad52:	e043      	b.n	800addc <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ad54:	7bbb      	ldrb	r3, [r7, #14]
 800ad56:	2b02      	cmp	r3, #2
 800ad58:	d103      	bne.n	800ad62 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	2209      	movs	r2, #9
 800ad5e:	761a      	strb	r2, [r3, #24]
      break;
 800ad60:	e03c      	b.n	800addc <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800ad62:	7bbb      	ldrb	r3, [r7, #14]
 800ad64:	2b04      	cmp	r3, #4
 800ad66:	d139      	bne.n	800addc <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	220b      	movs	r2, #11
 800ad6c:	761a      	strb	r2, [r3, #24]
      break;
 800ad6e:	e035      	b.n	800addc <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	7e5b      	ldrb	r3, [r3, #25]
 800ad74:	3301      	adds	r3, #1
 800ad76:	b2da      	uxtb	r2, r3
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	765a      	strb	r2, [r3, #25]
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	7e5b      	ldrb	r3, [r3, #25]
 800ad80:	2b02      	cmp	r3, #2
 800ad82:	d806      	bhi.n	800ad92 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	2201      	movs	r2, #1
 800ad88:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	2201      	movs	r2, #1
 800ad8e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800ad90:	e025      	b.n	800adde <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ad98:	2106      	movs	r1, #6
 800ad9a:	6878      	ldr	r0, [r7, #4]
 800ad9c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	2200      	movs	r2, #0
 800ada2:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	795b      	ldrb	r3, [r3, #5]
 800ada8:	4619      	mov	r1, r3
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f000 f90c 	bl	800afc8 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	791b      	ldrb	r3, [r3, #4]
 800adb4:	4619      	mov	r1, r3
 800adb6:	6878      	ldr	r0, [r7, #4]
 800adb8:	f000 f906 	bl	800afc8 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	2200      	movs	r2, #0
 800adc0:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800adc2:	2302      	movs	r3, #2
 800adc4:	73fb      	strb	r3, [r7, #15]
      break;
 800adc6:	e00a      	b.n	800adde <USBH_HandleControl+0x2de>

    default:
      break;
 800adc8:	bf00      	nop
 800adca:	e008      	b.n	800adde <USBH_HandleControl+0x2de>
      break;
 800adcc:	bf00      	nop
 800adce:	e006      	b.n	800adde <USBH_HandleControl+0x2de>
      break;
 800add0:	bf00      	nop
 800add2:	e004      	b.n	800adde <USBH_HandleControl+0x2de>
      break;
 800add4:	bf00      	nop
 800add6:	e002      	b.n	800adde <USBH_HandleControl+0x2de>
      break;
 800add8:	bf00      	nop
 800adda:	e000      	b.n	800adde <USBH_HandleControl+0x2de>
      break;
 800addc:	bf00      	nop
  }

  return status;
 800adde:	7bfb      	ldrb	r3, [r7, #15]
}
 800ade0:	4618      	mov	r0, r3
 800ade2:	3710      	adds	r7, #16
 800ade4:	46bd      	mov	sp, r7
 800ade6:	bd80      	pop	{r7, pc}

0800ade8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b088      	sub	sp, #32
 800adec:	af04      	add	r7, sp, #16
 800adee:	60f8      	str	r0, [r7, #12]
 800adf0:	60b9      	str	r1, [r7, #8]
 800adf2:	4613      	mov	r3, r2
 800adf4:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800adf6:	79f9      	ldrb	r1, [r7, #7]
 800adf8:	2300      	movs	r3, #0
 800adfa:	9303      	str	r3, [sp, #12]
 800adfc:	2308      	movs	r3, #8
 800adfe:	9302      	str	r3, [sp, #8]
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	9301      	str	r3, [sp, #4]
 800ae04:	2300      	movs	r3, #0
 800ae06:	9300      	str	r3, [sp, #0]
 800ae08:	2300      	movs	r3, #0
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	68f8      	ldr	r0, [r7, #12]
 800ae0e:	f000 fb46 	bl	800b49e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800ae12:	2300      	movs	r3, #0
}
 800ae14:	4618      	mov	r0, r3
 800ae16:	3710      	adds	r7, #16
 800ae18:	46bd      	mov	sp, r7
 800ae1a:	bd80      	pop	{r7, pc}

0800ae1c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b088      	sub	sp, #32
 800ae20:	af04      	add	r7, sp, #16
 800ae22:	60f8      	str	r0, [r7, #12]
 800ae24:	60b9      	str	r1, [r7, #8]
 800ae26:	4611      	mov	r1, r2
 800ae28:	461a      	mov	r2, r3
 800ae2a:	460b      	mov	r3, r1
 800ae2c:	80fb      	strh	r3, [r7, #6]
 800ae2e:	4613      	mov	r3, r2
 800ae30:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d001      	beq.n	800ae40 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800ae3c:	2300      	movs	r3, #0
 800ae3e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ae40:	7979      	ldrb	r1, [r7, #5]
 800ae42:	7e3b      	ldrb	r3, [r7, #24]
 800ae44:	9303      	str	r3, [sp, #12]
 800ae46:	88fb      	ldrh	r3, [r7, #6]
 800ae48:	9302      	str	r3, [sp, #8]
 800ae4a:	68bb      	ldr	r3, [r7, #8]
 800ae4c:	9301      	str	r3, [sp, #4]
 800ae4e:	2301      	movs	r3, #1
 800ae50:	9300      	str	r3, [sp, #0]
 800ae52:	2300      	movs	r3, #0
 800ae54:	2200      	movs	r2, #0
 800ae56:	68f8      	ldr	r0, [r7, #12]
 800ae58:	f000 fb21 	bl	800b49e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800ae5c:	2300      	movs	r3, #0
}
 800ae5e:	4618      	mov	r0, r3
 800ae60:	3710      	adds	r7, #16
 800ae62:	46bd      	mov	sp, r7
 800ae64:	bd80      	pop	{r7, pc}

0800ae66 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800ae66:	b580      	push	{r7, lr}
 800ae68:	b088      	sub	sp, #32
 800ae6a:	af04      	add	r7, sp, #16
 800ae6c:	60f8      	str	r0, [r7, #12]
 800ae6e:	60b9      	str	r1, [r7, #8]
 800ae70:	4611      	mov	r1, r2
 800ae72:	461a      	mov	r2, r3
 800ae74:	460b      	mov	r3, r1
 800ae76:	80fb      	strh	r3, [r7, #6]
 800ae78:	4613      	mov	r3, r2
 800ae7a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ae7c:	7979      	ldrb	r1, [r7, #5]
 800ae7e:	2300      	movs	r3, #0
 800ae80:	9303      	str	r3, [sp, #12]
 800ae82:	88fb      	ldrh	r3, [r7, #6]
 800ae84:	9302      	str	r3, [sp, #8]
 800ae86:	68bb      	ldr	r3, [r7, #8]
 800ae88:	9301      	str	r3, [sp, #4]
 800ae8a:	2301      	movs	r3, #1
 800ae8c:	9300      	str	r3, [sp, #0]
 800ae8e:	2300      	movs	r3, #0
 800ae90:	2201      	movs	r2, #1
 800ae92:	68f8      	ldr	r0, [r7, #12]
 800ae94:	f000 fb03 	bl	800b49e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ae98:	2300      	movs	r3, #0

}
 800ae9a:	4618      	mov	r0, r3
 800ae9c:	3710      	adds	r7, #16
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	bd80      	pop	{r7, pc}

0800aea2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800aea2:	b580      	push	{r7, lr}
 800aea4:	b088      	sub	sp, #32
 800aea6:	af04      	add	r7, sp, #16
 800aea8:	60f8      	str	r0, [r7, #12]
 800aeaa:	60b9      	str	r1, [r7, #8]
 800aeac:	4611      	mov	r1, r2
 800aeae:	461a      	mov	r2, r3
 800aeb0:	460b      	mov	r3, r1
 800aeb2:	80fb      	strh	r3, [r7, #6]
 800aeb4:	4613      	mov	r3, r2
 800aeb6:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d001      	beq.n	800aec6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800aec2:	2300      	movs	r3, #0
 800aec4:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800aec6:	7979      	ldrb	r1, [r7, #5]
 800aec8:	7e3b      	ldrb	r3, [r7, #24]
 800aeca:	9303      	str	r3, [sp, #12]
 800aecc:	88fb      	ldrh	r3, [r7, #6]
 800aece:	9302      	str	r3, [sp, #8]
 800aed0:	68bb      	ldr	r3, [r7, #8]
 800aed2:	9301      	str	r3, [sp, #4]
 800aed4:	2301      	movs	r3, #1
 800aed6:	9300      	str	r3, [sp, #0]
 800aed8:	2302      	movs	r3, #2
 800aeda:	2200      	movs	r2, #0
 800aedc:	68f8      	ldr	r0, [r7, #12]
 800aede:	f000 fade 	bl	800b49e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800aee2:	2300      	movs	r3, #0
}
 800aee4:	4618      	mov	r0, r3
 800aee6:	3710      	adds	r7, #16
 800aee8:	46bd      	mov	sp, r7
 800aeea:	bd80      	pop	{r7, pc}

0800aeec <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800aeec:	b580      	push	{r7, lr}
 800aeee:	b088      	sub	sp, #32
 800aef0:	af04      	add	r7, sp, #16
 800aef2:	60f8      	str	r0, [r7, #12]
 800aef4:	60b9      	str	r1, [r7, #8]
 800aef6:	4611      	mov	r1, r2
 800aef8:	461a      	mov	r2, r3
 800aefa:	460b      	mov	r3, r1
 800aefc:	80fb      	strh	r3, [r7, #6]
 800aefe:	4613      	mov	r3, r2
 800af00:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800af02:	7979      	ldrb	r1, [r7, #5]
 800af04:	2300      	movs	r3, #0
 800af06:	9303      	str	r3, [sp, #12]
 800af08:	88fb      	ldrh	r3, [r7, #6]
 800af0a:	9302      	str	r3, [sp, #8]
 800af0c:	68bb      	ldr	r3, [r7, #8]
 800af0e:	9301      	str	r3, [sp, #4]
 800af10:	2301      	movs	r3, #1
 800af12:	9300      	str	r3, [sp, #0]
 800af14:	2302      	movs	r3, #2
 800af16:	2201      	movs	r2, #1
 800af18:	68f8      	ldr	r0, [r7, #12]
 800af1a:	f000 fac0 	bl	800b49e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800af1e:	2300      	movs	r3, #0
}
 800af20:	4618      	mov	r0, r3
 800af22:	3710      	adds	r7, #16
 800af24:	46bd      	mov	sp, r7
 800af26:	bd80      	pop	{r7, pc}

0800af28 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800af28:	b580      	push	{r7, lr}
 800af2a:	b086      	sub	sp, #24
 800af2c:	af04      	add	r7, sp, #16
 800af2e:	6078      	str	r0, [r7, #4]
 800af30:	4608      	mov	r0, r1
 800af32:	4611      	mov	r1, r2
 800af34:	461a      	mov	r2, r3
 800af36:	4603      	mov	r3, r0
 800af38:	70fb      	strb	r3, [r7, #3]
 800af3a:	460b      	mov	r3, r1
 800af3c:	70bb      	strb	r3, [r7, #2]
 800af3e:	4613      	mov	r3, r2
 800af40:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800af42:	7878      	ldrb	r0, [r7, #1]
 800af44:	78ba      	ldrb	r2, [r7, #2]
 800af46:	78f9      	ldrb	r1, [r7, #3]
 800af48:	8b3b      	ldrh	r3, [r7, #24]
 800af4a:	9302      	str	r3, [sp, #8]
 800af4c:	7d3b      	ldrb	r3, [r7, #20]
 800af4e:	9301      	str	r3, [sp, #4]
 800af50:	7c3b      	ldrb	r3, [r7, #16]
 800af52:	9300      	str	r3, [sp, #0]
 800af54:	4603      	mov	r3, r0
 800af56:	6878      	ldr	r0, [r7, #4]
 800af58:	f000 fa53 	bl	800b402 <USBH_LL_OpenPipe>

  return USBH_OK;
 800af5c:	2300      	movs	r3, #0
}
 800af5e:	4618      	mov	r0, r3
 800af60:	3708      	adds	r7, #8
 800af62:	46bd      	mov	sp, r7
 800af64:	bd80      	pop	{r7, pc}

0800af66 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800af66:	b580      	push	{r7, lr}
 800af68:	b082      	sub	sp, #8
 800af6a:	af00      	add	r7, sp, #0
 800af6c:	6078      	str	r0, [r7, #4]
 800af6e:	460b      	mov	r3, r1
 800af70:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800af72:	78fb      	ldrb	r3, [r7, #3]
 800af74:	4619      	mov	r1, r3
 800af76:	6878      	ldr	r0, [r7, #4]
 800af78:	f000 fa72 	bl	800b460 <USBH_LL_ClosePipe>

  return USBH_OK;
 800af7c:	2300      	movs	r3, #0
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3708      	adds	r7, #8
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}

0800af86 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800af86:	b580      	push	{r7, lr}
 800af88:	b084      	sub	sp, #16
 800af8a:	af00      	add	r7, sp, #0
 800af8c:	6078      	str	r0, [r7, #4]
 800af8e:	460b      	mov	r3, r1
 800af90:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f000 f836 	bl	800b004 <USBH_GetFreePipe>
 800af98:	4603      	mov	r3, r0
 800af9a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800af9c:	89fb      	ldrh	r3, [r7, #14]
 800af9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800afa2:	4293      	cmp	r3, r2
 800afa4:	d00a      	beq.n	800afbc <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800afa6:	78fa      	ldrb	r2, [r7, #3]
 800afa8:	89fb      	ldrh	r3, [r7, #14]
 800afaa:	f003 030f 	and.w	r3, r3, #15
 800afae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800afb2:	6879      	ldr	r1, [r7, #4]
 800afb4:	33e0      	adds	r3, #224	; 0xe0
 800afb6:	009b      	lsls	r3, r3, #2
 800afb8:	440b      	add	r3, r1
 800afba:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800afbc:	89fb      	ldrh	r3, [r7, #14]
 800afbe:	b2db      	uxtb	r3, r3
}
 800afc0:	4618      	mov	r0, r3
 800afc2:	3710      	adds	r7, #16
 800afc4:	46bd      	mov	sp, r7
 800afc6:	bd80      	pop	{r7, pc}

0800afc8 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800afc8:	b480      	push	{r7}
 800afca:	b083      	sub	sp, #12
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
 800afd0:	460b      	mov	r3, r1
 800afd2:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800afd4:	78fb      	ldrb	r3, [r7, #3]
 800afd6:	2b0f      	cmp	r3, #15
 800afd8:	d80d      	bhi.n	800aff6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800afda:	78fb      	ldrb	r3, [r7, #3]
 800afdc:	687a      	ldr	r2, [r7, #4]
 800afde:	33e0      	adds	r3, #224	; 0xe0
 800afe0:	009b      	lsls	r3, r3, #2
 800afe2:	4413      	add	r3, r2
 800afe4:	685a      	ldr	r2, [r3, #4]
 800afe6:	78fb      	ldrb	r3, [r7, #3]
 800afe8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800afec:	6879      	ldr	r1, [r7, #4]
 800afee:	33e0      	adds	r3, #224	; 0xe0
 800aff0:	009b      	lsls	r3, r3, #2
 800aff2:	440b      	add	r3, r1
 800aff4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800aff6:	2300      	movs	r3, #0
}
 800aff8:	4618      	mov	r0, r3
 800affa:	370c      	adds	r7, #12
 800affc:	46bd      	mov	sp, r7
 800affe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b002:	4770      	bx	lr

0800b004 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800b004:	b480      	push	{r7}
 800b006:	b085      	sub	sp, #20
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800b00c:	2300      	movs	r3, #0
 800b00e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800b010:	2300      	movs	r3, #0
 800b012:	73fb      	strb	r3, [r7, #15]
 800b014:	e00f      	b.n	800b036 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800b016:	7bfb      	ldrb	r3, [r7, #15]
 800b018:	687a      	ldr	r2, [r7, #4]
 800b01a:	33e0      	adds	r3, #224	; 0xe0
 800b01c:	009b      	lsls	r3, r3, #2
 800b01e:	4413      	add	r3, r2
 800b020:	685b      	ldr	r3, [r3, #4]
 800b022:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b026:	2b00      	cmp	r3, #0
 800b028:	d102      	bne.n	800b030 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800b02a:	7bfb      	ldrb	r3, [r7, #15]
 800b02c:	b29b      	uxth	r3, r3
 800b02e:	e007      	b.n	800b040 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800b030:	7bfb      	ldrb	r3, [r7, #15]
 800b032:	3301      	adds	r3, #1
 800b034:	73fb      	strb	r3, [r7, #15]
 800b036:	7bfb      	ldrb	r3, [r7, #15]
 800b038:	2b0f      	cmp	r3, #15
 800b03a:	d9ec      	bls.n	800b016 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800b03c:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800b040:	4618      	mov	r0, r3
 800b042:	3714      	adds	r7, #20
 800b044:	46bd      	mov	sp, r7
 800b046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04a:	4770      	bx	lr

0800b04c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800b050:	2201      	movs	r2, #1
 800b052:	490e      	ldr	r1, [pc, #56]	; (800b08c <MX_USB_HOST_Init+0x40>)
 800b054:	480e      	ldr	r0, [pc, #56]	; (800b090 <MX_USB_HOST_Init+0x44>)
 800b056:	f7fe fba7 	bl	80097a8 <USBH_Init>
 800b05a:	4603      	mov	r3, r0
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d001      	beq.n	800b064 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800b060:	f7f5 fc46 	bl	80008f0 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800b064:	490b      	ldr	r1, [pc, #44]	; (800b094 <MX_USB_HOST_Init+0x48>)
 800b066:	480a      	ldr	r0, [pc, #40]	; (800b090 <MX_USB_HOST_Init+0x44>)
 800b068:	f7fe fc2c 	bl	80098c4 <USBH_RegisterClass>
 800b06c:	4603      	mov	r3, r0
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d001      	beq.n	800b076 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800b072:	f7f5 fc3d 	bl	80008f0 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800b076:	4806      	ldr	r0, [pc, #24]	; (800b090 <MX_USB_HOST_Init+0x44>)
 800b078:	f7fe fcb0 	bl	80099dc <USBH_Start>
 800b07c:	4603      	mov	r3, r0
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d001      	beq.n	800b086 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800b082:	f7f5 fc35 	bl	80008f0 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800b086:	bf00      	nop
 800b088:	bd80      	pop	{r7, pc}
 800b08a:	bf00      	nop
 800b08c:	0800b0ad 	.word	0x0800b0ad
 800b090:	2000021c 	.word	0x2000021c
 800b094:	20000070 	.word	0x20000070

0800b098 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800b09c:	4802      	ldr	r0, [pc, #8]	; (800b0a8 <MX_USB_HOST_Process+0x10>)
 800b09e:	f7fe fcad 	bl	80099fc <USBH_Process>
}
 800b0a2:	bf00      	nop
 800b0a4:	bd80      	pop	{r7, pc}
 800b0a6:	bf00      	nop
 800b0a8:	2000021c 	.word	0x2000021c

0800b0ac <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800b0ac:	b480      	push	{r7}
 800b0ae:	b083      	sub	sp, #12
 800b0b0:	af00      	add	r7, sp, #0
 800b0b2:	6078      	str	r0, [r7, #4]
 800b0b4:	460b      	mov	r3, r1
 800b0b6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800b0b8:	78fb      	ldrb	r3, [r7, #3]
 800b0ba:	3b01      	subs	r3, #1
 800b0bc:	2b04      	cmp	r3, #4
 800b0be:	d819      	bhi.n	800b0f4 <USBH_UserProcess+0x48>
 800b0c0:	a201      	add	r2, pc, #4	; (adr r2, 800b0c8 <USBH_UserProcess+0x1c>)
 800b0c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0c6:	bf00      	nop
 800b0c8:	0800b0f5 	.word	0x0800b0f5
 800b0cc:	0800b0e5 	.word	0x0800b0e5
 800b0d0:	0800b0f5 	.word	0x0800b0f5
 800b0d4:	0800b0ed 	.word	0x0800b0ed
 800b0d8:	0800b0dd 	.word	0x0800b0dd
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800b0dc:	4b09      	ldr	r3, [pc, #36]	; (800b104 <USBH_UserProcess+0x58>)
 800b0de:	2203      	movs	r2, #3
 800b0e0:	701a      	strb	r2, [r3, #0]
  break;
 800b0e2:	e008      	b.n	800b0f6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800b0e4:	4b07      	ldr	r3, [pc, #28]	; (800b104 <USBH_UserProcess+0x58>)
 800b0e6:	2202      	movs	r2, #2
 800b0e8:	701a      	strb	r2, [r3, #0]
  break;
 800b0ea:	e004      	b.n	800b0f6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800b0ec:	4b05      	ldr	r3, [pc, #20]	; (800b104 <USBH_UserProcess+0x58>)
 800b0ee:	2201      	movs	r2, #1
 800b0f0:	701a      	strb	r2, [r3, #0]
  break;
 800b0f2:	e000      	b.n	800b0f6 <USBH_UserProcess+0x4a>

  default:
  break;
 800b0f4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800b0f6:	bf00      	nop
 800b0f8:	370c      	adds	r7, #12
 800b0fa:	46bd      	mov	sp, r7
 800b0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b100:	4770      	bx	lr
 800b102:	bf00      	nop
 800b104:	200005f4 	.word	0x200005f4

0800b108 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800b108:	b580      	push	{r7, lr}
 800b10a:	b08a      	sub	sp, #40	; 0x28
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b110:	f107 0314 	add.w	r3, r7, #20
 800b114:	2200      	movs	r2, #0
 800b116:	601a      	str	r2, [r3, #0]
 800b118:	605a      	str	r2, [r3, #4]
 800b11a:	609a      	str	r2, [r3, #8]
 800b11c:	60da      	str	r2, [r3, #12]
 800b11e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b128:	d147      	bne.n	800b1ba <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b12a:	2300      	movs	r3, #0
 800b12c:	613b      	str	r3, [r7, #16]
 800b12e:	4b25      	ldr	r3, [pc, #148]	; (800b1c4 <HAL_HCD_MspInit+0xbc>)
 800b130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b132:	4a24      	ldr	r2, [pc, #144]	; (800b1c4 <HAL_HCD_MspInit+0xbc>)
 800b134:	f043 0301 	orr.w	r3, r3, #1
 800b138:	6313      	str	r3, [r2, #48]	; 0x30
 800b13a:	4b22      	ldr	r3, [pc, #136]	; (800b1c4 <HAL_HCD_MspInit+0xbc>)
 800b13c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b13e:	f003 0301 	and.w	r3, r3, #1
 800b142:	613b      	str	r3, [r7, #16]
 800b144:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800b146:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b14a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800b14c:	2300      	movs	r3, #0
 800b14e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b150:	2300      	movs	r3, #0
 800b152:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800b154:	f107 0314 	add.w	r3, r7, #20
 800b158:	4619      	mov	r1, r3
 800b15a:	481b      	ldr	r0, [pc, #108]	; (800b1c8 <HAL_HCD_MspInit+0xc0>)
 800b15c:	f7f9 f8e0 	bl	8004320 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800b160:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800b164:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b166:	2302      	movs	r3, #2
 800b168:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b16a:	2300      	movs	r3, #0
 800b16c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800b16e:	2300      	movs	r3, #0
 800b170:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b172:	230a      	movs	r3, #10
 800b174:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b176:	f107 0314 	add.w	r3, r7, #20
 800b17a:	4619      	mov	r1, r3
 800b17c:	4812      	ldr	r0, [pc, #72]	; (800b1c8 <HAL_HCD_MspInit+0xc0>)
 800b17e:	f7f9 f8cf 	bl	8004320 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b182:	4b10      	ldr	r3, [pc, #64]	; (800b1c4 <HAL_HCD_MspInit+0xbc>)
 800b184:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b186:	4a0f      	ldr	r2, [pc, #60]	; (800b1c4 <HAL_HCD_MspInit+0xbc>)
 800b188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b18c:	6353      	str	r3, [r2, #52]	; 0x34
 800b18e:	2300      	movs	r3, #0
 800b190:	60fb      	str	r3, [r7, #12]
 800b192:	4b0c      	ldr	r3, [pc, #48]	; (800b1c4 <HAL_HCD_MspInit+0xbc>)
 800b194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b196:	4a0b      	ldr	r2, [pc, #44]	; (800b1c4 <HAL_HCD_MspInit+0xbc>)
 800b198:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b19c:	6453      	str	r3, [r2, #68]	; 0x44
 800b19e:	4b09      	ldr	r3, [pc, #36]	; (800b1c4 <HAL_HCD_MspInit+0xbc>)
 800b1a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b1a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b1a6:	60fb      	str	r3, [r7, #12]
 800b1a8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	2100      	movs	r1, #0
 800b1ae:	2043      	movs	r0, #67	; 0x43
 800b1b0:	f7f9 f87f 	bl	80042b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b1b4:	2043      	movs	r0, #67	; 0x43
 800b1b6:	f7f9 f898 	bl	80042ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b1ba:	bf00      	nop
 800b1bc:	3728      	adds	r7, #40	; 0x28
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}
 800b1c2:	bf00      	nop
 800b1c4:	40023800 	.word	0x40023800
 800b1c8:	40020000 	.word	0x40020000

0800b1cc <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b082      	sub	sp, #8
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b1da:	4618      	mov	r0, r3
 800b1dc:	f7fe ffed 	bl	800a1ba <USBH_LL_IncTimer>
}
 800b1e0:	bf00      	nop
 800b1e2:	3708      	adds	r7, #8
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	bd80      	pop	{r7, pc}

0800b1e8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	b082      	sub	sp, #8
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	f7ff f825 	bl	800a246 <USBH_LL_Connect>
}
 800b1fc:	bf00      	nop
 800b1fe:	3708      	adds	r7, #8
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}

0800b204 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800b204:	b580      	push	{r7, lr}
 800b206:	b082      	sub	sp, #8
 800b208:	af00      	add	r7, sp, #0
 800b20a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b212:	4618      	mov	r0, r3
 800b214:	f7ff f82e 	bl	800a274 <USBH_LL_Disconnect>
}
 800b218:	bf00      	nop
 800b21a:	3708      	adds	r7, #8
 800b21c:	46bd      	mov	sp, r7
 800b21e:	bd80      	pop	{r7, pc}

0800b220 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800b220:	b480      	push	{r7}
 800b222:	b083      	sub	sp, #12
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
 800b228:	460b      	mov	r3, r1
 800b22a:	70fb      	strb	r3, [r7, #3]
 800b22c:	4613      	mov	r3, r2
 800b22e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800b230:	bf00      	nop
 800b232:	370c      	adds	r7, #12
 800b234:	46bd      	mov	sp, r7
 800b236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23a:	4770      	bx	lr

0800b23c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b082      	sub	sp, #8
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b24a:	4618      	mov	r0, r3
 800b24c:	f7fe ffdf 	bl	800a20e <USBH_LL_PortEnabled>
}
 800b250:	bf00      	nop
 800b252:	3708      	adds	r7, #8
 800b254:	46bd      	mov	sp, r7
 800b256:	bd80      	pop	{r7, pc}

0800b258 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b082      	sub	sp, #8
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800b266:	4618      	mov	r0, r3
 800b268:	f7fe ffdf 	bl	800a22a <USBH_LL_PortDisabled>
}
 800b26c:	bf00      	nop
 800b26e:	3708      	adds	r7, #8
 800b270:	46bd      	mov	sp, r7
 800b272:	bd80      	pop	{r7, pc}

0800b274 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b082      	sub	sp, #8
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800b282:	2b01      	cmp	r3, #1
 800b284:	d12a      	bne.n	800b2dc <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800b286:	4a18      	ldr	r2, [pc, #96]	; (800b2e8 <USBH_LL_Init+0x74>)
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	4a15      	ldr	r2, [pc, #84]	; (800b2e8 <USBH_LL_Init+0x74>)
 800b292:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b296:	4b14      	ldr	r3, [pc, #80]	; (800b2e8 <USBH_LL_Init+0x74>)
 800b298:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b29c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800b29e:	4b12      	ldr	r3, [pc, #72]	; (800b2e8 <USBH_LL_Init+0x74>)
 800b2a0:	2208      	movs	r2, #8
 800b2a2:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800b2a4:	4b10      	ldr	r3, [pc, #64]	; (800b2e8 <USBH_LL_Init+0x74>)
 800b2a6:	2201      	movs	r2, #1
 800b2a8:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b2aa:	4b0f      	ldr	r3, [pc, #60]	; (800b2e8 <USBH_LL_Init+0x74>)
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800b2b0:	4b0d      	ldr	r3, [pc, #52]	; (800b2e8 <USBH_LL_Init+0x74>)
 800b2b2:	2202      	movs	r2, #2
 800b2b4:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b2b6:	4b0c      	ldr	r3, [pc, #48]	; (800b2e8 <USBH_LL_Init+0x74>)
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800b2bc:	480a      	ldr	r0, [pc, #40]	; (800b2e8 <USBH_LL_Init+0x74>)
 800b2be:	f7f9 fae0 	bl	8004882 <HAL_HCD_Init>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d001      	beq.n	800b2cc <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800b2c8:	f7f5 fb12 	bl	80008f0 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800b2cc:	4806      	ldr	r0, [pc, #24]	; (800b2e8 <USBH_LL_Init+0x74>)
 800b2ce:	f7f9 fec4 	bl	800505a <HAL_HCD_GetCurrentFrame>
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	4619      	mov	r1, r3
 800b2d6:	6878      	ldr	r0, [r7, #4]
 800b2d8:	f7fe ff60 	bl	800a19c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800b2dc:	2300      	movs	r3, #0
}
 800b2de:	4618      	mov	r0, r3
 800b2e0:	3708      	adds	r7, #8
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}
 800b2e6:	bf00      	nop
 800b2e8:	200005f8 	.word	0x200005f8

0800b2ec <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b084      	sub	sp, #16
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800b2fc:	687b      	ldr	r3, [r7, #4]
 800b2fe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b302:	4618      	mov	r0, r3
 800b304:	f7f9 fe33 	bl	8004f6e <HAL_HCD_Start>
 800b308:	4603      	mov	r3, r0
 800b30a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b30c:	7bfb      	ldrb	r3, [r7, #15]
 800b30e:	4618      	mov	r0, r3
 800b310:	f000 f95c 	bl	800b5cc <USBH_Get_USB_Status>
 800b314:	4603      	mov	r3, r0
 800b316:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b318:	7bbb      	ldrb	r3, [r7, #14]
}
 800b31a:	4618      	mov	r0, r3
 800b31c:	3710      	adds	r7, #16
 800b31e:	46bd      	mov	sp, r7
 800b320:	bd80      	pop	{r7, pc}

0800b322 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800b322:	b580      	push	{r7, lr}
 800b324:	b084      	sub	sp, #16
 800b326:	af00      	add	r7, sp, #0
 800b328:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b32a:	2300      	movs	r3, #0
 800b32c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b32e:	2300      	movs	r3, #0
 800b330:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b338:	4618      	mov	r0, r3
 800b33a:	f7f9 fe3b 	bl	8004fb4 <HAL_HCD_Stop>
 800b33e:	4603      	mov	r3, r0
 800b340:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b342:	7bfb      	ldrb	r3, [r7, #15]
 800b344:	4618      	mov	r0, r3
 800b346:	f000 f941 	bl	800b5cc <USBH_Get_USB_Status>
 800b34a:	4603      	mov	r3, r0
 800b34c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b34e:	7bbb      	ldrb	r3, [r7, #14]
}
 800b350:	4618      	mov	r0, r3
 800b352:	3710      	adds	r7, #16
 800b354:	46bd      	mov	sp, r7
 800b356:	bd80      	pop	{r7, pc}

0800b358 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b084      	sub	sp, #16
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800b360:	2301      	movs	r3, #1
 800b362:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b36a:	4618      	mov	r0, r3
 800b36c:	f7f9 fe83 	bl	8005076 <HAL_HCD_GetCurrentSpeed>
 800b370:	4603      	mov	r3, r0
 800b372:	2b02      	cmp	r3, #2
 800b374:	d00c      	beq.n	800b390 <USBH_LL_GetSpeed+0x38>
 800b376:	2b02      	cmp	r3, #2
 800b378:	d80d      	bhi.n	800b396 <USBH_LL_GetSpeed+0x3e>
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d002      	beq.n	800b384 <USBH_LL_GetSpeed+0x2c>
 800b37e:	2b01      	cmp	r3, #1
 800b380:	d003      	beq.n	800b38a <USBH_LL_GetSpeed+0x32>
 800b382:	e008      	b.n	800b396 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800b384:	2300      	movs	r3, #0
 800b386:	73fb      	strb	r3, [r7, #15]
    break;
 800b388:	e008      	b.n	800b39c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800b38a:	2301      	movs	r3, #1
 800b38c:	73fb      	strb	r3, [r7, #15]
    break;
 800b38e:	e005      	b.n	800b39c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800b390:	2302      	movs	r3, #2
 800b392:	73fb      	strb	r3, [r7, #15]
    break;
 800b394:	e002      	b.n	800b39c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800b396:	2301      	movs	r3, #1
 800b398:	73fb      	strb	r3, [r7, #15]
    break;
 800b39a:	bf00      	nop
  }
  return  speed;
 800b39c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	3710      	adds	r7, #16
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd80      	pop	{r7, pc}

0800b3a6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800b3a6:	b580      	push	{r7, lr}
 800b3a8:	b084      	sub	sp, #16
 800b3aa:	af00      	add	r7, sp, #0
 800b3ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b3bc:	4618      	mov	r0, r3
 800b3be:	f7f9 fe16 	bl	8004fee <HAL_HCD_ResetPort>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b3c6:	7bfb      	ldrb	r3, [r7, #15]
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	f000 f8ff 	bl	800b5cc <USBH_Get_USB_Status>
 800b3ce:	4603      	mov	r3, r0
 800b3d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b3d2:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	3710      	adds	r7, #16
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	bd80      	pop	{r7, pc}

0800b3dc <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b082      	sub	sp, #8
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
 800b3e4:	460b      	mov	r3, r1
 800b3e6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b3ee:	78fa      	ldrb	r2, [r7, #3]
 800b3f0:	4611      	mov	r1, r2
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	f7f9 fe1d 	bl	8005032 <HAL_HCD_HC_GetXferCount>
 800b3f8:	4603      	mov	r3, r0
}
 800b3fa:	4618      	mov	r0, r3
 800b3fc:	3708      	adds	r7, #8
 800b3fe:	46bd      	mov	sp, r7
 800b400:	bd80      	pop	{r7, pc}

0800b402 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800b402:	b590      	push	{r4, r7, lr}
 800b404:	b089      	sub	sp, #36	; 0x24
 800b406:	af04      	add	r7, sp, #16
 800b408:	6078      	str	r0, [r7, #4]
 800b40a:	4608      	mov	r0, r1
 800b40c:	4611      	mov	r1, r2
 800b40e:	461a      	mov	r2, r3
 800b410:	4603      	mov	r3, r0
 800b412:	70fb      	strb	r3, [r7, #3]
 800b414:	460b      	mov	r3, r1
 800b416:	70bb      	strb	r3, [r7, #2]
 800b418:	4613      	mov	r3, r2
 800b41a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b41c:	2300      	movs	r3, #0
 800b41e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b420:	2300      	movs	r3, #0
 800b422:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800b42a:	787c      	ldrb	r4, [r7, #1]
 800b42c:	78ba      	ldrb	r2, [r7, #2]
 800b42e:	78f9      	ldrb	r1, [r7, #3]
 800b430:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b432:	9302      	str	r3, [sp, #8]
 800b434:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b438:	9301      	str	r3, [sp, #4]
 800b43a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b43e:	9300      	str	r3, [sp, #0]
 800b440:	4623      	mov	r3, r4
 800b442:	f7f9 fa80 	bl	8004946 <HAL_HCD_HC_Init>
 800b446:	4603      	mov	r3, r0
 800b448:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800b44a:	7bfb      	ldrb	r3, [r7, #15]
 800b44c:	4618      	mov	r0, r3
 800b44e:	f000 f8bd 	bl	800b5cc <USBH_Get_USB_Status>
 800b452:	4603      	mov	r3, r0
 800b454:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b456:	7bbb      	ldrb	r3, [r7, #14]
}
 800b458:	4618      	mov	r0, r3
 800b45a:	3714      	adds	r7, #20
 800b45c:	46bd      	mov	sp, r7
 800b45e:	bd90      	pop	{r4, r7, pc}

0800b460 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b460:	b580      	push	{r7, lr}
 800b462:	b084      	sub	sp, #16
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
 800b468:	460b      	mov	r3, r1
 800b46a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b46c:	2300      	movs	r3, #0
 800b46e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b470:	2300      	movs	r3, #0
 800b472:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b47a:	78fa      	ldrb	r2, [r7, #3]
 800b47c:	4611      	mov	r1, r2
 800b47e:	4618      	mov	r0, r3
 800b480:	f7f9 faf0 	bl	8004a64 <HAL_HCD_HC_Halt>
 800b484:	4603      	mov	r3, r0
 800b486:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b488:	7bfb      	ldrb	r3, [r7, #15]
 800b48a:	4618      	mov	r0, r3
 800b48c:	f000 f89e 	bl	800b5cc <USBH_Get_USB_Status>
 800b490:	4603      	mov	r3, r0
 800b492:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b494:	7bbb      	ldrb	r3, [r7, #14]
}
 800b496:	4618      	mov	r0, r3
 800b498:	3710      	adds	r7, #16
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bd80      	pop	{r7, pc}

0800b49e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b49e:	b590      	push	{r4, r7, lr}
 800b4a0:	b089      	sub	sp, #36	; 0x24
 800b4a2:	af04      	add	r7, sp, #16
 800b4a4:	6078      	str	r0, [r7, #4]
 800b4a6:	4608      	mov	r0, r1
 800b4a8:	4611      	mov	r1, r2
 800b4aa:	461a      	mov	r2, r3
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	70fb      	strb	r3, [r7, #3]
 800b4b0:	460b      	mov	r3, r1
 800b4b2:	70bb      	strb	r3, [r7, #2]
 800b4b4:	4613      	mov	r3, r2
 800b4b6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b4bc:	2300      	movs	r3, #0
 800b4be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800b4c6:	787c      	ldrb	r4, [r7, #1]
 800b4c8:	78ba      	ldrb	r2, [r7, #2]
 800b4ca:	78f9      	ldrb	r1, [r7, #3]
 800b4cc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b4d0:	9303      	str	r3, [sp, #12]
 800b4d2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b4d4:	9302      	str	r3, [sp, #8]
 800b4d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4d8:	9301      	str	r3, [sp, #4]
 800b4da:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b4de:	9300      	str	r3, [sp, #0]
 800b4e0:	4623      	mov	r3, r4
 800b4e2:	f7f9 fae3 	bl	8004aac <HAL_HCD_HC_SubmitRequest>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800b4ea:	7bfb      	ldrb	r3, [r7, #15]
 800b4ec:	4618      	mov	r0, r3
 800b4ee:	f000 f86d 	bl	800b5cc <USBH_Get_USB_Status>
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b4f6:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4f8:	4618      	mov	r0, r3
 800b4fa:	3714      	adds	r7, #20
 800b4fc:	46bd      	mov	sp, r7
 800b4fe:	bd90      	pop	{r4, r7, pc}

0800b500 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b082      	sub	sp, #8
 800b504:	af00      	add	r7, sp, #0
 800b506:	6078      	str	r0, [r7, #4]
 800b508:	460b      	mov	r3, r1
 800b50a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b512:	78fa      	ldrb	r2, [r7, #3]
 800b514:	4611      	mov	r1, r2
 800b516:	4618      	mov	r0, r3
 800b518:	f7f9 fd77 	bl	800500a <HAL_HCD_HC_GetURBState>
 800b51c:	4603      	mov	r3, r0
}
 800b51e:	4618      	mov	r0, r3
 800b520:	3708      	adds	r7, #8
 800b522:	46bd      	mov	sp, r7
 800b524:	bd80      	pop	{r7, pc}

0800b526 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b526:	b580      	push	{r7, lr}
 800b528:	b082      	sub	sp, #8
 800b52a:	af00      	add	r7, sp, #0
 800b52c:	6078      	str	r0, [r7, #4]
 800b52e:	460b      	mov	r3, r1
 800b530:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800b538:	2b01      	cmp	r3, #1
 800b53a:	d103      	bne.n	800b544 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800b53c:	78fb      	ldrb	r3, [r7, #3]
 800b53e:	4618      	mov	r0, r3
 800b540:	f000 f870 	bl	800b624 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b544:	20c8      	movs	r0, #200	; 0xc8
 800b546:	f7f8 fdb5 	bl	80040b4 <HAL_Delay>
  return USBH_OK;
 800b54a:	2300      	movs	r3, #0
}
 800b54c:	4618      	mov	r0, r3
 800b54e:	3708      	adds	r7, #8
 800b550:	46bd      	mov	sp, r7
 800b552:	bd80      	pop	{r7, pc}

0800b554 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b554:	b480      	push	{r7}
 800b556:	b085      	sub	sp, #20
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
 800b55c:	460b      	mov	r3, r1
 800b55e:	70fb      	strb	r3, [r7, #3]
 800b560:	4613      	mov	r3, r2
 800b562:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b56a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b56c:	78fb      	ldrb	r3, [r7, #3]
 800b56e:	68fa      	ldr	r2, [r7, #12]
 800b570:	212c      	movs	r1, #44	; 0x2c
 800b572:	fb01 f303 	mul.w	r3, r1, r3
 800b576:	4413      	add	r3, r2
 800b578:	333b      	adds	r3, #59	; 0x3b
 800b57a:	781b      	ldrb	r3, [r3, #0]
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d009      	beq.n	800b594 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b580:	78fb      	ldrb	r3, [r7, #3]
 800b582:	68fa      	ldr	r2, [r7, #12]
 800b584:	212c      	movs	r1, #44	; 0x2c
 800b586:	fb01 f303 	mul.w	r3, r1, r3
 800b58a:	4413      	add	r3, r2
 800b58c:	3354      	adds	r3, #84	; 0x54
 800b58e:	78ba      	ldrb	r2, [r7, #2]
 800b590:	701a      	strb	r2, [r3, #0]
 800b592:	e008      	b.n	800b5a6 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b594:	78fb      	ldrb	r3, [r7, #3]
 800b596:	68fa      	ldr	r2, [r7, #12]
 800b598:	212c      	movs	r1, #44	; 0x2c
 800b59a:	fb01 f303 	mul.w	r3, r1, r3
 800b59e:	4413      	add	r3, r2
 800b5a0:	3355      	adds	r3, #85	; 0x55
 800b5a2:	78ba      	ldrb	r2, [r7, #2]
 800b5a4:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b5a6:	2300      	movs	r3, #0
}
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	3714      	adds	r7, #20
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b2:	4770      	bx	lr

0800b5b4 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b082      	sub	sp, #8
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b5bc:	6878      	ldr	r0, [r7, #4]
 800b5be:	f7f8 fd79 	bl	80040b4 <HAL_Delay>
}
 800b5c2:	bf00      	nop
 800b5c4:	3708      	adds	r7, #8
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	bd80      	pop	{r7, pc}
	...

0800b5cc <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b5cc:	b480      	push	{r7}
 800b5ce:	b085      	sub	sp, #20
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b5d6:	2300      	movs	r3, #0
 800b5d8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b5da:	79fb      	ldrb	r3, [r7, #7]
 800b5dc:	2b03      	cmp	r3, #3
 800b5de:	d817      	bhi.n	800b610 <USBH_Get_USB_Status+0x44>
 800b5e0:	a201      	add	r2, pc, #4	; (adr r2, 800b5e8 <USBH_Get_USB_Status+0x1c>)
 800b5e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5e6:	bf00      	nop
 800b5e8:	0800b5f9 	.word	0x0800b5f9
 800b5ec:	0800b5ff 	.word	0x0800b5ff
 800b5f0:	0800b605 	.word	0x0800b605
 800b5f4:	0800b60b 	.word	0x0800b60b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	73fb      	strb	r3, [r7, #15]
    break;
 800b5fc:	e00b      	b.n	800b616 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b5fe:	2302      	movs	r3, #2
 800b600:	73fb      	strb	r3, [r7, #15]
    break;
 800b602:	e008      	b.n	800b616 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b604:	2301      	movs	r3, #1
 800b606:	73fb      	strb	r3, [r7, #15]
    break;
 800b608:	e005      	b.n	800b616 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b60a:	2302      	movs	r3, #2
 800b60c:	73fb      	strb	r3, [r7, #15]
    break;
 800b60e:	e002      	b.n	800b616 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b610:	2302      	movs	r3, #2
 800b612:	73fb      	strb	r3, [r7, #15]
    break;
 800b614:	bf00      	nop
  }
  return usb_status;
 800b616:	7bfb      	ldrb	r3, [r7, #15]
}
 800b618:	4618      	mov	r0, r3
 800b61a:	3714      	adds	r7, #20
 800b61c:	46bd      	mov	sp, r7
 800b61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b622:	4770      	bx	lr

0800b624 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800b624:	b580      	push	{r7, lr}
 800b626:	b084      	sub	sp, #16
 800b628:	af00      	add	r7, sp, #0
 800b62a:	4603      	mov	r3, r0
 800b62c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800b62e:	79fb      	ldrb	r3, [r7, #7]
 800b630:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800b632:	79fb      	ldrb	r3, [r7, #7]
 800b634:	2b00      	cmp	r3, #0
 800b636:	d102      	bne.n	800b63e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800b638:	2300      	movs	r3, #0
 800b63a:	73fb      	strb	r3, [r7, #15]
 800b63c:	e001      	b.n	800b642 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800b63e:	2301      	movs	r3, #1
 800b640:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800b642:	7bfb      	ldrb	r3, [r7, #15]
 800b644:	461a      	mov	r2, r3
 800b646:	2101      	movs	r1, #1
 800b648:	4803      	ldr	r0, [pc, #12]	; (800b658 <MX_DriverVbusFS+0x34>)
 800b64a:	f7f9 f901 	bl	8004850 <HAL_GPIO_WritePin>
}
 800b64e:	bf00      	nop
 800b650:	3710      	adds	r7, #16
 800b652:	46bd      	mov	sp, r7
 800b654:	bd80      	pop	{r7, pc}
 800b656:	bf00      	nop
 800b658:	40020800 	.word	0x40020800

0800b65c <_init>:
 800b65c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b65e:	bf00      	nop
 800b660:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b662:	bc08      	pop	{r3}
 800b664:	469e      	mov	lr, r3
 800b666:	4770      	bx	lr

0800b668 <_fini>:
 800b668:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b66a:	bf00      	nop
 800b66c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b66e:	bc08      	pop	{r3}
 800b670:	469e      	mov	lr, r3
 800b672:	4770      	bx	lr
