PPA Report for delayed_reset_counter.v (Module: delayed_reset_counter)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 16
FF Count: 39
IO Count: 10
Cell Count: 78

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 757.58 MHz
Reg-to-Reg Critical Path Delay: 0.992 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
