<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcbmc301_ds_wdata_bresp_ctrl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcbmc301_ds_wdata_bresp_ctrl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcbmc301_ds_wdata_bresp_ctrl')">atcbmc301_ds_wdata_bresp_ctrl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.15</td>
<td class="s10 cl rt"><a href="mod1047.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1047.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod1047.html#Toggle" > 76.61</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1047.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1047.html#inst_tag_67528"  onclick="showContent('inst_tag_67528')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_wdata_bresp</a></td>
<td class="s7 cl rt"> 74.10</td>
<td class="s9 cl rt"><a href="mod1047.html#inst_tag_67528_Line" > 98.06</a></td>
<td class="s5 cl rt"><a href="mod1047.html#inst_tag_67528_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod1047.html#inst_tag_67528_Toggle" > 67.08</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1047.html#inst_tag_67528_Branch" > 81.25</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1047.html#inst_tag_67529"  onclick="showContent('inst_tag_67529')">gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_wdata_bresp</a></td>
<td class="s9 cl rt"> 96.53</td>
<td class="s10 cl rt"><a href="mod1047.html#inst_tag_67529_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1047.html#inst_tag_67529_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1047.html#inst_tag_67529_Toggle" > 86.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1047.html#inst_tag_67529_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_67528'>
<hr>
<a name="inst_tag_67528"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_67528" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_wdata_bresp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.10</td>
<td class="s9 cl rt"><a href="mod1047.html#inst_tag_67528_Line" > 98.06</a></td>
<td class="s5 cl rt"><a href="mod1047.html#inst_tag_67528_Cond" > 50.00</a></td>
<td class="s6 cl rt"><a href="mod1047.html#inst_tag_67528_Toggle" > 67.08</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1047.html#inst_tag_67528_Branch" > 81.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.54</td>
<td class="s9 cl rt"> 98.29</td>
<td class="s5 cl rt"> 57.14</td>
<td class="s6 cl rt"> 66.28</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.46</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 60.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2573.html#inst_tag_191683" >ds1_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1754_0.html#inst_tag_93572" id="tag_urg_inst_93572">outstanding_fifo.wmid_fifo</a></td>
<td class="s8 cl rt"> 80.73</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_67529'>
<hr>
<a name="inst_tag_67529"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy59.html#tag_urg_inst_67529" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_wdata_bresp</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.53</td>
<td class="s10 cl rt"><a href="mod1047.html#inst_tag_67529_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1047.html#inst_tag_67529_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1047.html#inst_tag_67529_Toggle" > 86.14</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1047.html#inst_tag_67529_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.41</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.94</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2573.html#inst_tag_191684" >ds2_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1754_0.html#inst_tag_93573" id="tag_urg_inst_93573">outstanding_fifo.wmid_fifo</a></td>
<td class="s8 cl rt"> 80.73</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcbmc301_ds_wdata_bresp_ctrl'>
<a name="Line"></a>
Line Coverage for Module : <a name="522519475"></a>
<a href="mod1047.html" >atcbmc301_ds_wdata_bresp_ctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>103</td><td>103</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2322</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2331</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2342</td><td>80</td><td>80</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2432</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2441</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2475</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
2321                    always @(posedge aclk or negedge aresetn) begin
2322       1/1              if (!aresetn) begin
2323       1/1                  pending_bvalid &lt;= 1'b0;
2324                        end
2325                        else begin
2326       1/1                  pending_bvalid &lt;= (pending_bvalid | ds_bvalid) &amp; ~slave_bready;
2327                        end
2328                    end
2329                    
2330                    always @(posedge aclk or negedge aresetn) begin
2331       1/1              if (!aresetn) begin
2332       1/1                  pending_bid &lt;= {(ID_WIDTH + 4){1'b0}};
2333       1/1                  pending_bresp &lt;= 2'b0;
2334                        end
2335       1/1              else if (ds_bvalid &amp; ~slave_bready &amp; ~pending_bvalid) begin
2336       1/1                  pending_bid &lt;= ds_bid;
2337       1/1                  pending_bresp &lt;= ds_bresp;
2338                        end
                        MISSING_ELSE
2339                    end
2340                    
2341                    always @* begin
2342       1/1              mst_wdata[0] = mst0_wdata &amp; {DATA_WIDTH{mst0_connect}};
2343       1/1              mst_wstrb[0] = mst0_wstrb &amp; {(DATA_WIDTH / 8){mst0_connect}};
2344       1/1              mst_wlast[0] = mst0_wlast &amp; mst0_connect;
2345       1/1              mst_wvalid[0] = mst0_wvalid &amp; mst0_connect &amp; (mst0_wsid == self_id);
2346       1/1              mst_bready[0] = mst0_bready &amp; mst0_connect &amp; (mst0_bsid == self_id);
2347       1/1              mst_wdata[1] = {DATA_WIDTH{1'b0}};
2348       1/1              mst_wstrb[1] = {(DATA_WIDTH / 8){1'b0}};
2349       1/1              mst_wlast[1] = 1'b0;
2350       1/1              mst_wvalid[1] = 1'b0;
2351       1/1              mst_bready[1] = 1'b0;
2352       1/1              mst_wdata[2] = {DATA_WIDTH{1'b0}};
2353       1/1              mst_wstrb[2] = {(DATA_WIDTH / 8){1'b0}};
2354       1/1              mst_wlast[2] = 1'b0;
2355       1/1              mst_wvalid[2] = 1'b0;
2356       1/1              mst_bready[2] = 1'b0;
2357       1/1              mst_wdata[3] = {DATA_WIDTH{1'b0}};
2358       1/1              mst_wstrb[3] = {(DATA_WIDTH / 8){1'b0}};
2359       1/1              mst_wlast[3] = 1'b0;
2360       1/1              mst_wvalid[3] = 1'b0;
2361       1/1              mst_bready[3] = 1'b0;
2362       1/1              mst_wdata[4] = {DATA_WIDTH{1'b0}};
2363       1/1              mst_wstrb[4] = {(DATA_WIDTH / 8){1'b0}};
2364       1/1              mst_wlast[4] = 1'b0;
2365       1/1              mst_wvalid[4] = 1'b0;
2366       1/1              mst_bready[4] = 1'b0;
2367       1/1              mst_wdata[5] = {DATA_WIDTH{1'b0}};
2368       1/1              mst_wstrb[5] = {(DATA_WIDTH / 8){1'b0}};
2369       1/1              mst_wlast[5] = 1'b0;
2370       1/1              mst_wvalid[5] = 1'b0;
2371       1/1              mst_bready[5] = 1'b0;
2372       1/1              mst_wdata[6] = {DATA_WIDTH{1'b0}};
2373       1/1              mst_wstrb[6] = {(DATA_WIDTH / 8){1'b0}};
2374       1/1              mst_wlast[6] = 1'b0;
2375       1/1              mst_wvalid[6] = 1'b0;
2376       1/1              mst_bready[6] = 1'b0;
2377       1/1              mst_wdata[7] = {DATA_WIDTH{1'b0}};
2378       1/1              mst_wstrb[7] = {(DATA_WIDTH / 8){1'b0}};
2379       1/1              mst_wlast[7] = 1'b0;
2380       1/1              mst_wvalid[7] = 1'b0;
2381       1/1              mst_bready[7] = 1'b0;
2382       1/1              mst_wdata[8] = {DATA_WIDTH{1'b0}};
2383       1/1              mst_wstrb[8] = {(DATA_WIDTH / 8){1'b0}};
2384       1/1              mst_wlast[8] = 1'b0;
2385       1/1              mst_wvalid[8] = 1'b0;
2386       1/1              mst_bready[8] = 1'b0;
2387       1/1              mst_wdata[9] = {DATA_WIDTH{1'b0}};
2388       1/1              mst_wstrb[9] = {(DATA_WIDTH / 8){1'b0}};
2389       1/1              mst_wlast[9] = 1'b0;
2390       1/1              mst_wvalid[9] = 1'b0;
2391       1/1              mst_bready[9] = 1'b0;
2392       1/1              mst_wdata[10] = {DATA_WIDTH{1'b0}};
2393       1/1              mst_wstrb[10] = {(DATA_WIDTH / 8){1'b0}};
2394       1/1              mst_wlast[10] = 1'b0;
2395       1/1              mst_wvalid[10] = 1'b0;
2396       1/1              mst_bready[10] = 1'b0;
2397       1/1              mst_wdata[11] = {DATA_WIDTH{1'b0}};
2398       1/1              mst_wstrb[11] = {(DATA_WIDTH / 8){1'b0}};
2399       1/1              mst_wlast[11] = 1'b0;
2400       1/1              mst_wvalid[11] = 1'b0;
2401       1/1              mst_bready[11] = 1'b0;
2402       1/1              mst_wdata[12] = {DATA_WIDTH{1'b0}};
2403       1/1              mst_wstrb[12] = {(DATA_WIDTH / 8){1'b0}};
2404       1/1              mst_wlast[12] = 1'b0;
2405       1/1              mst_wvalid[12] = 1'b0;
2406       1/1              mst_bready[12] = 1'b0;
2407       1/1              mst_wdata[13] = {DATA_WIDTH{1'b0}};
2408       1/1              mst_wstrb[13] = {(DATA_WIDTH / 8){1'b0}};
2409       1/1              mst_wlast[13] = 1'b0;
2410       1/1              mst_wvalid[13] = 1'b0;
2411       1/1              mst_bready[13] = 1'b0;
2412       1/1              mst_wdata[14] = {DATA_WIDTH{1'b0}};
2413       1/1              mst_wstrb[14] = {(DATA_WIDTH / 8){1'b0}};
2414       1/1              mst_wlast[14] = 1'b0;
2415       1/1              mst_wvalid[14] = 1'b0;
2416       1/1              mst_bready[14] = 1'b0;
2417       1/1              mst_wdata[15] = {DATA_WIDTH{1'b0}};
2418       1/1              mst_wstrb[15] = {(DATA_WIDTH / 8){1'b0}};
2419       1/1              mst_wlast[15] = 1'b0;
2420       1/1              mst_wvalid[15] = 1'b0;
2421       1/1              mst_bready[15] = 1'b0;
2422                    end
2423                    
2424                    assign slv_wmid = wmid_fifo_rdata;
2425                    assign wmid_fifo_wr = addr_outstanding_en;
2426                    assign wlast_pre = mst_wlast[slv_wmid[3:0]];
2427                    assign wvalid_pre = mst_wvalid[slv_wmid[3:0]];
2428                    assign last_wr = slv_wready &amp; wvalid_pre &amp; wlast_pre;
2429                    assign wmid_fifo_wdata = slv_aid;
2430                    assign slv_wready = ~(ds_wvalid &amp; ~ds_wready) &amp; ~wmid_fifo_empty &amp; ~(wlast_pre &amp; bresp_cnt_full);
2431                    always @(posedge aclk or negedge aresetn) begin
2432       1/1              if (!aresetn) begin
2433       1/1                  ds_wvalid &lt;= 1'b0;
2434                        end
2435                        else begin
2436       1/1                  ds_wvalid &lt;= (slv_wready &amp; wvalid_pre) | (ds_wvalid &amp; ~ds_wready);
2437                        end
2438                    end
2439                    
2440                    always @(posedge aclk or negedge aresetn) begin
2441       1/1              if (!aresetn) begin
2442       1/1                  ds_wdata &lt;= {DATA_WIDTH{1'b0}};
2443       1/1                  ds_wstrb &lt;= {(DATA_WIDTH / 8){1'b0}};
2444       1/1                  ds_wlast &lt;= 1'h0;
2445                        end
2446       1/1              else if (slv_wready &amp; wvalid_pre) begin
2447       1/1                  ds_wdata &lt;= mst_wdata[slv_wmid[3:0]];
2448       1/1                  ds_wstrb &lt;= mst_wstrb[slv_wmid[3:0]];
2449       1/1                  ds_wlast &lt;= wlast_pre;
2450                        end
                        MISSING_ELSE
2451                    end
2452                    
2453                    generate
2454                        if (OUTSTANDING_DEPTH &gt; 1) begin:outstanding_fifo
2455                            wire wmid_fifo_full;
2456                            assign outstanding_ready = ~wmid_fifo_full;
2457                            wire wmid_fifo_rd = last_wr;
2458                            nds_sync_fifo_afe #(
2459                                .DATA_WIDTH(4),
2460                                .FIFO_DEPTH(OUTSTANDING_DEPTH)
2461                            ) wmid_fifo (
2462                                .reset_n(aresetn),
2463                                .clk(aclk),
2464                                .wr(wmid_fifo_wr),
2465                                .wr_data(wmid_fifo_wdata),
2466                                .rd(wmid_fifo_rd),
2467                                .rd_data(wmid_fifo_rdata),
2468                                .almost_empty(),
2469                                .almost_full(),
2470                                .empty(wmid_fifo_empty),
2471                                .full(wmid_fifo_full)
2472                            );
2473                            reg [OUTSTANDING_COUNT_WIDTH - 1:0] bresp_cnt;
2474                            always @(posedge aclk or negedge aresetn) begin
2475       1/1                      if (!aresetn) begin
2476       1/1                          bresp_cnt &lt;= {OUTSTANDING_COUNT_WIDTH{1'b0}};
2477                                end
2478                                else begin
2479       1/1                          bresp_cnt &lt;= bresp_cnt + ({OUTSTANDING_COUNT_WIDTH{slv_bvalid &amp; slave_bready &amp; ~last_wr}} | {{OUTSTANDING_COUNT_WIDTH - 1{1'b0}},last_wr &amp; ~(slv_bvalid &amp; slave_bready)});
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="522519475"></a>
<a href="mod1047.html" >atcbmc301_ds_wdata_bresp_ctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2318
 EXPRESSION (pending_bvalid ? pending_bid : ds_bid)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2319
 EXPRESSION (pending_bvalid ? pending_bresp : ds_bresp)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1156886839"></a>
<a href="mod1047.html" >atcbmc301_ds_wdata_bresp_ctrl ( parameter DATA_WIDTH=64,ID_WIDTH=4,OUTSTANDING_DEPTH=4,DATA_MSB=63,ID_MSB=3,OUTSTANDING_COUNT_WIDTH=3 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s7 cl rt"> 74.10</td>
<td class="s6 cl rt"> 67.08</td>
</tr></table>
<span class=inst><a href="mod1047.html#inst_tag_67527_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_wdata_bresp</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">14</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">404</td>
<td class="rt">271</td>
<td class="rt">67.08 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">202</td>
<td class="rt">136</td>
<td class="rt">67.33 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">202</td>
<td class="rt">135</td>
<td class="rt">66.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">14</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">404</td>
<td class="rt">271</td>
<td class="rt">67.08 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">202</td>
<td class="rt">136</td>
<td class="rt">67.33 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">202</td>
<td class="rt">135</td>
<td class="rt">66.83 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>self_id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wdata[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wstrb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wsid[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wsid[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_bsid[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_bsid[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_wdata[36:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wdata[63:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wstrb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv_wmid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_wready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_aid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>addr_outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bid[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bid[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1716437812"></a>
<a href="mod1047.html" >atcbmc301_ds_wdata_bresp_ctrl ( parameter DATA_WIDTH=64,ID_WIDTH=4,OUTSTANDING_DEPTH=8,DATA_MSB=63,ID_MSB=3,OUTSTANDING_COUNT_WIDTH=4 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 96.53</td>
<td class="s8 cl rt"> 86.14</td>
</tr></table>
<span class=inst><a href="mod1047.html#inst_tag_67528_Toggle" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_wdata_bresp</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">18</td>
<td class="rt">64.29 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">404</td>
<td class="rt">348</td>
<td class="rt">86.14 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">202</td>
<td class="rt">175</td>
<td class="rt">86.63 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">202</td>
<td class="rt">173</td>
<td class="rt">85.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">18</td>
<td class="rt">64.29 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">404</td>
<td class="rt">348</td>
<td class="rt">86.14 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">202</td>
<td class="rt">175</td>
<td class="rt">86.63 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">202</td>
<td class="rt">173</td>
<td class="rt">85.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>self_id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wdata[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wstrb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wsid[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wsid[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_bsid[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_bsid[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_wdata[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wstrb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv_wmid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_wready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_aid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>addr_outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bresp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bresp[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bid[7:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bresp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bid[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bid[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bid[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="522519475"></a>
<a href="mod1047.html" >atcbmc301_ds_wdata_bresp_ctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2318</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2319</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2331</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2432</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2441</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2475</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2318       assign slv_bid = pending_bvalid ? pending_bid : ds_bid;
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2319       assign slv_bresp = pending_bvalid ? pending_bresp : ds_bresp;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2322           if (!aresetn) begin
               <font color = "green">-1-</font>  
2323               pending_bvalid <= 1'b0;
           <font color = "green">        ==></font>
2324           end
2325           else begin
2326               pending_bvalid <= (pending_bvalid | ds_bvalid) & ~slave_bready;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2331           if (!aresetn) begin
               <font color = "green">-1-</font>  
2332               pending_bid <= {(ID_WIDTH + 4){1'b0}};
           <font color = "green">        ==></font>
2333               pending_bresp <= 2'b0;
2334           end
2335           else if (ds_bvalid & ~slave_bready & ~pending_bvalid) begin
                    <font color = "green">-2-</font>  
2336               pending_bid <= ds_bid;
           <font color = "green">        ==></font>
2337               pending_bresp <= ds_bresp;
2338           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2432           if (!aresetn) begin
               <font color = "green">-1-</font>  
2433               ds_wvalid <= 1'b0;
           <font color = "green">        ==></font>
2434           end
2435           else begin
2436               ds_wvalid <= (slv_wready & wvalid_pre) | (ds_wvalid & ~ds_wready);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2441           if (!aresetn) begin
               <font color = "green">-1-</font>  
2442               ds_wdata <= {DATA_WIDTH{1'b0}};
           <font color = "green">        ==></font>
2443               ds_wstrb <= {(DATA_WIDTH / 8){1'b0}};
2444               ds_wlast <= 1'h0;
2445           end
2446           else if (slv_wready & wvalid_pre) begin
                    <font color = "green">-2-</font>  
2447               ds_wdata <= mst_wdata[slv_wmid[3:0]];
           <font color = "green">        ==></font>
2448               ds_wstrb <= mst_wstrb[slv_wmid[3:0]];
2449               ds_wlast <= wlast_pre;
2450           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2475                   if (!aresetn) begin
                       <font color = "green">-1-</font>  
2476                       bresp_cnt <= {OUTSTANDING_COUNT_WIDTH{1'b0}};
           <font color = "green">                ==></font>
2477                   end
2478                   else begin
2479                       bresp_cnt <= bresp_cnt + ({OUTSTANDING_COUNT_WIDTH{slv_bvalid & slave_bready & ~last_wr}} | {{OUTSTANDING_COUNT_WIDTH - 1{1'b0}},last_wr & ~(slv_bvalid & slave_bready)});
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_67528'>
<a name="inst_tag_67528_Line"></a>
<b>Line Coverage for Instance : <a href="mod1047.html#inst_tag_67528" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_wdata_bresp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>103</td><td>101</td><td>98.06</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2322</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>2331</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2342</td><td>80</td><td>80</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2432</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2441</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2475</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
2321                    always @(posedge aclk or negedge aresetn) begin
2322       1/1              if (!aresetn) begin
2323       1/1                  pending_bvalid &lt;= 1'b0;
2324                        end
2325                        else begin
2326       1/1                  pending_bvalid &lt;= (pending_bvalid | ds_bvalid) &amp; ~slave_bready;
2327                        end
2328                    end
2329                    
2330                    always @(posedge aclk or negedge aresetn) begin
2331       1/1              if (!aresetn) begin
2332       1/1                  pending_bid &lt;= {(ID_WIDTH + 4){1'b0}};
2333       1/1                  pending_bresp &lt;= 2'b0;
2334                        end
2335       1/1              else if (ds_bvalid &amp; ~slave_bready &amp; ~pending_bvalid) begin
2336       <font color = "red">0/1     ==>          pending_bid &lt;= ds_bid;</font>
2337       <font color = "red">0/1     ==>          pending_bresp &lt;= ds_bresp;</font>
2338                        end
                        MISSING_ELSE
2339                    end
2340                    
2341                    always @* begin
2342       1/1              mst_wdata[0] = mst0_wdata &amp; {DATA_WIDTH{mst0_connect}};
2343       1/1              mst_wstrb[0] = mst0_wstrb &amp; {(DATA_WIDTH / 8){mst0_connect}};
2344       1/1              mst_wlast[0] = mst0_wlast &amp; mst0_connect;
2345       1/1              mst_wvalid[0] = mst0_wvalid &amp; mst0_connect &amp; (mst0_wsid == self_id);
2346       1/1              mst_bready[0] = mst0_bready &amp; mst0_connect &amp; (mst0_bsid == self_id);
2347       1/1              mst_wdata[1] = {DATA_WIDTH{1'b0}};
2348       1/1              mst_wstrb[1] = {(DATA_WIDTH / 8){1'b0}};
2349       1/1              mst_wlast[1] = 1'b0;
2350       1/1              mst_wvalid[1] = 1'b0;
2351       1/1              mst_bready[1] = 1'b0;
2352       1/1              mst_wdata[2] = {DATA_WIDTH{1'b0}};
2353       1/1              mst_wstrb[2] = {(DATA_WIDTH / 8){1'b0}};
2354       1/1              mst_wlast[2] = 1'b0;
2355       1/1              mst_wvalid[2] = 1'b0;
2356       1/1              mst_bready[2] = 1'b0;
2357       1/1              mst_wdata[3] = {DATA_WIDTH{1'b0}};
2358       1/1              mst_wstrb[3] = {(DATA_WIDTH / 8){1'b0}};
2359       1/1              mst_wlast[3] = 1'b0;
2360       1/1              mst_wvalid[3] = 1'b0;
2361       1/1              mst_bready[3] = 1'b0;
2362       1/1              mst_wdata[4] = {DATA_WIDTH{1'b0}};
2363       1/1              mst_wstrb[4] = {(DATA_WIDTH / 8){1'b0}};
2364       1/1              mst_wlast[4] = 1'b0;
2365       1/1              mst_wvalid[4] = 1'b0;
2366       1/1              mst_bready[4] = 1'b0;
2367       1/1              mst_wdata[5] = {DATA_WIDTH{1'b0}};
2368       1/1              mst_wstrb[5] = {(DATA_WIDTH / 8){1'b0}};
2369       1/1              mst_wlast[5] = 1'b0;
2370       1/1              mst_wvalid[5] = 1'b0;
2371       1/1              mst_bready[5] = 1'b0;
2372       1/1              mst_wdata[6] = {DATA_WIDTH{1'b0}};
2373       1/1              mst_wstrb[6] = {(DATA_WIDTH / 8){1'b0}};
2374       1/1              mst_wlast[6] = 1'b0;
2375       1/1              mst_wvalid[6] = 1'b0;
2376       1/1              mst_bready[6] = 1'b0;
2377       1/1              mst_wdata[7] = {DATA_WIDTH{1'b0}};
2378       1/1              mst_wstrb[7] = {(DATA_WIDTH / 8){1'b0}};
2379       1/1              mst_wlast[7] = 1'b0;
2380       1/1              mst_wvalid[7] = 1'b0;
2381       1/1              mst_bready[7] = 1'b0;
2382       1/1              mst_wdata[8] = {DATA_WIDTH{1'b0}};
2383       1/1              mst_wstrb[8] = {(DATA_WIDTH / 8){1'b0}};
2384       1/1              mst_wlast[8] = 1'b0;
2385       1/1              mst_wvalid[8] = 1'b0;
2386       1/1              mst_bready[8] = 1'b0;
2387       1/1              mst_wdata[9] = {DATA_WIDTH{1'b0}};
2388       1/1              mst_wstrb[9] = {(DATA_WIDTH / 8){1'b0}};
2389       1/1              mst_wlast[9] = 1'b0;
2390       1/1              mst_wvalid[9] = 1'b0;
2391       1/1              mst_bready[9] = 1'b0;
2392       1/1              mst_wdata[10] = {DATA_WIDTH{1'b0}};
2393       1/1              mst_wstrb[10] = {(DATA_WIDTH / 8){1'b0}};
2394       1/1              mst_wlast[10] = 1'b0;
2395       1/1              mst_wvalid[10] = 1'b0;
2396       1/1              mst_bready[10] = 1'b0;
2397       1/1              mst_wdata[11] = {DATA_WIDTH{1'b0}};
2398       1/1              mst_wstrb[11] = {(DATA_WIDTH / 8){1'b0}};
2399       1/1              mst_wlast[11] = 1'b0;
2400       1/1              mst_wvalid[11] = 1'b0;
2401       1/1              mst_bready[11] = 1'b0;
2402       1/1              mst_wdata[12] = {DATA_WIDTH{1'b0}};
2403       1/1              mst_wstrb[12] = {(DATA_WIDTH / 8){1'b0}};
2404       1/1              mst_wlast[12] = 1'b0;
2405       1/1              mst_wvalid[12] = 1'b0;
2406       1/1              mst_bready[12] = 1'b0;
2407       1/1              mst_wdata[13] = {DATA_WIDTH{1'b0}};
2408       1/1              mst_wstrb[13] = {(DATA_WIDTH / 8){1'b0}};
2409       1/1              mst_wlast[13] = 1'b0;
2410       1/1              mst_wvalid[13] = 1'b0;
2411       1/1              mst_bready[13] = 1'b0;
2412       1/1              mst_wdata[14] = {DATA_WIDTH{1'b0}};
2413       1/1              mst_wstrb[14] = {(DATA_WIDTH / 8){1'b0}};
2414       1/1              mst_wlast[14] = 1'b0;
2415       1/1              mst_wvalid[14] = 1'b0;
2416       1/1              mst_bready[14] = 1'b0;
2417       1/1              mst_wdata[15] = {DATA_WIDTH{1'b0}};
2418       1/1              mst_wstrb[15] = {(DATA_WIDTH / 8){1'b0}};
2419       1/1              mst_wlast[15] = 1'b0;
2420       1/1              mst_wvalid[15] = 1'b0;
2421       1/1              mst_bready[15] = 1'b0;
2422                    end
2423                    
2424                    assign slv_wmid = wmid_fifo_rdata;
2425                    assign wmid_fifo_wr = addr_outstanding_en;
2426                    assign wlast_pre = mst_wlast[slv_wmid[3:0]];
2427                    assign wvalid_pre = mst_wvalid[slv_wmid[3:0]];
2428                    assign last_wr = slv_wready &amp; wvalid_pre &amp; wlast_pre;
2429                    assign wmid_fifo_wdata = slv_aid;
2430                    assign slv_wready = ~(ds_wvalid &amp; ~ds_wready) &amp; ~wmid_fifo_empty &amp; ~(wlast_pre &amp; bresp_cnt_full);
2431                    always @(posedge aclk or negedge aresetn) begin
2432       1/1              if (!aresetn) begin
2433       1/1                  ds_wvalid &lt;= 1'b0;
2434                        end
2435                        else begin
2436       1/1                  ds_wvalid &lt;= (slv_wready &amp; wvalid_pre) | (ds_wvalid &amp; ~ds_wready);
2437                        end
2438                    end
2439                    
2440                    always @(posedge aclk or negedge aresetn) begin
2441       1/1              if (!aresetn) begin
2442       1/1                  ds_wdata &lt;= {DATA_WIDTH{1'b0}};
2443       1/1                  ds_wstrb &lt;= {(DATA_WIDTH / 8){1'b0}};
2444       1/1                  ds_wlast &lt;= 1'h0;
2445                        end
2446       1/1              else if (slv_wready &amp; wvalid_pre) begin
2447       1/1                  ds_wdata &lt;= mst_wdata[slv_wmid[3:0]];
2448       1/1                  ds_wstrb &lt;= mst_wstrb[slv_wmid[3:0]];
2449       1/1                  ds_wlast &lt;= wlast_pre;
2450                        end
                        MISSING_ELSE
2451                    end
2452                    
2453                    generate
2454                        if (OUTSTANDING_DEPTH &gt; 1) begin:outstanding_fifo
2455                            wire wmid_fifo_full;
2456                            assign outstanding_ready = ~wmid_fifo_full;
2457                            wire wmid_fifo_rd = last_wr;
2458                            nds_sync_fifo_afe #(
2459                                .DATA_WIDTH(4),
2460                                .FIFO_DEPTH(OUTSTANDING_DEPTH)
2461                            ) wmid_fifo (
2462                                .reset_n(aresetn),
2463                                .clk(aclk),
2464                                .wr(wmid_fifo_wr),
2465                                .wr_data(wmid_fifo_wdata),
2466                                .rd(wmid_fifo_rd),
2467                                .rd_data(wmid_fifo_rdata),
2468                                .almost_empty(),
2469                                .almost_full(),
2470                                .empty(wmid_fifo_empty),
2471                                .full(wmid_fifo_full)
2472                            );
2473                            reg [OUTSTANDING_COUNT_WIDTH - 1:0] bresp_cnt;
2474                            always @(posedge aclk or negedge aresetn) begin
2475       1/1                      if (!aresetn) begin
2476       1/1                          bresp_cnt &lt;= {OUTSTANDING_COUNT_WIDTH{1'b0}};
2477                                end
2478                                else begin
2479       1/1                          bresp_cnt &lt;= bresp_cnt + ({OUTSTANDING_COUNT_WIDTH{slv_bvalid &amp; slave_bready &amp; ~last_wr}} | {{OUTSTANDING_COUNT_WIDTH - 1{1'b0}},last_wr &amp; ~(slv_bvalid &amp; slave_bready)});
</pre>
<hr>
<a name="inst_tag_67528_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1047.html#inst_tag_67528" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_wdata_bresp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2318
 EXPRESSION (pending_bvalid ? pending_bid : ds_bid)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2319
 EXPRESSION (pending_bvalid ? pending_bresp : ds_bresp)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_67528_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1047.html#inst_tag_67528" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_wdata_bresp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">14</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">404</td>
<td class="rt">271</td>
<td class="rt">67.08 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">202</td>
<td class="rt">136</td>
<td class="rt">67.33 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">202</td>
<td class="rt">135</td>
<td class="rt">66.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">14</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">404</td>
<td class="rt">271</td>
<td class="rt">67.08 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">202</td>
<td class="rt">136</td>
<td class="rt">67.33 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">202</td>
<td class="rt">135</td>
<td class="rt">66.83 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>self_id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wdata[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wstrb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wsid[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wsid[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_bsid[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_bsid[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_wdata[36:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wdata[63:37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wlast</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wstrb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>slv_wmid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_wready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_aid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>addr_outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bid[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bresp[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bid[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_67528_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1047.html#inst_tag_67528" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds1_ctrl.ds_wdata_bresp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">13</td>
<td class="rt">81.25 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2318</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">2319</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2331</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2432</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2441</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2475</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2318       assign slv_bid = pending_bvalid ? pending_bid : ds_bid;
                                           <font color = "red">-1-</font>  
                                           <font color = "red">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2319       assign slv_bresp = pending_bvalid ? pending_bresp : ds_bresp;
                                             <font color = "red">-1-</font>  
                                             <font color = "red">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2322           if (!aresetn) begin
               <font color = "green">-1-</font>  
2323               pending_bvalid <= 1'b0;
           <font color = "green">        ==></font>
2324           end
2325           else begin
2326               pending_bvalid <= (pending_bvalid | ds_bvalid) & ~slave_bready;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2331           if (!aresetn) begin
               <font color = "green">-1-</font>  
2332               pending_bid <= {(ID_WIDTH + 4){1'b0}};
           <font color = "green">        ==></font>
2333               pending_bresp <= 2'b0;
2334           end
2335           else if (ds_bvalid & ~slave_bready & ~pending_bvalid) begin
                    <font color = "red">-2-</font>  
2336               pending_bid <= ds_bid;
           <font color = "red">        ==></font>
2337               pending_bresp <= ds_bresp;
2338           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2432           if (!aresetn) begin
               <font color = "green">-1-</font>  
2433               ds_wvalid <= 1'b0;
           <font color = "green">        ==></font>
2434           end
2435           else begin
2436               ds_wvalid <= (slv_wready & wvalid_pre) | (ds_wvalid & ~ds_wready);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2441           if (!aresetn) begin
               <font color = "green">-1-</font>  
2442               ds_wdata <= {DATA_WIDTH{1'b0}};
           <font color = "green">        ==></font>
2443               ds_wstrb <= {(DATA_WIDTH / 8){1'b0}};
2444               ds_wlast <= 1'h0;
2445           end
2446           else if (slv_wready & wvalid_pre) begin
                    <font color = "green">-2-</font>  
2447               ds_wdata <= mst_wdata[slv_wmid[3:0]];
           <font color = "green">        ==></font>
2448               ds_wstrb <= mst_wstrb[slv_wmid[3:0]];
2449               ds_wlast <= wlast_pre;
2450           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2475                   if (!aresetn) begin
                       <font color = "green">-1-</font>  
2476                       bresp_cnt <= {OUTSTANDING_COUNT_WIDTH{1'b0}};
           <font color = "green">                ==></font>
2477                   end
2478                   else begin
2479                       bresp_cnt <= bresp_cnt + ({OUTSTANDING_COUNT_WIDTH{slv_bvalid & slave_bready & ~last_wr}} | {{OUTSTANDING_COUNT_WIDTH - 1{1'b0}},last_wr & ~(slv_bvalid & slave_bready)});
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_67529'>
<a name="inst_tag_67529_Line"></a>
<b>Line Coverage for Instance : <a href="mod1047.html#inst_tag_67529" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_wdata_bresp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>103</td><td>103</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2322</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2331</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2342</td><td>80</td><td>80</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2432</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2441</td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2475</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
2321                    always @(posedge aclk or negedge aresetn) begin
2322       1/1              if (!aresetn) begin
2323       1/1                  pending_bvalid &lt;= 1'b0;
2324                        end
2325                        else begin
2326       1/1                  pending_bvalid &lt;= (pending_bvalid | ds_bvalid) &amp; ~slave_bready;
2327                        end
2328                    end
2329                    
2330                    always @(posedge aclk or negedge aresetn) begin
2331       1/1              if (!aresetn) begin
2332       1/1                  pending_bid &lt;= {(ID_WIDTH + 4){1'b0}};
2333       1/1                  pending_bresp &lt;= 2'b0;
2334                        end
2335       1/1              else if (ds_bvalid &amp; ~slave_bready &amp; ~pending_bvalid) begin
2336       1/1                  pending_bid &lt;= ds_bid;
2337       1/1                  pending_bresp &lt;= ds_bresp;
2338                        end
                        MISSING_ELSE
2339                    end
2340                    
2341                    always @* begin
2342       1/1              mst_wdata[0] = mst0_wdata &amp; {DATA_WIDTH{mst0_connect}};
2343       1/1              mst_wstrb[0] = mst0_wstrb &amp; {(DATA_WIDTH / 8){mst0_connect}};
2344       1/1              mst_wlast[0] = mst0_wlast &amp; mst0_connect;
2345       1/1              mst_wvalid[0] = mst0_wvalid &amp; mst0_connect &amp; (mst0_wsid == self_id);
2346       1/1              mst_bready[0] = mst0_bready &amp; mst0_connect &amp; (mst0_bsid == self_id);
2347       1/1              mst_wdata[1] = {DATA_WIDTH{1'b0}};
2348       1/1              mst_wstrb[1] = {(DATA_WIDTH / 8){1'b0}};
2349       1/1              mst_wlast[1] = 1'b0;
2350       1/1              mst_wvalid[1] = 1'b0;
2351       1/1              mst_bready[1] = 1'b0;
2352       1/1              mst_wdata[2] = {DATA_WIDTH{1'b0}};
2353       1/1              mst_wstrb[2] = {(DATA_WIDTH / 8){1'b0}};
2354       1/1              mst_wlast[2] = 1'b0;
2355       1/1              mst_wvalid[2] = 1'b0;
2356       1/1              mst_bready[2] = 1'b0;
2357       1/1              mst_wdata[3] = {DATA_WIDTH{1'b0}};
2358       1/1              mst_wstrb[3] = {(DATA_WIDTH / 8){1'b0}};
2359       1/1              mst_wlast[3] = 1'b0;
2360       1/1              mst_wvalid[3] = 1'b0;
2361       1/1              mst_bready[3] = 1'b0;
2362       1/1              mst_wdata[4] = {DATA_WIDTH{1'b0}};
2363       1/1              mst_wstrb[4] = {(DATA_WIDTH / 8){1'b0}};
2364       1/1              mst_wlast[4] = 1'b0;
2365       1/1              mst_wvalid[4] = 1'b0;
2366       1/1              mst_bready[4] = 1'b0;
2367       1/1              mst_wdata[5] = {DATA_WIDTH{1'b0}};
2368       1/1              mst_wstrb[5] = {(DATA_WIDTH / 8){1'b0}};
2369       1/1              mst_wlast[5] = 1'b0;
2370       1/1              mst_wvalid[5] = 1'b0;
2371       1/1              mst_bready[5] = 1'b0;
2372       1/1              mst_wdata[6] = {DATA_WIDTH{1'b0}};
2373       1/1              mst_wstrb[6] = {(DATA_WIDTH / 8){1'b0}};
2374       1/1              mst_wlast[6] = 1'b0;
2375       1/1              mst_wvalid[6] = 1'b0;
2376       1/1              mst_bready[6] = 1'b0;
2377       1/1              mst_wdata[7] = {DATA_WIDTH{1'b0}};
2378       1/1              mst_wstrb[7] = {(DATA_WIDTH / 8){1'b0}};
2379       1/1              mst_wlast[7] = 1'b0;
2380       1/1              mst_wvalid[7] = 1'b0;
2381       1/1              mst_bready[7] = 1'b0;
2382       1/1              mst_wdata[8] = {DATA_WIDTH{1'b0}};
2383       1/1              mst_wstrb[8] = {(DATA_WIDTH / 8){1'b0}};
2384       1/1              mst_wlast[8] = 1'b0;
2385       1/1              mst_wvalid[8] = 1'b0;
2386       1/1              mst_bready[8] = 1'b0;
2387       1/1              mst_wdata[9] = {DATA_WIDTH{1'b0}};
2388       1/1              mst_wstrb[9] = {(DATA_WIDTH / 8){1'b0}};
2389       1/1              mst_wlast[9] = 1'b0;
2390       1/1              mst_wvalid[9] = 1'b0;
2391       1/1              mst_bready[9] = 1'b0;
2392       1/1              mst_wdata[10] = {DATA_WIDTH{1'b0}};
2393       1/1              mst_wstrb[10] = {(DATA_WIDTH / 8){1'b0}};
2394       1/1              mst_wlast[10] = 1'b0;
2395       1/1              mst_wvalid[10] = 1'b0;
2396       1/1              mst_bready[10] = 1'b0;
2397       1/1              mst_wdata[11] = {DATA_WIDTH{1'b0}};
2398       1/1              mst_wstrb[11] = {(DATA_WIDTH / 8){1'b0}};
2399       1/1              mst_wlast[11] = 1'b0;
2400       1/1              mst_wvalid[11] = 1'b0;
2401       1/1              mst_bready[11] = 1'b0;
2402       1/1              mst_wdata[12] = {DATA_WIDTH{1'b0}};
2403       1/1              mst_wstrb[12] = {(DATA_WIDTH / 8){1'b0}};
2404       1/1              mst_wlast[12] = 1'b0;
2405       1/1              mst_wvalid[12] = 1'b0;
2406       1/1              mst_bready[12] = 1'b0;
2407       1/1              mst_wdata[13] = {DATA_WIDTH{1'b0}};
2408       1/1              mst_wstrb[13] = {(DATA_WIDTH / 8){1'b0}};
2409       1/1              mst_wlast[13] = 1'b0;
2410       1/1              mst_wvalid[13] = 1'b0;
2411       1/1              mst_bready[13] = 1'b0;
2412       1/1              mst_wdata[14] = {DATA_WIDTH{1'b0}};
2413       1/1              mst_wstrb[14] = {(DATA_WIDTH / 8){1'b0}};
2414       1/1              mst_wlast[14] = 1'b0;
2415       1/1              mst_wvalid[14] = 1'b0;
2416       1/1              mst_bready[14] = 1'b0;
2417       1/1              mst_wdata[15] = {DATA_WIDTH{1'b0}};
2418       1/1              mst_wstrb[15] = {(DATA_WIDTH / 8){1'b0}};
2419       1/1              mst_wlast[15] = 1'b0;
2420       1/1              mst_wvalid[15] = 1'b0;
2421       1/1              mst_bready[15] = 1'b0;
2422                    end
2423                    
2424                    assign slv_wmid = wmid_fifo_rdata;
2425                    assign wmid_fifo_wr = addr_outstanding_en;
2426                    assign wlast_pre = mst_wlast[slv_wmid[3:0]];
2427                    assign wvalid_pre = mst_wvalid[slv_wmid[3:0]];
2428                    assign last_wr = slv_wready &amp; wvalid_pre &amp; wlast_pre;
2429                    assign wmid_fifo_wdata = slv_aid;
2430                    assign slv_wready = ~(ds_wvalid &amp; ~ds_wready) &amp; ~wmid_fifo_empty &amp; ~(wlast_pre &amp; bresp_cnt_full);
2431                    always @(posedge aclk or negedge aresetn) begin
2432       1/1              if (!aresetn) begin
2433       1/1                  ds_wvalid &lt;= 1'b0;
2434                        end
2435                        else begin
2436       1/1                  ds_wvalid &lt;= (slv_wready &amp; wvalid_pre) | (ds_wvalid &amp; ~ds_wready);
2437                        end
2438                    end
2439                    
2440                    always @(posedge aclk or negedge aresetn) begin
2441       1/1              if (!aresetn) begin
2442       1/1                  ds_wdata &lt;= {DATA_WIDTH{1'b0}};
2443       1/1                  ds_wstrb &lt;= {(DATA_WIDTH / 8){1'b0}};
2444       1/1                  ds_wlast &lt;= 1'h0;
2445                        end
2446       1/1              else if (slv_wready &amp; wvalid_pre) begin
2447       1/1                  ds_wdata &lt;= mst_wdata[slv_wmid[3:0]];
2448       1/1                  ds_wstrb &lt;= mst_wstrb[slv_wmid[3:0]];
2449       1/1                  ds_wlast &lt;= wlast_pre;
2450                        end
                        MISSING_ELSE
2451                    end
2452                    
2453                    generate
2454                        if (OUTSTANDING_DEPTH &gt; 1) begin:outstanding_fifo
2455                            wire wmid_fifo_full;
2456                            assign outstanding_ready = ~wmid_fifo_full;
2457                            wire wmid_fifo_rd = last_wr;
2458                            nds_sync_fifo_afe #(
2459                                .DATA_WIDTH(4),
2460                                .FIFO_DEPTH(OUTSTANDING_DEPTH)
2461                            ) wmid_fifo (
2462                                .reset_n(aresetn),
2463                                .clk(aclk),
2464                                .wr(wmid_fifo_wr),
2465                                .wr_data(wmid_fifo_wdata),
2466                                .rd(wmid_fifo_rd),
2467                                .rd_data(wmid_fifo_rdata),
2468                                .almost_empty(),
2469                                .almost_full(),
2470                                .empty(wmid_fifo_empty),
2471                                .full(wmid_fifo_full)
2472                            );
2473                            reg [OUTSTANDING_COUNT_WIDTH - 1:0] bresp_cnt;
2474                            always @(posedge aclk or negedge aresetn) begin
2475       1/1                      if (!aresetn) begin
2476       1/1                          bresp_cnt &lt;= {OUTSTANDING_COUNT_WIDTH{1'b0}};
2477                                end
2478                                else begin
2479       1/1                          bresp_cnt &lt;= bresp_cnt + ({OUTSTANDING_COUNT_WIDTH{slv_bvalid &amp; slave_bready &amp; ~last_wr}} | {{OUTSTANDING_COUNT_WIDTH - 1{1'b0}},last_wr &amp; ~(slv_bvalid &amp; slave_bready)});
</pre>
<hr>
<a name="inst_tag_67529_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1047.html#inst_tag_67529" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_wdata_bresp</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2318
 EXPRESSION (pending_bvalid ? pending_bid : ds_bid)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       2319
 EXPRESSION (pending_bvalid ? pending_bresp : ds_bresp)
             -------1------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_67529_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1047.html#inst_tag_67529" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_wdata_bresp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">28</td>
<td class="rt">18</td>
<td class="rt">64.29 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">404</td>
<td class="rt">348</td>
<td class="rt">86.14 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">202</td>
<td class="rt">175</td>
<td class="rt">86.63 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">202</td>
<td class="rt">173</td>
<td class="rt">85.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">28</td>
<td class="rt">18</td>
<td class="rt">64.29 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">404</td>
<td class="rt">348</td>
<td class="rt">86.14 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">202</td>
<td class="rt">175</td>
<td class="rt">86.63 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">202</td>
<td class="rt">173</td>
<td class="rt">85.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>self_id[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wdata[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wstrb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wsid[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_wsid[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_bsid[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_bsid[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>mst0_connect</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_wdata[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wlast</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wstrb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ds_wready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>slv_wmid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_wready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>outstanding_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_aid[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>addr_outstanding_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bresp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bresp[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bid[7:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ds_bready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bvalid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bresp[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bresp[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bid[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bid[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bid[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>slv_bid[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>aclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>aresetn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_67529_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1047.html#inst_tag_67529" >gemini_tb.DUT.soc_ss_inst.acpu.u_axi_bmc_x1.ds2_ctrl.ds_wdata_bresp</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">16</td>
<td class="rt">16</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2318</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">2319</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2322</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2331</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2432</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2441</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2475</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2318       assign slv_bid = pending_bvalid ? pending_bid : ds_bid;
                                           <font color = "green">-1-</font>  
                                           <font color = "green">==></font>  
                                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2319       assign slv_bresp = pending_bvalid ? pending_bresp : ds_bresp;
                                             <font color = "green">-1-</font>  
                                             <font color = "green">==></font>  
                                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2322           if (!aresetn) begin
               <font color = "green">-1-</font>  
2323               pending_bvalid <= 1'b0;
           <font color = "green">        ==></font>
2324           end
2325           else begin
2326               pending_bvalid <= (pending_bvalid | ds_bvalid) & ~slave_bready;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2331           if (!aresetn) begin
               <font color = "green">-1-</font>  
2332               pending_bid <= {(ID_WIDTH + 4){1'b0}};
           <font color = "green">        ==></font>
2333               pending_bresp <= 2'b0;
2334           end
2335           else if (ds_bvalid & ~slave_bready & ~pending_bvalid) begin
                    <font color = "green">-2-</font>  
2336               pending_bid <= ds_bid;
           <font color = "green">        ==></font>
2337               pending_bresp <= ds_bresp;
2338           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2432           if (!aresetn) begin
               <font color = "green">-1-</font>  
2433               ds_wvalid <= 1'b0;
           <font color = "green">        ==></font>
2434           end
2435           else begin
2436               ds_wvalid <= (slv_wready & wvalid_pre) | (ds_wvalid & ~ds_wready);
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2441           if (!aresetn) begin
               <font color = "green">-1-</font>  
2442               ds_wdata <= {DATA_WIDTH{1'b0}};
           <font color = "green">        ==></font>
2443               ds_wstrb <= {(DATA_WIDTH / 8){1'b0}};
2444               ds_wlast <= 1'h0;
2445           end
2446           else if (slv_wready & wvalid_pre) begin
                    <font color = "green">-2-</font>  
2447               ds_wdata <= mst_wdata[slv_wmid[3:0]];
           <font color = "green">        ==></font>
2448               ds_wstrb <= mst_wstrb[slv_wmid[3:0]];
2449               ds_wlast <= wlast_pre;
2450           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2475                   if (!aresetn) begin
                       <font color = "green">-1-</font>  
2476                       bresp_cnt <= {OUTSTANDING_COUNT_WIDTH{1'b0}};
           <font color = "green">                ==></font>
2477                   end
2478                   else begin
2479                       bresp_cnt <= bresp_cnt + ({OUTSTANDING_COUNT_WIDTH{slv_bvalid & slave_bready & ~last_wr}} | {{OUTSTANDING_COUNT_WIDTH - 1{1'b0}},last_wr & ~(slv_bvalid & slave_bready)});
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_67528">
    <li>
      <a href="#inst_tag_67528_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_67528_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_67528_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_67528_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_67529">
    <li>
      <a href="#inst_tag_67529_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_67529_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_67529_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_67529_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_atcbmc301_ds_wdata_bresp_ctrl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
