// Seed: 3514448219
module module_0 ();
  logic id_0;
  type_5(
      id_1, id_2, id_1, 1'b0
  );
  logic id_3 = id_2 != 1'b0;
  always @(1 or posedge 1) begin
    id_1 = 1;
  end
  assign id_1 = 1 & 1;
endmodule
