Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Dec 16 13:02:11 2016
| Host         : LAPTOP-O4PP0NO2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: program_counter1/pc_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: program_counter1/pc_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: program_counter1/pc_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: program_counter1/pc_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: program_counter1/pc_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.533        0.000                      0                 3168        0.330        0.000                      0                 3168        2.750        0.000                       0                  1153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.533        0.000                      0                 3168        0.330        0.000                      0                 3168        2.750        0.000                       0                  1153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 program_counter1/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            regfile1/register_reg[31][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.363ns  (logic 2.592ns (16.872%)  route 12.771ns (83.128%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 24.959 - 20.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.670     5.338    program_counter1/CLK
    SLICE_X30Y34         FDCE                                         r  program_counter1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.518     5.856 r  program_counter1/pc_reg[3]/Q
                         net (fo=31, routed)          1.401     7.257    program_counter1/sel[1]
    SLICE_X36Y36         LUT5 (Prop_lut5_I1_O)        0.152     7.409 r  program_counter1/g0_b22/O
                         net (fo=257, routed)         1.847     9.255    regfile1/out[5]
    SLICE_X24Y50         LUT6 (Prop_lut6_I2_O)        0.326     9.581 r  regfile1/pc[27]_i_8/O
                         net (fo=1, routed)           0.000     9.581    regfile1/pc[27]_i_8_n_0
    SLICE_X24Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.795 r  regfile1/pc_reg[27]_i_3/O
                         net (fo=2, routed)           1.199    10.994    regfile1/pc_reg[27]_i_3_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.297    11.291 r  regfile1/pc[27]_i_2/O
                         net (fo=2, routed)           0.938    12.229    regfile1/qa[27]
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.353 r  regfile1/RAM_reg_0_255_0_0_i_34/O
                         net (fo=1, routed)           1.116    13.469    regfile1/RAM_reg_0_255_0_0_i_34_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.593 f  regfile1/RAM_reg_0_255_0_0_i_12/O
                         net (fo=56, routed)          1.215    14.808    program_counter1/pc_reg[2]_4
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.117    14.925 f  program_counter1/register[1][31]_i_29/O
                         net (fo=1, routed)           0.862    15.787    program_counter1/ALUOut0[11]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.348    16.135 f  program_counter1/register[1][31]_i_17/O
                         net (fo=1, routed)           0.817    16.952    Control_Unit1/pc_reg[2]_32
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.076 f  Control_Unit1/register[1][31]_i_12/O
                         net (fo=1, routed)           0.995    18.071    Control_Unit1/register[1][31]_i_12_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    18.195 r  Control_Unit1/register[1][31]_i_8/O
                         net (fo=32, routed)          1.007    19.202    Control_Unit1/register[1][31]_i_8_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I1_O)        0.124    19.326 r  Control_Unit1/register[1][16]_i_1/O
                         net (fo=31, routed)          1.375    20.701    regfile1/w_data[16]
    SLICE_X37Y29         FDRE                                         r  regfile1/register_reg[31][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.567    24.959    regfile1/CLK
    SLICE_X37Y29         FDRE                                         r  regfile1/register_reg[31][16]/C
                         clock pessimism              0.391    25.350    
                         clock uncertainty           -0.035    25.315    
    SLICE_X37Y29         FDRE (Setup_fdre_C_D)       -0.081    25.234    regfile1/register_reg[31][16]
  -------------------------------------------------------------------
                         required time                         25.234    
                         arrival time                         -20.701    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             4.642ns  (required time - arrival time)
  Source:                 program_counter1/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            regfile1/register_reg[16][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.180ns  (logic 2.592ns (17.076%)  route 12.588ns (82.924%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 24.885 - 20.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.670     5.338    program_counter1/CLK
    SLICE_X30Y34         FDCE                                         r  program_counter1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.518     5.856 r  program_counter1/pc_reg[3]/Q
                         net (fo=31, routed)          1.401     7.257    program_counter1/sel[1]
    SLICE_X36Y36         LUT5 (Prop_lut5_I1_O)        0.152     7.409 r  program_counter1/g0_b22/O
                         net (fo=257, routed)         1.847     9.255    regfile1/out[5]
    SLICE_X24Y50         LUT6 (Prop_lut6_I2_O)        0.326     9.581 r  regfile1/pc[27]_i_8/O
                         net (fo=1, routed)           0.000     9.581    regfile1/pc[27]_i_8_n_0
    SLICE_X24Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.795 r  regfile1/pc_reg[27]_i_3/O
                         net (fo=2, routed)           1.199    10.994    regfile1/pc_reg[27]_i_3_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.297    11.291 r  regfile1/pc[27]_i_2/O
                         net (fo=2, routed)           0.938    12.229    regfile1/qa[27]
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.353 r  regfile1/RAM_reg_0_255_0_0_i_34/O
                         net (fo=1, routed)           1.116    13.469    regfile1/RAM_reg_0_255_0_0_i_34_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.593 f  regfile1/RAM_reg_0_255_0_0_i_12/O
                         net (fo=56, routed)          1.215    14.808    program_counter1/pc_reg[2]_4
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.117    14.925 f  program_counter1/register[1][31]_i_29/O
                         net (fo=1, routed)           0.862    15.787    program_counter1/ALUOut0[11]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.348    16.135 f  program_counter1/register[1][31]_i_17/O
                         net (fo=1, routed)           0.817    16.952    Control_Unit1/pc_reg[2]_32
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.076 f  Control_Unit1/register[1][31]_i_12/O
                         net (fo=1, routed)           0.995    18.071    Control_Unit1/register[1][31]_i_12_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    18.195 r  Control_Unit1/register[1][31]_i_8/O
                         net (fo=32, routed)          1.026    19.221    Control_Unit1/register[1][31]_i_8_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I1_O)        0.124    19.345 r  Control_Unit1/register[1][6]_i_1/O
                         net (fo=31, routed)          1.173    20.518    regfile1/w_data[6]
    SLICE_X22Y36         FDRE                                         r  regfile1/register_reg[16][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.493    24.885    regfile1/CLK
    SLICE_X22Y36         FDRE                                         r  regfile1/register_reg[16][6]/C
                         clock pessimism              0.391    25.276    
                         clock uncertainty           -0.035    25.241    
    SLICE_X22Y36         FDRE (Setup_fdre_C_D)       -0.081    25.160    regfile1/register_reg[16][6]
  -------------------------------------------------------------------
                         required time                         25.160    
                         arrival time                         -20.518    
  -------------------------------------------------------------------
                         slack                                  4.642    

Slack (MET) :             4.660ns  (required time - arrival time)
  Source:                 program_counter1/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            regfile1/register_reg[20][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.080ns  (logic 2.592ns (17.189%)  route 12.488ns (82.811%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 24.889 - 20.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.670     5.338    program_counter1/CLK
    SLICE_X30Y34         FDCE                                         r  program_counter1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.518     5.856 r  program_counter1/pc_reg[3]/Q
                         net (fo=31, routed)          1.401     7.257    program_counter1/sel[1]
    SLICE_X36Y36         LUT5 (Prop_lut5_I1_O)        0.152     7.409 r  program_counter1/g0_b22/O
                         net (fo=257, routed)         1.847     9.255    regfile1/out[5]
    SLICE_X24Y50         LUT6 (Prop_lut6_I2_O)        0.326     9.581 r  regfile1/pc[27]_i_8/O
                         net (fo=1, routed)           0.000     9.581    regfile1/pc[27]_i_8_n_0
    SLICE_X24Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.795 r  regfile1/pc_reg[27]_i_3/O
                         net (fo=2, routed)           1.199    10.994    regfile1/pc_reg[27]_i_3_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.297    11.291 r  regfile1/pc[27]_i_2/O
                         net (fo=2, routed)           0.938    12.229    regfile1/qa[27]
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.353 r  regfile1/RAM_reg_0_255_0_0_i_34/O
                         net (fo=1, routed)           1.116    13.469    regfile1/RAM_reg_0_255_0_0_i_34_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.593 f  regfile1/RAM_reg_0_255_0_0_i_12/O
                         net (fo=56, routed)          1.215    14.808    program_counter1/pc_reg[2]_4
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.117    14.925 f  program_counter1/register[1][31]_i_29/O
                         net (fo=1, routed)           0.862    15.787    program_counter1/ALUOut0[11]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.348    16.135 f  program_counter1/register[1][31]_i_17/O
                         net (fo=1, routed)           0.817    16.952    Control_Unit1/pc_reg[2]_32
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.076 f  Control_Unit1/register[1][31]_i_12/O
                         net (fo=1, routed)           0.995    18.071    Control_Unit1/register[1][31]_i_12_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    18.195 r  Control_Unit1/register[1][31]_i_8/O
                         net (fo=32, routed)          1.026    19.221    Control_Unit1/register[1][31]_i_8_n_0
    SLICE_X33Y38         LUT6 (Prop_lut6_I1_O)        0.124    19.345 r  Control_Unit1/register[1][6]_i_1/O
                         net (fo=31, routed)          1.073    20.418    regfile1/w_data[6]
    SLICE_X21Y36         FDRE                                         r  regfile1/register_reg[20][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.497    24.889    regfile1/CLK
    SLICE_X21Y36         FDRE                                         r  regfile1/register_reg[20][6]/C
                         clock pessimism              0.291    25.180    
                         clock uncertainty           -0.035    25.144    
    SLICE_X21Y36         FDRE (Setup_fdre_C_D)       -0.067    25.077    regfile1/register_reg[20][6]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -20.418    
  -------------------------------------------------------------------
                         slack                                  4.660    

Slack (MET) :             4.667ns  (required time - arrival time)
  Source:                 program_counter1/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            regfile1/register_reg[28][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.184ns  (logic 2.592ns (17.071%)  route 12.592ns (82.929%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.891 - 20.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.670     5.338    program_counter1/CLK
    SLICE_X30Y34         FDCE                                         r  program_counter1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.518     5.856 r  program_counter1/pc_reg[3]/Q
                         net (fo=31, routed)          1.401     7.257    program_counter1/sel[1]
    SLICE_X36Y36         LUT5 (Prop_lut5_I1_O)        0.152     7.409 r  program_counter1/g0_b22/O
                         net (fo=257, routed)         1.847     9.255    regfile1/out[5]
    SLICE_X24Y50         LUT6 (Prop_lut6_I2_O)        0.326     9.581 r  regfile1/pc[27]_i_8/O
                         net (fo=1, routed)           0.000     9.581    regfile1/pc[27]_i_8_n_0
    SLICE_X24Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.795 r  regfile1/pc_reg[27]_i_3/O
                         net (fo=2, routed)           1.199    10.994    regfile1/pc_reg[27]_i_3_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.297    11.291 r  regfile1/pc[27]_i_2/O
                         net (fo=2, routed)           0.938    12.229    regfile1/qa[27]
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.353 r  regfile1/RAM_reg_0_255_0_0_i_34/O
                         net (fo=1, routed)           1.116    13.469    regfile1/RAM_reg_0_255_0_0_i_34_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.593 f  regfile1/RAM_reg_0_255_0_0_i_12/O
                         net (fo=56, routed)          1.215    14.808    program_counter1/pc_reg[2]_4
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.117    14.925 f  program_counter1/register[1][31]_i_29/O
                         net (fo=1, routed)           0.862    15.787    program_counter1/ALUOut0[11]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.348    16.135 f  program_counter1/register[1][31]_i_17/O
                         net (fo=1, routed)           0.817    16.952    Control_Unit1/pc_reg[2]_32
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.076 f  Control_Unit1/register[1][31]_i_12/O
                         net (fo=1, routed)           0.995    18.071    Control_Unit1/register[1][31]_i_12_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    18.195 r  Control_Unit1/register[1][31]_i_8/O
                         net (fo=32, routed)          0.852    19.047    Control_Unit1/register[1][31]_i_8_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I1_O)        0.124    19.171 r  Control_Unit1/register[1][20]_i_1/O
                         net (fo=31, routed)          1.351    20.522    regfile1/w_data[20]
    SLICE_X23Y47         FDRE                                         r  regfile1/register_reg[28][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.499    24.891    regfile1/CLK
    SLICE_X23Y47         FDRE                                         r  regfile1/register_reg[28][20]/C
                         clock pessimism              0.391    25.282    
                         clock uncertainty           -0.035    25.247    
    SLICE_X23Y47         FDRE (Setup_fdre_C_D)       -0.058    25.189    regfile1/register_reg[28][20]
  -------------------------------------------------------------------
                         required time                         25.189    
                         arrival time                         -20.522    
  -------------------------------------------------------------------
                         slack                                  4.667    

Slack (MET) :             4.678ns  (required time - arrival time)
  Source:                 program_counter1/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            regfile1/register_reg[27][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.164ns  (logic 2.592ns (17.094%)  route 12.572ns (82.906%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 24.885 - 20.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.670     5.338    program_counter1/CLK
    SLICE_X30Y34         FDCE                                         r  program_counter1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.518     5.856 r  program_counter1/pc_reg[3]/Q
                         net (fo=31, routed)          1.401     7.257    program_counter1/sel[1]
    SLICE_X36Y36         LUT5 (Prop_lut5_I1_O)        0.152     7.409 r  program_counter1/g0_b22/O
                         net (fo=257, routed)         1.847     9.255    regfile1/out[5]
    SLICE_X24Y50         LUT6 (Prop_lut6_I2_O)        0.326     9.581 r  regfile1/pc[27]_i_8/O
                         net (fo=1, routed)           0.000     9.581    regfile1/pc[27]_i_8_n_0
    SLICE_X24Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.795 r  regfile1/pc_reg[27]_i_3/O
                         net (fo=2, routed)           1.199    10.994    regfile1/pc_reg[27]_i_3_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.297    11.291 r  regfile1/pc[27]_i_2/O
                         net (fo=2, routed)           0.938    12.229    regfile1/qa[27]
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.353 r  regfile1/RAM_reg_0_255_0_0_i_34/O
                         net (fo=1, routed)           1.116    13.469    regfile1/RAM_reg_0_255_0_0_i_34_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.593 f  regfile1/RAM_reg_0_255_0_0_i_12/O
                         net (fo=56, routed)          1.215    14.808    program_counter1/pc_reg[2]_4
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.117    14.925 f  program_counter1/register[1][31]_i_29/O
                         net (fo=1, routed)           0.862    15.787    program_counter1/ALUOut0[11]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.348    16.135 f  program_counter1/register[1][31]_i_17/O
                         net (fo=1, routed)           0.817    16.952    Control_Unit1/pc_reg[2]_32
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.076 f  Control_Unit1/register[1][31]_i_12/O
                         net (fo=1, routed)           0.995    18.071    Control_Unit1/register[1][31]_i_12_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    18.195 r  Control_Unit1/register[1][31]_i_8/O
                         net (fo=32, routed)          1.170    19.365    Control_Unit1/register[1][31]_i_8_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.489 r  Control_Unit1/register[1][12]_i_1/O
                         net (fo=31, routed)          1.012    20.502    regfile1/w_data[12]
    SLICE_X25Y36         FDRE                                         r  regfile1/register_reg[27][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.493    24.885    regfile1/CLK
    SLICE_X25Y36         FDRE                                         r  regfile1/register_reg[27][12]/C
                         clock pessimism              0.391    25.276    
                         clock uncertainty           -0.035    25.241    
    SLICE_X25Y36         FDRE (Setup_fdre_C_D)       -0.061    25.180    regfile1/register_reg[27][12]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -20.502    
  -------------------------------------------------------------------
                         slack                                  4.678    

Slack (MET) :             4.683ns  (required time - arrival time)
  Source:                 program_counter1/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            regfile1/register_reg[16][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.157ns  (logic 2.592ns (17.101%)  route 12.565ns (82.899%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 24.889 - 20.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.670     5.338    program_counter1/CLK
    SLICE_X30Y34         FDCE                                         r  program_counter1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.518     5.856 r  program_counter1/pc_reg[3]/Q
                         net (fo=31, routed)          1.401     7.257    program_counter1/sel[1]
    SLICE_X36Y36         LUT5 (Prop_lut5_I1_O)        0.152     7.409 r  program_counter1/g0_b22/O
                         net (fo=257, routed)         1.847     9.255    regfile1/out[5]
    SLICE_X24Y50         LUT6 (Prop_lut6_I2_O)        0.326     9.581 r  regfile1/pc[27]_i_8/O
                         net (fo=1, routed)           0.000     9.581    regfile1/pc[27]_i_8_n_0
    SLICE_X24Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.795 r  regfile1/pc_reg[27]_i_3/O
                         net (fo=2, routed)           1.199    10.994    regfile1/pc_reg[27]_i_3_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.297    11.291 r  regfile1/pc[27]_i_2/O
                         net (fo=2, routed)           0.938    12.229    regfile1/qa[27]
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.353 r  regfile1/RAM_reg_0_255_0_0_i_34/O
                         net (fo=1, routed)           1.116    13.469    regfile1/RAM_reg_0_255_0_0_i_34_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.593 f  regfile1/RAM_reg_0_255_0_0_i_12/O
                         net (fo=56, routed)          1.215    14.808    program_counter1/pc_reg[2]_4
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.117    14.925 f  program_counter1/register[1][31]_i_29/O
                         net (fo=1, routed)           0.862    15.787    program_counter1/ALUOut0[11]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.348    16.135 f  program_counter1/register[1][31]_i_17/O
                         net (fo=1, routed)           0.817    16.952    Control_Unit1/pc_reg[2]_32
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.076 f  Control_Unit1/register[1][31]_i_12/O
                         net (fo=1, routed)           0.995    18.071    Control_Unit1/register[1][31]_i_12_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    18.195 r  Control_Unit1/register[1][31]_i_8/O
                         net (fo=32, routed)          1.170    19.365    Control_Unit1/register[1][31]_i_8_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.489 r  Control_Unit1/register[1][12]_i_1/O
                         net (fo=31, routed)          1.006    20.495    regfile1/w_data[12]
    SLICE_X23Y41         FDRE                                         r  regfile1/register_reg[16][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.497    24.889    regfile1/CLK
    SLICE_X23Y41         FDRE                                         r  regfile1/register_reg[16][12]/C
                         clock pessimism              0.391    25.280    
                         clock uncertainty           -0.035    25.245    
    SLICE_X23Y41         FDRE (Setup_fdre_C_D)       -0.067    25.178    regfile1/register_reg[16][12]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -20.495    
  -------------------------------------------------------------------
                         slack                                  4.683    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 program_counter1/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            regfile1/register_reg[28][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.115ns  (logic 2.592ns (17.149%)  route 12.523ns (82.851%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 24.887 - 20.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.670     5.338    program_counter1/CLK
    SLICE_X30Y34         FDCE                                         r  program_counter1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.518     5.856 r  program_counter1/pc_reg[3]/Q
                         net (fo=31, routed)          1.401     7.257    program_counter1/sel[1]
    SLICE_X36Y36         LUT5 (Prop_lut5_I1_O)        0.152     7.409 r  program_counter1/g0_b22/O
                         net (fo=257, routed)         1.847     9.255    regfile1/out[5]
    SLICE_X24Y50         LUT6 (Prop_lut6_I2_O)        0.326     9.581 r  regfile1/pc[27]_i_8/O
                         net (fo=1, routed)           0.000     9.581    regfile1/pc[27]_i_8_n_0
    SLICE_X24Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.795 r  regfile1/pc_reg[27]_i_3/O
                         net (fo=2, routed)           1.199    10.994    regfile1/pc_reg[27]_i_3_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.297    11.291 r  regfile1/pc[27]_i_2/O
                         net (fo=2, routed)           0.938    12.229    regfile1/qa[27]
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.353 r  regfile1/RAM_reg_0_255_0_0_i_34/O
                         net (fo=1, routed)           1.116    13.469    regfile1/RAM_reg_0_255_0_0_i_34_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.593 f  regfile1/RAM_reg_0_255_0_0_i_12/O
                         net (fo=56, routed)          1.215    14.808    program_counter1/pc_reg[2]_4
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.117    14.925 f  program_counter1/register[1][31]_i_29/O
                         net (fo=1, routed)           0.862    15.787    program_counter1/ALUOut0[11]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.348    16.135 f  program_counter1/register[1][31]_i_17/O
                         net (fo=1, routed)           0.817    16.952    Control_Unit1/pc_reg[2]_32
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.076 f  Control_Unit1/register[1][31]_i_12/O
                         net (fo=1, routed)           0.995    18.071    Control_Unit1/register[1][31]_i_12_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    18.195 r  Control_Unit1/register[1][31]_i_8/O
                         net (fo=32, routed)          1.170    19.365    Control_Unit1/register[1][31]_i_8_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.489 r  Control_Unit1/register[1][12]_i_1/O
                         net (fo=31, routed)          0.963    20.453    regfile1/w_data[12]
    SLICE_X23Y38         FDRE                                         r  regfile1/register_reg[28][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.495    24.887    regfile1/CLK
    SLICE_X23Y38         FDRE                                         r  regfile1/register_reg[28][12]/C
                         clock pessimism              0.391    25.278    
                         clock uncertainty           -0.035    25.243    
    SLICE_X23Y38         FDRE (Setup_fdre_C_D)       -0.081    25.162    regfile1/register_reg[28][12]
  -------------------------------------------------------------------
                         required time                         25.162    
                         arrival time                         -20.453    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 program_counter1/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            regfile1/register_reg[24][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.164ns  (logic 2.592ns (17.094%)  route 12.572ns (82.906%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 24.885 - 20.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.670     5.338    program_counter1/CLK
    SLICE_X30Y34         FDCE                                         r  program_counter1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.518     5.856 r  program_counter1/pc_reg[3]/Q
                         net (fo=31, routed)          1.401     7.257    program_counter1/sel[1]
    SLICE_X36Y36         LUT5 (Prop_lut5_I1_O)        0.152     7.409 r  program_counter1/g0_b22/O
                         net (fo=257, routed)         1.847     9.255    regfile1/out[5]
    SLICE_X24Y50         LUT6 (Prop_lut6_I2_O)        0.326     9.581 r  regfile1/pc[27]_i_8/O
                         net (fo=1, routed)           0.000     9.581    regfile1/pc[27]_i_8_n_0
    SLICE_X24Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.795 r  regfile1/pc_reg[27]_i_3/O
                         net (fo=2, routed)           1.199    10.994    regfile1/pc_reg[27]_i_3_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.297    11.291 r  regfile1/pc[27]_i_2/O
                         net (fo=2, routed)           0.938    12.229    regfile1/qa[27]
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.353 r  regfile1/RAM_reg_0_255_0_0_i_34/O
                         net (fo=1, routed)           1.116    13.469    regfile1/RAM_reg_0_255_0_0_i_34_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.593 f  regfile1/RAM_reg_0_255_0_0_i_12/O
                         net (fo=56, routed)          1.215    14.808    program_counter1/pc_reg[2]_4
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.117    14.925 f  program_counter1/register[1][31]_i_29/O
                         net (fo=1, routed)           0.862    15.787    program_counter1/ALUOut0[11]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.348    16.135 f  program_counter1/register[1][31]_i_17/O
                         net (fo=1, routed)           0.817    16.952    Control_Unit1/pc_reg[2]_32
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.076 f  Control_Unit1/register[1][31]_i_12/O
                         net (fo=1, routed)           0.995    18.071    Control_Unit1/register[1][31]_i_12_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    18.195 r  Control_Unit1/register[1][31]_i_8/O
                         net (fo=32, routed)          1.170    19.365    Control_Unit1/register[1][31]_i_8_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.489 r  Control_Unit1/register[1][12]_i_1/O
                         net (fo=31, routed)          1.012    20.502    regfile1/w_data[12]
    SLICE_X24Y36         FDRE                                         r  regfile1/register_reg[24][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.493    24.885    regfile1/CLK
    SLICE_X24Y36         FDRE                                         r  regfile1/register_reg[24][12]/C
                         clock pessimism              0.391    25.276    
                         clock uncertainty           -0.035    25.241    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)       -0.028    25.213    regfile1/register_reg[24][12]
  -------------------------------------------------------------------
                         required time                         25.213    
                         arrival time                         -20.502    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.738ns  (required time - arrival time)
  Source:                 program_counter1/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            regfile1/register_reg[14][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.143ns  (logic 2.592ns (17.117%)  route 12.551ns (82.883%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 24.891 - 20.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.670     5.338    program_counter1/CLK
    SLICE_X30Y34         FDCE                                         r  program_counter1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.518     5.856 r  program_counter1/pc_reg[3]/Q
                         net (fo=31, routed)          1.401     7.257    program_counter1/sel[1]
    SLICE_X36Y36         LUT5 (Prop_lut5_I1_O)        0.152     7.409 r  program_counter1/g0_b22/O
                         net (fo=257, routed)         1.847     9.255    regfile1/out[5]
    SLICE_X24Y50         LUT6 (Prop_lut6_I2_O)        0.326     9.581 r  regfile1/pc[27]_i_8/O
                         net (fo=1, routed)           0.000     9.581    regfile1/pc[27]_i_8_n_0
    SLICE_X24Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.795 r  regfile1/pc_reg[27]_i_3/O
                         net (fo=2, routed)           1.199    10.994    regfile1/pc_reg[27]_i_3_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.297    11.291 r  regfile1/pc[27]_i_2/O
                         net (fo=2, routed)           0.938    12.229    regfile1/qa[27]
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.353 r  regfile1/RAM_reg_0_255_0_0_i_34/O
                         net (fo=1, routed)           1.116    13.469    regfile1/RAM_reg_0_255_0_0_i_34_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.593 f  regfile1/RAM_reg_0_255_0_0_i_12/O
                         net (fo=56, routed)          1.215    14.808    program_counter1/pc_reg[2]_4
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.117    14.925 f  program_counter1/register[1][31]_i_29/O
                         net (fo=1, routed)           0.862    15.787    program_counter1/ALUOut0[11]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.348    16.135 f  program_counter1/register[1][31]_i_17/O
                         net (fo=1, routed)           0.817    16.952    Control_Unit1/pc_reg[2]_32
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.076 f  Control_Unit1/register[1][31]_i_12/O
                         net (fo=1, routed)           0.995    18.071    Control_Unit1/register[1][31]_i_12_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    18.195 r  Control_Unit1/register[1][31]_i_8/O
                         net (fo=32, routed)          1.170    19.365    Control_Unit1/register[1][31]_i_8_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.489 r  Control_Unit1/register[1][12]_i_1/O
                         net (fo=31, routed)          0.992    20.481    regfile1/w_data[12]
    SLICE_X28Y38         FDRE                                         r  regfile1/register_reg[14][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.499    24.891    regfile1/CLK
    SLICE_X28Y38         FDRE                                         r  regfile1/register_reg[14][12]/C
                         clock pessimism              0.426    25.317    
                         clock uncertainty           -0.035    25.282    
    SLICE_X28Y38         FDRE (Setup_fdre_C_D)       -0.063    25.219    regfile1/register_reg[14][12]
  -------------------------------------------------------------------
                         required time                         25.219    
                         arrival time                         -20.481    
  -------------------------------------------------------------------
                         slack                                  4.738    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 program_counter1/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            regfile1/register_reg[25][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.073ns  (logic 2.592ns (17.196%)  route 12.481ns (82.804%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 24.886 - 20.000 ) 
    Source Clock Delay      (SCD):    5.338ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.670     5.338    program_counter1/CLK
    SLICE_X30Y34         FDCE                                         r  program_counter1/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDCE (Prop_fdce_C_Q)         0.518     5.856 r  program_counter1/pc_reg[3]/Q
                         net (fo=31, routed)          1.401     7.257    program_counter1/sel[1]
    SLICE_X36Y36         LUT5 (Prop_lut5_I1_O)        0.152     7.409 r  program_counter1/g0_b22/O
                         net (fo=257, routed)         1.847     9.255    regfile1/out[5]
    SLICE_X24Y50         LUT6 (Prop_lut6_I2_O)        0.326     9.581 r  regfile1/pc[27]_i_8/O
                         net (fo=1, routed)           0.000     9.581    regfile1/pc[27]_i_8_n_0
    SLICE_X24Y50         MUXF7 (Prop_muxf7_I1_O)      0.214     9.795 r  regfile1/pc_reg[27]_i_3/O
                         net (fo=2, routed)           1.199    10.994    regfile1/pc_reg[27]_i_3_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I0_O)        0.297    11.291 r  regfile1/pc[27]_i_2/O
                         net (fo=2, routed)           0.938    12.229    regfile1/qa[27]
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.124    12.353 r  regfile1/RAM_reg_0_255_0_0_i_34/O
                         net (fo=1, routed)           1.116    13.469    regfile1/RAM_reg_0_255_0_0_i_34_n_0
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.124    13.593 f  regfile1/RAM_reg_0_255_0_0_i_12/O
                         net (fo=56, routed)          1.215    14.808    program_counter1/pc_reg[2]_4
    SLICE_X42Y41         LUT4 (Prop_lut4_I0_O)        0.117    14.925 f  program_counter1/register[1][31]_i_29/O
                         net (fo=1, routed)           0.862    15.787    program_counter1/ALUOut0[11]
    SLICE_X42Y41         LUT6 (Prop_lut6_I0_O)        0.348    16.135 f  program_counter1/register[1][31]_i_17/O
                         net (fo=1, routed)           0.817    16.952    Control_Unit1/pc_reg[2]_32
    SLICE_X41Y42         LUT6 (Prop_lut6_I3_O)        0.124    17.076 f  Control_Unit1/register[1][31]_i_12/O
                         net (fo=1, routed)           0.995    18.071    Control_Unit1/register[1][31]_i_12_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.124    18.195 r  Control_Unit1/register[1][31]_i_8/O
                         net (fo=32, routed)          1.170    19.365    Control_Unit1/register[1][31]_i_8_n_0
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124    19.489 r  Control_Unit1/register[1][12]_i_1/O
                         net (fo=31, routed)          0.922    20.411    regfile1/w_data[12]
    SLICE_X23Y37         FDRE                                         r  regfile1/register_reg[25][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        1.494    24.886    regfile1/CLK
    SLICE_X23Y37         FDRE                                         r  regfile1/register_reg[25][12]/C
                         clock pessimism              0.391    25.277    
                         clock uncertainty           -0.035    25.242    
    SLICE_X23Y37         FDRE (Setup_fdre_C_D)       -0.081    25.161    regfile1/register_reg[25][12]
  -------------------------------------------------------------------
                         required time                         25.161    
                         arrival time                         -20.411    
  -------------------------------------------------------------------
                         slack                                  4.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 regfile1/register_reg[9][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            Data_Memory1/RAM_reg_0_255_28_28/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.267ns (39.218%)  route 0.414ns (60.782%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.560     1.472    regfile1/CLK
    SLICE_X35Y50         FDRE                                         r  regfile1/register_reg[9][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  regfile1/register_reg[9][28]/Q
                         net (fo=2, routed)           0.231     1.844    regfile1/register_reg[9]_8[28]
    SLICE_X35Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.889 r  regfile1/RAM_reg_0_255_28_28_i_6/O
                         net (fo=1, routed)           0.000     1.889    regfile1/RAM_reg_0_255_28_28_i_6_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.951 r  regfile1/RAM_reg_0_255_28_28_i_3/O
                         net (fo=1, routed)           0.000     1.951    regfile1/RAM_reg_0_255_28_28_i_3_n_0
    SLICE_X35Y49         MUXF8 (Prop_muxf8_I1_O)      0.019     1.970 r  regfile1/RAM_reg_0_255_28_28_i_1/O
                         net (fo=5, routed)           0.183     2.153    Data_Memory1/RAM_reg_0_255_28_28/D
    SLICE_X34Y46         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_28_28/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.834     1.993    Data_Memory1/RAM_reg_0_255_28_28/WCLK
    SLICE_X34Y46         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_28_28/RAMS64E_D/CLK
                         clock pessimism             -0.247     1.746    
    SLICE_X34Y46         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.077     1.823    Data_Memory1/RAM_reg_0_255_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 regfile1/register_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            Data_Memory1/RAM_reg_0_255_31_31/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.303ns (43.851%)  route 0.388ns (56.149%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.560     1.472    regfile1/CLK
    SLICE_X34Y50         FDRE                                         r  regfile1/register_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  regfile1/register_reg[1][31]/Q
                         net (fo=2, routed)           0.210     1.846    regfile1/register_reg[1]_0[31]
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.891 r  regfile1/RAM_reg_0_255_31_31_i_4/O
                         net (fo=1, routed)           0.000     1.891    regfile1/RAM_reg_0_255_31_31_i_4_n_0
    SLICE_X35Y48         MUXF7 (Prop_muxf7_I0_O)      0.071     1.962 r  regfile1/RAM_reg_0_255_31_31_i_2/O
                         net (fo=1, routed)           0.000     1.962    regfile1/RAM_reg_0_255_31_31_i_2_n_0
    SLICE_X35Y48         MUXF8 (Prop_muxf8_I0_O)      0.023     1.985 r  regfile1/RAM_reg_0_255_31_31_i_1/O
                         net (fo=5, routed)           0.178     2.163    Data_Memory1/RAM_reg_0_255_31_31/D
    SLICE_X34Y44         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_31_31/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.834     1.993    Data_Memory1/RAM_reg_0_255_31_31/WCLK
    SLICE_X34Y44         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_31_31/RAMS64E_D/CLK
                         clock pessimism             -0.247     1.746    
    SLICE_X34Y44         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.077     1.823    Data_Memory1/RAM_reg_0_255_31_31/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 program_counter1/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            program_counter1/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.891%)  route 0.248ns (57.109%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.589     1.501    program_counter1/CLK
    SLICE_X36Y37         FDCE                                         r  program_counter1/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.141     1.642 r  program_counter1/pc_reg[0]/Q
                         net (fo=3, routed)           0.248     1.889    Control_Unit1/Q[0]
    SLICE_X36Y37         LUT4 (Prop_lut4_I3_O)        0.045     1.934 r  Control_Unit1/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.934    program_counter1/D[0]
    SLICE_X36Y37         FDCE                                         r  program_counter1/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.857     2.016    program_counter1/CLK
    SLICE_X36Y37         FDCE                                         r  program_counter1/pc_reg[0]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X36Y37         FDCE (Hold_fdce_C_D)         0.092     1.593    program_counter1/pc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 regfile1/register_reg[9][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            Data_Memory1/RAM_reg_0_255_28_28/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.267ns (39.218%)  route 0.414ns (60.782%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.560     1.472    regfile1/CLK
    SLICE_X35Y50         FDRE                                         r  regfile1/register_reg[9][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  regfile1/register_reg[9][28]/Q
                         net (fo=2, routed)           0.231     1.844    regfile1/register_reg[9]_8[28]
    SLICE_X35Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.889 r  regfile1/RAM_reg_0_255_28_28_i_6/O
                         net (fo=1, routed)           0.000     1.889    regfile1/RAM_reg_0_255_28_28_i_6_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.951 r  regfile1/RAM_reg_0_255_28_28_i_3/O
                         net (fo=1, routed)           0.000     1.951    regfile1/RAM_reg_0_255_28_28_i_3_n_0
    SLICE_X35Y49         MUXF8 (Prop_muxf8_I1_O)      0.019     1.970 r  regfile1/RAM_reg_0_255_28_28_i_1/O
                         net (fo=5, routed)           0.183     2.153    Data_Memory1/RAM_reg_0_255_28_28/D
    SLICE_X34Y46         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_28_28/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.834     1.993    Data_Memory1/RAM_reg_0_255_28_28/WCLK
    SLICE_X34Y46         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_28_28/RAMS64E_B/CLK
                         clock pessimism             -0.247     1.746    
    SLICE_X34Y46         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.038     1.784    Data_Memory1/RAM_reg_0_255_28_28/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 regfile1/register_reg[9][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            Data_Memory1/RAM_reg_0_255_28_28/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.267ns (39.218%)  route 0.414ns (60.782%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.560     1.472    regfile1/CLK
    SLICE_X35Y50         FDRE                                         r  regfile1/register_reg[9][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  regfile1/register_reg[9][28]/Q
                         net (fo=2, routed)           0.231     1.844    regfile1/register_reg[9]_8[28]
    SLICE_X35Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.889 r  regfile1/RAM_reg_0_255_28_28_i_6/O
                         net (fo=1, routed)           0.000     1.889    regfile1/RAM_reg_0_255_28_28_i_6_n_0
    SLICE_X35Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     1.951 r  regfile1/RAM_reg_0_255_28_28_i_3/O
                         net (fo=1, routed)           0.000     1.951    regfile1/RAM_reg_0_255_28_28_i_3_n_0
    SLICE_X35Y49         MUXF8 (Prop_muxf8_I1_O)      0.019     1.970 r  regfile1/RAM_reg_0_255_28_28_i_1/O
                         net (fo=5, routed)           0.183     2.153    Data_Memory1/RAM_reg_0_255_28_28/D
    SLICE_X34Y46         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_28_28/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.834     1.993    Data_Memory1/RAM_reg_0_255_28_28/WCLK
    SLICE_X34Y46         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_28_28/RAMS64E_C/CLK
                         clock pessimism             -0.247     1.746    
    SLICE_X34Y46         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.034     1.780    Data_Memory1/RAM_reg_0_255_28_28/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 regfile1/register_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            Data_Memory1/RAM_reg_0_255_31_31/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.303ns (43.851%)  route 0.388ns (56.149%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.560     1.472    regfile1/CLK
    SLICE_X34Y50         FDRE                                         r  regfile1/register_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  regfile1/register_reg[1][31]/Q
                         net (fo=2, routed)           0.210     1.846    regfile1/register_reg[1]_0[31]
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.891 r  regfile1/RAM_reg_0_255_31_31_i_4/O
                         net (fo=1, routed)           0.000     1.891    regfile1/RAM_reg_0_255_31_31_i_4_n_0
    SLICE_X35Y48         MUXF7 (Prop_muxf7_I0_O)      0.071     1.962 r  regfile1/RAM_reg_0_255_31_31_i_2/O
                         net (fo=1, routed)           0.000     1.962    regfile1/RAM_reg_0_255_31_31_i_2_n_0
    SLICE_X35Y48         MUXF8 (Prop_muxf8_I0_O)      0.023     1.985 r  regfile1/RAM_reg_0_255_31_31_i_1/O
                         net (fo=5, routed)           0.178     2.163    Data_Memory1/RAM_reg_0_255_31_31/D
    SLICE_X34Y44         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_31_31/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.834     1.993    Data_Memory1/RAM_reg_0_255_31_31/WCLK
    SLICE_X34Y44         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_31_31/RAMS64E_B/CLK
                         clock pessimism             -0.247     1.746    
    SLICE_X34Y44         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.038     1.784    Data_Memory1/RAM_reg_0_255_31_31/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 regfile1/register_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            Data_Memory1/RAM_reg_0_255_31_31/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.303ns (43.851%)  route 0.388ns (56.149%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.560     1.472    regfile1/CLK
    SLICE_X34Y50         FDRE                                         r  regfile1/register_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  regfile1/register_reg[1][31]/Q
                         net (fo=2, routed)           0.210     1.846    regfile1/register_reg[1]_0[31]
    SLICE_X35Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.891 r  regfile1/RAM_reg_0_255_31_31_i_4/O
                         net (fo=1, routed)           0.000     1.891    regfile1/RAM_reg_0_255_31_31_i_4_n_0
    SLICE_X35Y48         MUXF7 (Prop_muxf7_I0_O)      0.071     1.962 r  regfile1/RAM_reg_0_255_31_31_i_2/O
                         net (fo=1, routed)           0.000     1.962    regfile1/RAM_reg_0_255_31_31_i_2_n_0
    SLICE_X35Y48         MUXF8 (Prop_muxf8_I0_O)      0.023     1.985 r  regfile1/RAM_reg_0_255_31_31_i_1/O
                         net (fo=5, routed)           0.178     2.163    Data_Memory1/RAM_reg_0_255_31_31/D
    SLICE_X34Y44         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_31_31/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.834     1.993    Data_Memory1/RAM_reg_0_255_31_31/WCLK
    SLICE_X34Y44         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_31_31/RAMS64E_C/CLK
                         clock pessimism             -0.247     1.746    
    SLICE_X34Y44         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.034     1.780    Data_Memory1/RAM_reg_0_255_31_31/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 regfile1/register_reg[2][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            Data_Memory1/RAM_reg_0_255_26_26/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.280ns (37.089%)  route 0.475ns (62.911%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.589     1.501    regfile1/CLK
    SLICE_X41Y50         FDRE                                         r  regfile1/register_reg[2][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  regfile1/register_reg[2][26]/Q
                         net (fo=2, routed)           0.269     1.911    regfile1/register_reg[2]_1[26]
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.045     1.956 r  regfile1/RAM_reg_0_255_26_26_i_4/O
                         net (fo=1, routed)           0.000     1.956    regfile1/RAM_reg_0_255_26_26_i_4_n_0
    SLICE_X40Y49         MUXF7 (Prop_muxf7_I0_O)      0.071     2.027 r  regfile1/RAM_reg_0_255_26_26_i_2/O
                         net (fo=1, routed)           0.000     2.027    regfile1/RAM_reg_0_255_26_26_i_2_n_0
    SLICE_X40Y49         MUXF8 (Prop_muxf8_I0_O)      0.023     2.050 r  regfile1/RAM_reg_0_255_26_26_i_1/O
                         net (fo=5, routed)           0.206     2.256    Data_Memory1/RAM_reg_0_255_26_26/D
    SLICE_X38Y44         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_26_26/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.861     2.020    Data_Memory1/RAM_reg_0_255_26_26/WCLK
    SLICE_X38Y44         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_26_26/RAMS64E_D/CLK
                         clock pessimism             -0.247     1.773    
    SLICE_X38Y44         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.077     1.850    Data_Memory1/RAM_reg_0_255_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.256    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 regfile1/register_reg[9][21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            Data_Memory1/RAM_reg_0_255_21_21/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.290ns (38.376%)  route 0.466ns (61.624%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.589     1.501    regfile1/CLK
    SLICE_X42Y50         FDRE                                         r  regfile1/register_reg[9][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  regfile1/register_reg[9][21]/Q
                         net (fo=2, routed)           0.239     1.903    regfile1/register_reg[9]_8[21]
    SLICE_X42Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.948 r  regfile1/RAM_reg_0_255_21_21_i_6/O
                         net (fo=1, routed)           0.000     1.948    regfile1/RAM_reg_0_255_21_21_i_6_n_0
    SLICE_X42Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     2.010 r  regfile1/RAM_reg_0_255_21_21_i_3/O
                         net (fo=1, routed)           0.000     2.010    regfile1/RAM_reg_0_255_21_21_i_3_n_0
    SLICE_X42Y49         MUXF8 (Prop_muxf8_I1_O)      0.019     2.029 r  regfile1/RAM_reg_0_255_21_21_i_1/O
                         net (fo=5, routed)           0.227     2.257    Data_Memory1/RAM_reg_0_255_21_21/D
    SLICE_X38Y46         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_21_21/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.861     2.020    Data_Memory1/RAM_reg_0_255_21_21/WCLK
    SLICE_X38Y46         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_21_21/RAMS64E_D/CLK
                         clock pessimism             -0.247     1.773    
    SLICE_X38Y46         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.076     1.849    Data_Memory1/RAM_reg_0_255_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 regfile1/register_reg[9][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Destination:            Data_Memory1/RAM_reg_0_255_10_10/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.267ns (48.688%)  route 0.281ns (51.312%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.562     1.474    regfile1/CLK
    SLICE_X27Y37         FDRE                                         r  regfile1/register_reg[9][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y37         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  regfile1/register_reg[9][10]/Q
                         net (fo=2, routed)           0.151     1.766    regfile1/register_reg[9]_8[10]
    SLICE_X27Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  regfile1/RAM_reg_0_255_10_10_i_6/O
                         net (fo=1, routed)           0.000     1.811    regfile1/RAM_reg_0_255_10_10_i_6_n_0
    SLICE_X27Y37         MUXF7 (Prop_muxf7_I0_O)      0.062     1.873 r  regfile1/RAM_reg_0_255_10_10_i_3/O
                         net (fo=1, routed)           0.000     1.873    regfile1/RAM_reg_0_255_10_10_i_3_n_0
    SLICE_X27Y37         MUXF8 (Prop_muxf8_I1_O)      0.019     1.892 r  regfile1/RAM_reg_0_255_10_10_i_1/O
                         net (fo=5, routed)           0.130     2.022    Data_Memory1/RAM_reg_0_255_10_10/D
    SLICE_X30Y37         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_10_10/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1152, routed)        0.829     1.988    Data_Memory1/RAM_reg_0_255_10_10/WCLK
    SLICE_X30Y37         RAMS64E                                      r  Data_Memory1/RAM_reg_0_255_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.480     1.508    
    SLICE_X30Y37         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.077     1.585    Data_Memory1/RAM_reg_0_255_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.437    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X30Y38    program_counter1/pc_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y32    regfile1/register_reg[11][3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y36    regfile1/register_reg[11][4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y40    regfile1/register_reg[11][5]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y40    regfile1/register_reg[11][6]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X37Y32    regfile1/register_reg[11][7]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X40Y36    regfile1/register_reg[11][8]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y36    regfile1/register_reg[11][9]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X42Y34    regfile1/register_reg[12][0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         16.000      14.750     SLICE_X30Y37    Data_Memory1/RAM_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         16.000      14.750     SLICE_X30Y37    Data_Memory1/RAM_reg_0_255_10_10/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         16.000      14.750     SLICE_X30Y37    Data_Memory1/RAM_reg_0_255_10_10/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         16.000      14.750     SLICE_X30Y37    Data_Memory1/RAM_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         16.000      14.750     SLICE_X38Y36    Data_Memory1/RAM_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         16.000      14.750     SLICE_X38Y36    Data_Memory1/RAM_reg_0_255_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         16.000      14.750     SLICE_X38Y36    Data_Memory1/RAM_reg_0_255_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         16.000      14.750     SLICE_X38Y36    Data_Memory1/RAM_reg_0_255_1_1/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         16.000      14.750     SLICE_X30Y36    Data_Memory1/RAM_reg_0_255_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         16.000      14.750     SLICE_X30Y36    Data_Memory1/RAM_reg_0_255_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y39    Data_Memory1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y39    Data_Memory1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y37    Data_Memory1/RAM_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y37    Data_Memory1/RAM_reg_0_255_10_10/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y37    Data_Memory1/RAM_reg_0_255_10_10/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y37    Data_Memory1/RAM_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y43    Data_Memory1/RAM_reg_0_255_19_19/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y43    Data_Memory1/RAM_reg_0_255_19_19/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y43    Data_Memory1/RAM_reg_0_255_19_19/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y43    Data_Memory1/RAM_reg_0_255_19_19/RAMS64E_D/CLK



