Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: GameTop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "GameTop.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "GameTop"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : GameTop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\WallCollisionDetection.v" into library work
Parsing module <WallCollisionDetection>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\Grass.v" into library work
Parsing module <Grass>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\Grass_synth.v" into library work
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\flower_synth.v" into library work
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\flower.v" into library work
Parsing module <flower>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\brick.v" into library work
Parsing module <brick>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\brick_synth.v" into library work
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\collisionDetection.v" into library work
Parsing module <collisionDetection>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Sprite_Sel.v" into library work
Parsing module <Sprite_Sel>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Ranger.v" into library work
Parsing module <Ranger>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Move_Module.v" into library work
Parsing module <Move_Module>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Keyboard_PS2.v" into library work
Parsing module <Keyboard_PS2>.
WARNING:HDLCompiler:751 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Keyboard_PS2.v" Line 61: Redeclaration of ansi port key_break is not allowed
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\Enemy.v" into library work
Parsing module <Enemy>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\Enemy_synth.v" into library work
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\BattleThing_synth.v" into library work
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\BattleThing.v" into library work
Parsing module <BattleThing>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\Ash_synth.v" into library work
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\Ash.v" into library work
Parsing module <Ash>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\fonr_rom.v" into library work
Parsing module <font_rom>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\clk_div.v" into library work
Parsing module <clk_div_1s>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\clk_250ms.v" into library work
Parsing module <clk_250ms>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Background.v" into library work
Parsing module <Background>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\vga.v" into library work
Parsing module <vga_controller>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\start_screen.v" into library work
Parsing module <start_screen>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\battle_screen.v" into library work
Parsing module <battle_screen>.
Analyzing Verilog file "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\GameTop.v" into library work
Parsing module <GameTop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <GameTop>.
WARNING:HDLCompiler:1127 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\GameTop.v" Line 54: Assignment to switchState ignored, since the identifier is never used

Elaborating module <start_screen>.
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\start_screen.v" Line 21: Using initial value of title since it is never assigned
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\start_screen.v" Line 38: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\start_screen.v" Line 39: Result of 32-bit expression is truncated to fit in 11-bit target.

Elaborating module <font_rom>.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\start_screen.v" Line 53: Size mismatch in connection of port <addr>. Formal port size is 11-bit while actual signal size is 32-bit.

Elaborating module <Grass>.
WARNING:HDLCompiler:1499 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\Grass.v" Line 39: Empty module <Grass> remains a black box.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\start_screen.v" Line 56: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.

Elaborating module <vga_controller>.
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\vga.v" Line 44: Using initial value of rangering since it is never assigned

Elaborating module <Ash>.
WARNING:HDLCompiler:1499 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\Ash.v" Line 39: Empty module <Ash> remains a black box.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\vga.v" Line 48: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.

Elaborating module <Enemy>.
WARNING:HDLCompiler:1499 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\Enemy.v" Line 39: Empty module <Enemy> remains a black box.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\vga.v" Line 54: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\vga.v" Line 60: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\vga.v" Line 66: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\vga.v" Line 72: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\vga.v" Line 78: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 32-bit.

Elaborating module <Keyboard_PS2>.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\vga.v" Line 83: Size mismatch in connection of port <rst_n_in>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\vga.v" Line 83: Assignment to key_break ignored, since the identifier is never used

Elaborating module <clk_div_1s>.

Elaborating module <clk_250ms>.

Elaborating module <Move_Module>.

Elaborating module <WallCollisionDetection>.

Elaborating module <collisionDetection>.

Elaborating module <Ranger>.
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Ranger.v" Line 18: Using initial value of a_hpos1 since it is never assigned
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Ranger.v" Line 19: Using initial value of a_vpos1 since it is never assigned
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Ranger.v" Line 22: Using initial value of a_hpos2 since it is never assigned
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Ranger.v" Line 23: Using initial value of a_vpos2 since it is never assigned
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Ranger.v" Line 26: Using initial value of a_hpos3 since it is never assigned
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Ranger.v" Line 27: Using initial value of a_vpos3 since it is never assigned
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Ranger.v" Line 30: Using initial value of a_hpos4 since it is never assigned
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Ranger.v" Line 31: Using initial value of a_vpos4 since it is never assigned
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Ranger.v" Line 34: Using initial value of a_hpos5 since it is never assigned
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Ranger.v" Line 35: Using initial value of a_vpos5 since it is never assigned

Elaborating module <Background>.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Background.v" Line 14: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.

Elaborating module <flower>.
WARNING:HDLCompiler:1499 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\flower.v" Line 39: Empty module <flower> remains a black box.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Background.v" Line 22: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Background.v" Line 28: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.

Elaborating module <brick>.
WARNING:HDLCompiler:1499 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\brick.v" Line 39: Empty module <brick> remains a black box.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Background.v" Line 34: Size mismatch in connection of port <addra>. Formal port size is 8-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Background.v" Line 53: Result of 27-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Background.v" Line 54: Result of 27-bit expression is truncated to fit in 4-bit target.

Elaborating module <Sprite_Sel>.
WARNING:HDLCompiler:91 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Sprite_Sel.v" Line 28: Signal <have_inputs> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:413 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Sprite_Sel.v" Line 28: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:91 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Sprite_Sel.v" Line 29: Signal <walk> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <battle_screen>.
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\battle_screen.v" Line 23: Using initial value of hp_xpos since it is never assigned
WARNING:HDLCompiler:872 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\battle_screen.v" Line 24: Using initial value of hp_ypos since it is never assigned
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\battle_screen.v" Line 31: Size mismatch in connection of port <addra>. Formal port size is 6-bit while actual signal size is 32-bit.

Elaborating module <BattleThing>.
WARNING:HDLCompiler:1499 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\ipcore_dir\BattleThing.v" Line 39: Empty module <BattleThing> remains a black box.
WARNING:HDLCompiler:189 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\battle_screen.v" Line 36: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:634 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\GameTop.v" Line 38: Net <r3[2]> does not have a driver.
WARNING:HDLCompiler:634 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\GameTop.v" Line 41: Net <g3[2]> does not have a driver.
WARNING:HDLCompiler:634 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\GameTop.v" Line 44: Net <b3[1]> does not have a driver.
WARNING:HDLCompiler:634 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\GameTop.v" Line 47: Net <hs3> does not have a driver.
WARNING:HDLCompiler:634 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\GameTop.v" Line 50: Net <vs3> does not have a driver.
WARNING:HDLCompiler:634 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\GameTop.v" Line 52: Net <winGame> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <GameTop>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\GameTop.v".
WARNING:Xst:653 - Signal <r3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <g3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <b3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <hs3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <vs3> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <winGame> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit register for signal <g>.
    Found 2-bit register for signal <b>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 2-bit register for signal <gameState>.
    Found 3-bit register for signal <r>.
    Found finite state machine <FSM_0> for signal <gameState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit 4-to-1 multiplexer for signal <gameState[1]_r3[2]_wide_mux_5_OUT> created at line 75.
    Found 3-bit 4-to-1 multiplexer for signal <gameState[1]_g3[2]_wide_mux_6_OUT> created at line 75.
    Found 2-bit 4-to-1 multiplexer for signal <gameState[1]_b3[1]_wide_mux_7_OUT> created at line 75.
    Found 1-bit 4-to-1 multiplexer for signal <gameState[1]_hs3_Mux_8_o> created at line 75.
    Found 1-bit 4-to-1 multiplexer for signal <gameState[1]_vs3_Mux_9_o> created at line 75.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <GameTop> synthesized.

Synthesizing Unit <start_screen>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\start_screen.v".
        UP_BOUND = 31
        DOWN_BOUND = 510
        LEFT_BOUND = 144
        RIGHT_BOUND = 783
        TITLE = "RPG ESCAPE"
WARNING:Xst:647 - Input <switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <hcount>.
    Found 10-bit register for signal <vcount>.
    Found 3-bit register for signal <r>.
    Found 3-bit register for signal <g>.
    Found 2-bit register for signal <b>.
    Found 2-bit register for signal <count>.
    Found 11-bit subtractor for signal <h_offset> created at line 37.
    Found 11-bit subtractor for signal <v_offset> created at line 39.
    Found 12-bit adder for signal <n0099> created at line 53.
    Found 6-bit adder for signal <vcount[2]_GND_2_o_add_29_OUT> created at line 56.
    Found 2-bit adder for signal <count[1]_GND_2_o_add_31_OUT> created at line 64.
    Found 10-bit adder for signal <hcount[9]_GND_2_o_add_36_OUT> created at line 75.
    Found 10-bit adder for signal <vcount[9]_GND_2_o_add_42_OUT> created at line 87.
    Found 11-bit subtractor for signal <char_xoffset> created at line 35.
    Found 11-bit subtractor for signal <_n0167> created at line 41.
    Found 1-bit 8-to-1 multiplexer for signal <h_offset[2]_data[7]_Mux_52_o> created at line 106.
    Found 10-bit comparator lessequal for signal <hcount[9]_GND_2_o_LessThan_35_o> created at line 67
    Found 10-bit comparator lessequal for signal <vcount[9]_GND_2_o_LessThan_40_o> created at line 78
    Found 10-bit comparator lessequal for signal <n0047> created at line 102
    Found 10-bit comparator lessequal for signal <n0049> created at line 102
    Found 10-bit comparator lessequal for signal <n0052> created at line 103
    Found 10-bit comparator lessequal for signal <n0055> created at line 103
    Found 11-bit comparator lessequal for signal <n0058> created at line 104
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <start_screen> synthesized.

Synthesizing Unit <font_rom>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\fonr_rom.v".
    Found 2048x8-bit Read Only RAM for signal <data>
    Summary:
	inferred   1 RAM(s).
Unit <font_rom> synthesized.

Synthesizing Unit <vga_controller>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\vga.v".
INFO:Xst:3210 - "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\vga.v" line 83: Output port <key_break> of the instance <keyboard> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <hcount>.
    Found 10-bit register for signal <vcount>.
    Found 10-bit register for signal <a_hpos>.
    Found 10-bit register for signal <e_vpos>.
    Found 10-bit register for signal <e_hpos>.
    Found 10-bit register for signal <e_vpos2>.
    Found 10-bit register for signal <e_hpos2>.
    Found 10-bit register for signal <e_vpos3>.
    Found 10-bit register for signal <e_hpos3>.
    Found 10-bit register for signal <e_vpos4>.
    Found 10-bit register for signal <e_hpos4>.
    Found 10-bit register for signal <e_vpos5>.
    Found 10-bit register for signal <e_hpos5>.
    Found 2-bit register for signal <count>.
    Found 3-bit register for signal <r>.
    Found 3-bit register for signal <g>.
    Found 2-bit register for signal <b>.
    Found 2-bit register for signal <step>.
    Found 10-bit register for signal <a_vpos>.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_42_OUT> created at line 95.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_47_OUT> created at line 95.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_49_OUT> created at line 96.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_54_OUT> created at line 96.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_56_OUT> created at line 97.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_61_OUT> created at line 97.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_63_OUT> created at line 98.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_68_OUT> created at line 98.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_70_OUT> created at line 99.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_75_OUT> created at line 99.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_77_OUT> created at line 100.
    Found 11-bit subtractor for signal <GND_5_o_GND_5_o_sub_82_OUT> created at line 100.
    Found 10-bit adder for signal <n0270> created at line 48.
    Found 32-bit adder for signal <n0354> created at line 48.
    Found 32-bit adder for signal <n0192> created at line 48.
    Found 10-bit adder for signal <n0275> created at line 54.
    Found 32-bit adder for signal <n0363> created at line 54.
    Found 32-bit adder for signal <n0196> created at line 54.
    Found 10-bit adder for signal <n0280> created at line 60.
    Found 32-bit adder for signal <n0372> created at line 60.
    Found 32-bit adder for signal <n0200> created at line 60.
    Found 10-bit adder for signal <n0285> created at line 66.
    Found 32-bit adder for signal <n0381> created at line 66.
    Found 32-bit adder for signal <n0204> created at line 66.
    Found 10-bit adder for signal <n0290> created at line 72.
    Found 32-bit adder for signal <n0390> created at line 72.
    Found 32-bit adder for signal <n0208> created at line 72.
    Found 10-bit adder for signal <n0295> created at line 78.
    Found 32-bit adder for signal <n0399> created at line 78.
    Found 32-bit adder for signal <n0212> created at line 78.
    Found 2-bit adder for signal <count[1]_GND_5_o_add_97_OUT> created at line 163.
    Found 10-bit adder for signal <hcount[9]_GND_5_o_add_102_OUT> created at line 175.
    Found 10-bit adder for signal <vcount[9]_GND_5_o_add_107_OUT> created at line 187.
    Found 2-bit adder for signal <step[1]_GND_5_o_add_158_OUT> created at line 297.
    Found 10x6-bit multiplier for signal <BUS_0001_PWR_8_o_MuLt_3_OUT> created at line 48.
    Found 10x6-bit multiplier for signal <BUS_0004_PWR_8_o_MuLt_9_OUT> created at line 54.
    Found 10x6-bit multiplier for signal <BUS_0007_PWR_8_o_MuLt_15_OUT> created at line 60.
    Found 10x6-bit multiplier for signal <BUS_0010_PWR_8_o_MuLt_21_OUT> created at line 66.
    Found 10x6-bit multiplier for signal <BUS_0013_PWR_8_o_MuLt_27_OUT> created at line 72.
    Found 10x6-bit multiplier for signal <BUS_0016_PWR_8_o_MuLt_33_OUT> created at line 78.
    Found 10-bit comparator lessequal for signal <vcount[9]_GND_5_o_LessThan_1_o> created at line 33
    Found 32-bit comparator lessequal for signal <n0032> created at line 95
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_45_o> created at line 95
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_48_o> created at line 95
    Found 32-bit comparator lessequal for signal <n0040> created at line 96
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_52_o> created at line 96
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_55_o> created at line 96
    Found 32-bit comparator lessequal for signal <n0048> created at line 97
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_59_o> created at line 97
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_62_o> created at line 97
    Found 32-bit comparator lessequal for signal <n0056> created at line 98
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_66_o> created at line 98
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_69_o> created at line 98
    Found 32-bit comparator lessequal for signal <n0064> created at line 99
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_73_o> created at line 99
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_76_o> created at line 99
    Found 32-bit comparator lessequal for signal <n0072> created at line 100
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_80_o> created at line 100
    Found 32-bit comparator greater for signal <GND_5_o_GND_5_o_LessThan_83_o> created at line 100
    Found 10-bit comparator lessequal for signal <hcount[9]_GND_5_o_LessThan_101_o> created at line 167
    Summary:
	inferred   6 Multiplier(s).
	inferred  34 Adder/Subtractor(s).
	inferred 152 D-type flip-flop(s).
	inferred  20 Comparator(s).
	inferred  38 Multiplexer(s).
Unit <vga_controller> synthesized.

Synthesizing Unit <Keyboard_PS2>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Keyboard_PS2.v".
    Found 1-bit register for signal <key_clk_r1>.
    Found 1-bit register for signal <key_data_r0>.
    Found 1-bit register for signal <key_data_r1>.
    Found 4-bit register for signal <cnt>.
    Found 8-bit register for signal <temp_data>.
    Found 1-bit register for signal <key_break>.
    Found 1-bit register for signal <key_state>.
    Found 8-bit register for signal <key_byte>.
    Found 1-bit register for signal <key_clk_r0>.
    Found 4-bit adder for signal <cnt[3]_GND_9_o_add_3_OUT> created at line 43.
    Found 4-bit comparator lessequal for signal <n0008> created at line 42
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <Keyboard_PS2> synthesized.

Synthesizing Unit <clk_div_1s>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\clk_div.v".
    Found 1-bit register for signal <clk_0>.
    Found 33-bit register for signal <k>.
    Found 33-bit adder for signal <k[32]_GND_11_o_add_2_OUT> created at line 13.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <clk_div_1s> synthesized.

Synthesizing Unit <clk_250ms>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\clk_250ms.v".
    Found 1-bit register for signal <clk_0>.
    Found 33-bit register for signal <k>.
    Found 33-bit adder for signal <k[32]_GND_12_o_add_2_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <clk_250ms> synthesized.

Synthesizing Unit <Move_Module>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Move_Module.v".
WARNING:Xst:2999 - Signal 'collisionMatrix', unconnected in block 'Move_Module', is tied to its initial value.
    Found 10-bit register for signal <a_hpos>.
    Found 1-bit register for signal <enemyCollide>.
    Found 10-bit register for signal <a_vpos>.
    Found 10-bit subtractor for signal <a_vpos[9]_GND_13_o_sub_35_OUT> created at line 55.
    Found 10-bit subtractor for signal <a_hpos[9]_GND_13_o_sub_39_OUT> created at line 57.
    Found 11-bit adder for signal <n0098> created at line 34.
    Found 11-bit adder for signal <n0100> created at line 35.
    Found 11-bit adder for signal <n0102> created at line 36.
    Found 11-bit adder for signal <n0104> created at line 37.
    Found 10-bit adder for signal <a_vpos[9]_GND_13_o_add_36_OUT> created at line 56.
    Found 10-bit adder for signal <a_hpos[9]_GND_13_o_add_40_OUT> created at line 58.
    Found 6x5-bit multiplier for signal <n0131> created at line 34.
    Found 6x5-bit multiplier for signal <n0134> created at line 35.
    Found 6x5-bit multiplier for signal <n0137> created at line 36.
    Found 6x5-bit multiplier for signal <n0140> created at line 37.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <collisionMatrix>, simulation mismatch.
    Found 300x1-bit dual-port Read Only RAM <Mram_collisionMatrix> for signal <collisionMatrix>.
    Summary:
	inferred   2 RAM(s).
	inferred   4 Multiplier(s).
	inferred   8 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Move_Module> synthesized.

Synthesizing Unit <WallCollisionDetection>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\WallCollisionDetection.v".
    Found 10-bit subtractor for signal <n0010[9:0]> created at line 15.
    Found 10-bit subtractor for signal <n0013[9:0]> created at line 16.
    Found 10-bit subtractor for signal <n0011> created at line 16.
    Found 10-bit subtractor for signal <n0015> created at line 27.
    Found 10-bit adder for signal <n0012> created at line 19.
    Found 10-bit adder for signal <n0014> created at line 24.
    Summary:
	inferred   6 Adder/Subtractor(s).
Unit <WallCollisionDetection> synthesized.

Synthesizing Unit <collisionDetection>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\collisionDetection.v".
    Found 10-bit subtractor for signal <e_position[19]_position[19]_sub_2_OUT> created at line 42.
    Found 10-bit subtractor for signal <position[19]_e_position[19]_sub_5_OUT> created at line 43.
    Found 10-bit subtractor for signal <e_position[9]_position[9]_sub_16_OUT> created at line 62.
    Found 10-bit subtractor for signal <position[9]_e_position[9]_sub_19_OUT> created at line 63.
    Found 10-bit adder for signal <position[9]_GND_16_o_add_7_OUT> created at line 46.
    Found 10-bit adder for signal <e_position[9]_GND_16_o_add_10_OUT> created at line 51.
    Found 10-bit adder for signal <position[19]_GND_16_o_add_21_OUT> created at line 66.
    Found 10-bit adder for signal <e_position[19]_GND_16_o_add_24_OUT> created at line 71.
    Found 10-bit comparator lessequal for signal <n0001> created at line 42
    Found 10-bit comparator lessequal for signal <n0004> created at line 43
    Found 10-bit comparator lessequal for signal <n0007> created at line 46
    Found 10-bit comparator lessequal for signal <n0010> created at line 46
    Found 10-bit comparator lessequal for signal <n0013> created at line 51
    Found 10-bit comparator lessequal for signal <n0016> created at line 51
    Found 10-bit comparator lessequal for signal <n0022> created at line 62
    Found 10-bit comparator lessequal for signal <n0025> created at line 63
    Found 10-bit comparator lessequal for signal <n0028> created at line 66
    Found 10-bit comparator lessequal for signal <n0031> created at line 66
    Found 10-bit comparator lessequal for signal <n0034> created at line 71
    Found 10-bit comparator lessequal for signal <n0037> created at line 71
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <collisionDetection> synthesized.

Synthesizing Unit <Ranger>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Ranger.v".
WARNING:Xst:647 - Input <inputs> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit register for signal <position>.
    Found 8x20-bit Read Only RAM for signal <rangerNum[2]_GND_17_o_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
Unit <Ranger> synthesized.

Synthesizing Unit <Background>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Background.v".
WARNING:Xst:2999 - Signal 'collisionMatrix', unconnected in block 'Background', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <collisionMatrix>, simulation mismatch.
    Found 300x1-bit single-port Read Only RAM <Mram_collisionMatrix> for signal <collisionMatrix>.
    Found 4-bit register for signal <matrixYLoc>.
    Found 8-bit register for signal <color>.
    Found 4-bit register for signal <count>.
    Found 5-bit register for signal <matrixXLoc>.
    Found 4-bit subtractor for signal <GND_18_o_GND_18_o_sub_9_OUT> created at line 28.
    Found 11-bit subtractor for signal <n0063> created at line 66.
    Found 11-bit subtractor for signal <n0064> created at line 66.
    Found 6-bit adder for signal <v_count[2]_GND_18_o_add_0_OUT> created at line 14.
    Found 6-bit adder for signal <GND_18_o_GND_18_o_add_5_OUT> created at line 22.
    Found 32-bit adder for signal <n0067> created at line 28.
    Found 8-bit adder for signal <v_count[3]_GND_18_o_add_10_OUT> created at line 34.
    Found 9-bit adder for signal <matrixYLoc[3]_GND_18_o_add_19_OUT> created at line 60.
    Found 4-bit adder for signal <count[3]_GND_18_o_add_41_OUT> created at line 71.
    Found 4x5-bit multiplier for signal <n0106> created at line 60.
    Found 10-bit comparator lessequal for signal <n0007> created at line 56
    Found 10-bit comparator lessequal for signal <n0009> created at line 56
    Found 10-bit comparator lessequal for signal <n0012> created at line 56
    Found 10-bit comparator lessequal for signal <n0015> created at line 56
    Found 4-bit comparator lessequal for signal <n0022> created at line 65
    Found 4-bit comparator lessequal for signal <n0024> created at line 65
    Found 5-bit comparator lessequal for signal <n0027> created at line 65
    Found 5-bit comparator lessequal for signal <n0030> created at line 65
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Background> synthesized.

Synthesizing Unit <Sprite_Sel>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\Sprite_Sel.v".
    Found 9-bit register for signal <voffset>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Sprite_Sel> synthesized.

Synthesizing Unit <battle_screen>.
    Related source file is "\\ad\eng\users\j\i\jiahao1\EC551\RPG_GAME_FPGA-master\RPG_GAME_FPGA-master\RPG\battle_screen.v".
WARNING:Xst:647 - Input <switch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <hcount>.
    Found 10-bit register for signal <vcount>.
    Found 3-bit register for signal <r>.
    Found 3-bit register for signal <g>.
    Found 2-bit register for signal <b>.
    Found 2-bit register for signal <count>.
    Found 11-bit subtractor for signal <GND_24_o_GND_24_o_sub_3_OUT> created at line 36.
    Found 6-bit adder for signal <vcount[2]_GND_24_o_add_0_OUT> created at line 31.
    Found 11-bit adder for signal <n0081> created at line 36.
    Found 2-bit adder for signal <count[1]_GND_24_o_add_6_OUT> created at line 44.
    Found 10-bit adder for signal <hcount[9]_GND_24_o_add_11_OUT> created at line 55.
    Found 10-bit adder for signal <vcount[9]_GND_24_o_add_17_OUT> created at line 67.
    Found 5-bit subtractor for signal <GND_24_o_GND_24_o_sub_2_OUT<4:0>> created at line 36.
    Found 10-bit comparator lessequal for signal <hcount[9]_GND_24_o_LessThan_10_o> created at line 47
    Found 10-bit comparator lessequal for signal <vcount[9]_GND_24_o_LessThan_15_o> created at line 58
    Found 10-bit comparator lessequal for signal <n0021> created at line 82
    Found 10-bit comparator lessequal for signal <n0023> created at line 82
    Found 10-bit comparator lessequal for signal <n0026> created at line 83
    Found 10-bit comparator lessequal for signal <n0029> created at line 83
    Found 10-bit comparator lessequal for signal <n0032> created at line 84
    Found 10-bit comparator lessequal for signal <n0034> created at line 84
    Found 10-bit comparator lessequal for signal <n0037> created at line 85
    Found 10-bit comparator lessequal for signal <n0040> created at line 85
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <battle_screen> synthesized.

Synthesizing Unit <mod_32u_6u>.
    Related source file is "".
    Found 38-bit adder for signal <GND_26_o_b[5]_add_1_OUT> created at line 0.
    Found 37-bit adder for signal <GND_26_o_b[5]_add_3_OUT> created at line 0.
    Found 36-bit adder for signal <GND_26_o_b[5]_add_5_OUT> created at line 0.
    Found 35-bit adder for signal <GND_26_o_b[5]_add_7_OUT> created at line 0.
    Found 34-bit adder for signal <GND_26_o_b[5]_add_9_OUT> created at line 0.
    Found 33-bit adder for signal <GND_26_o_b[5]_add_11_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_b[5]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_15_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_17_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_21_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_23_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_25_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_29_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_31_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_33_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_37_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_39_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_41_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_43_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_45_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_47_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_49_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_51_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_53_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_55_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_57_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_59_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_61_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <a[31]_GND_26_o_add_65_OUT> created at line 0.
    Found 38-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  33 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1025 Multiplexer(s).
Unit <mod_32u_6u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 2048x8-bit single-port Read Only RAM                  : 1
 300x1-bit dual-port Read Only RAM                     : 2
 300x1-bit single-port Read Only RAM                   : 1
 8x20-bit single-port Read Only RAM                    : 5
# Multipliers                                          : 11
 10x6-bit multiplier                                   : 6
 5x4-bit multiplier                                    : 1
 6x5-bit multiplier                                    : 4
# Adders/Subtractors                                   : 149
 10-bit adder                                          : 36
 10-bit subtractor                                     : 26
 11-bit adder                                          : 5
 11-bit subtractor                                     : 19
 12-bit adder                                          : 1
 2-bit adder                                           : 4
 32-bit adder                                          : 40
 33-bit adder                                          : 3
 34-bit adder                                          : 1
 35-bit adder                                          : 1
 36-bit adder                                          : 1
 37-bit adder                                          : 1
 38-bit adder                                          : 1
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 4
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 62
 1-bit register                                        : 11
 10-bit register                                       : 18
 2-bit register                                        : 8
 20-bit register                                       : 6
 3-bit register                                        : 8
 33-bit register                                       : 2
 4-bit register                                        : 3
 5-bit register                                        : 1
 8-bit register                                        : 3
 9-bit register                                        : 2
# Comparators                                          : 139
 10-bit comparator lessequal                           : 82
 11-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 12
 32-bit comparator lessequal                           : 33
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 3
 5-bit comparator lessequal                            : 2
# Multiplexers                                         : 1132
 1-bit 2-to-1 multiplexer                              : 1024
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 10
 2-bit 2-to-1 multiplexer                              : 17
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 54
 3-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 6
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 14
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/Grass.ngc>.
Reading core <ipcore_dir/Ash.ngc>.
Reading core <ipcore_dir/Enemy.ngc>.
Reading core <ipcore_dir/flower.ngc>.
Reading core <ipcore_dir/brick.ngc>.
Reading core <ipcore_dir/BattleThing.ngc>.
Loading core <Grass> for timing and area information for instance <grass0>.
Loading core <Ash> for timing and area information for instance <ash>.
Loading core <Enemy> for timing and area information for instance <rocket>.
Loading core <Enemy> for timing and area information for instance <rocket2>.
Loading core <Enemy> for timing and area information for instance <rocket3>.
Loading core <Enemy> for timing and area information for instance <rocket4>.
Loading core <Enemy> for timing and area information for instance <rocket5>.
Loading core <Grass> for timing and area information for instance <GrassBackground>.
Loading core <flower> for timing and area information for instance <f0>.
Loading core <flower> for timing and area information for instance <f1>.
Loading core <brick> for timing and area information for instance <b1>.
Loading core <Grass> for timing and area information for instance <grass0>.
Loading core <BattleThing> for timing and area information for instance <your_instance_name>.
WARNING:Xst:1293 - FF/Latch <voffset_0> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_1> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_2> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_3> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_6> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_7> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_8> has a constant value of 0 in block <SEL0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_0> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_1> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_2> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_3> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_4> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_5> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_6> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_7> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <voffset_8> has a constant value of 0 in block <SEL1>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Background>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
	Multiplier <Mmult_n0106> in block <Background> and adder/subtractor <Madd_matrixYLoc[3]_GND_18_o_add_19_OUT> in block <Background> are combined into a MAC<Maddsub_n0106>.
	The following registers are also absorbed by the MAC: <matrixXLoc> in block <Background>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_collisionMatrix> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 300-word x 1-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <matrixYLoc[3]_GND_18_o_add_19_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Background> synthesized (advanced).

Synthesizing (advanced) Unit <Keyboard_PS2>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <Keyboard_PS2> synthesized (advanced).

Synthesizing (advanced) Unit <Move_Module>.
	Multiplier <Mmult_n0134> in block <Move_Module> and adder/subtractor <Madd_n0100_Madd> in block <Move_Module> are combined into a MAC<Maddsub_n0134>.
	Multiplier <Mmult_n0137> in block <Move_Module> and adder/subtractor <Madd_n0102_Madd> in block <Move_Module> are combined into a MAC<Maddsub_n0137>.
	Multiplier <Mmult_n0131> in block <Move_Module> and adder/subtractor <Madd_n0098_Madd> in block <Move_Module> are combined into a MAC<Maddsub_n0131>.
	Multiplier <Mmult_n0140> in block <Move_Module> and adder/subtractor <Madd_n0104_Madd> in block <Move_Module> are combined into a MAC<Maddsub_n0140>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_collisionMatrix> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 300-word x 1-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0098>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wallCollide1>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 300-word x 1-bit                    |          |
    |     addrB          | connected to signal <n0100>         |          |
    |     doB            | connected to signal <wallCollide2>  |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_collisionMatrix1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 300-word x 1-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0102>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wallCollide3>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 300-word x 1-bit                    |          |
    |     addrB          | connected to signal <n0104>         |          |
    |     doB            | connected to signal <wallCollide4>  |          |
    -----------------------------------------------------------------------
Unit <Move_Module> synthesized (advanced).

Synthesizing (advanced) Unit <Ranger>.
INFO:Xst:3231 - The small RAM <Mram_rangerNum[2]_GND_17_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 20-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rangerNum>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Ranger> synthesized (advanced).

Synthesizing (advanced) Unit <battle_screen>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <hcount>: 1 register on signal <hcount>.
The following registers are absorbed into counter <vcount>: 1 register on signal <vcount>.
Unit <battle_screen> synthesized (advanced).

Synthesizing (advanced) Unit <clk_250ms>.
The following registers are absorbed into counter <k>: 1 register on signal <k>.
Unit <clk_250ms> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div_1s>.
The following registers are absorbed into counter <k>: 1 register on signal <k>.
Unit <clk_div_1s> synthesized (advanced).

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

Synthesizing (advanced) Unit <start_screen>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <hcount>: 1 register on signal <hcount>.
The following registers are absorbed into counter <vcount>: 1 register on signal <vcount>.
Unit <start_screen> synthesized (advanced).

Synthesizing (advanced) Unit <vga_controller>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <hcount>: 1 register on signal <hcount>.
The following registers are absorbed into counter <vcount>: 1 register on signal <vcount>.
The following registers are absorbed into counter <step>: 1 register on signal <step>.
	Multiplier <Mmult_BUS_0001_PWR_8_o_MuLt_3_OUT> in block <vga_controller> and adder/subtractor <Madd_n0192_Madd> in block <vga_controller> are combined into a MAC<Maddsub_BUS_0001_PWR_8_o_MuLt_3_OUT>.
	Multiplier <Mmult_BUS_0004_PWR_8_o_MuLt_9_OUT> in block <vga_controller> and adder/subtractor <Madd_n0196_Madd> in block <vga_controller> are combined into a MAC<Maddsub_BUS_0004_PWR_8_o_MuLt_9_OUT>.
	Multiplier <Mmult_BUS_0007_PWR_8_o_MuLt_15_OUT> in block <vga_controller> and adder/subtractor <Madd_n0200_Madd> in block <vga_controller> are combined into a MAC<Maddsub_BUS_0007_PWR_8_o_MuLt_15_OUT>.
	Multiplier <Mmult_BUS_0010_PWR_8_o_MuLt_21_OUT> in block <vga_controller> and adder/subtractor <Madd_n0204_Madd> in block <vga_controller> are combined into a MAC<Maddsub_BUS_0010_PWR_8_o_MuLt_21_OUT>.
	Multiplier <Mmult_BUS_0013_PWR_8_o_MuLt_27_OUT> in block <vga_controller> and adder/subtractor <Madd_n0208_Madd> in block <vga_controller> are combined into a MAC<Maddsub_BUS_0013_PWR_8_o_MuLt_27_OUT>.
	Multiplier <Mmult_BUS_0016_PWR_8_o_MuLt_33_OUT> in block <vga_controller> and adder/subtractor <Madd_n0212_Madd> in block <vga_controller> are combined into a MAC<Maddsub_BUS_0016_PWR_8_o_MuLt_33_OUT>.
	Adder/Subtractor <Madd_n0270> in block <vga_controller> and  <Maddsub_BUS_0001_PWR_8_o_MuLt_3_OUT> in block <vga_controller> are combined into a MAC with pre-adder <Maddsub_BUS_0001_PWR_8_o_MuLt_3_OUT1>.
	Adder/Subtractor <Madd_n0275> in block <vga_controller> and  <Maddsub_BUS_0004_PWR_8_o_MuLt_9_OUT> in block <vga_controller> are combined into a MAC with pre-adder <Maddsub_BUS_0004_PWR_8_o_MuLt_9_OUT1>.
	Adder/Subtractor <Madd_n0280> in block <vga_controller> and  <Maddsub_BUS_0007_PWR_8_o_MuLt_15_OUT> in block <vga_controller> are combined into a MAC with pre-adder <Maddsub_BUS_0007_PWR_8_o_MuLt_15_OUT1>.
	Adder/Subtractor <Madd_n0290> in block <vga_controller> and  <Maddsub_BUS_0013_PWR_8_o_MuLt_27_OUT> in block <vga_controller> are combined into a MAC with pre-adder <Maddsub_BUS_0013_PWR_8_o_MuLt_27_OUT1>.
	Adder/Subtractor <Madd_n0285> in block <vga_controller> and  <Maddsub_BUS_0010_PWR_8_o_MuLt_21_OUT> in block <vga_controller> are combined into a MAC with pre-adder <Maddsub_BUS_0010_PWR_8_o_MuLt_21_OUT1>.
	Adder/Subtractor <Madd_n0295> in block <vga_controller> and  <Maddsub_BUS_0016_PWR_8_o_MuLt_33_OUT> in block <vga_controller> are combined into a MAC with pre-adder <Maddsub_BUS_0016_PWR_8_o_MuLt_33_OUT1>.
Unit <vga_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 2048x8-bit single-port distributed Read Only RAM      : 1
 300x1-bit dual-port distributed Read Only RAM         : 2
 300x1-bit single-port distributed Read Only RAM       : 1
 8x20-bit single-port distributed Read Only RAM        : 5
# MACs                                                 : 11
 5x4-to-9-bit MAC                                      : 1
 6x10-to-12-bit MAC with pre-adder                     : 6
 6x5-to-9-bit MAC                                      : 4
# Adders/Subtractors                                   : 118
 10-bit adder                                          : 24
 10-bit subtractor                                     : 27
 11-bit adder                                          : 2
 11-bit subtractor                                     : 17
 12-bit adder                                          : 6
 32-bit adder                                          : 32
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 6
 8-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 14
 10-bit up counter                                     : 6
 2-bit up counter                                      : 4
 33-bit up counter                                     : 2
 4-bit up counter                                      : 2
# Registers                                            : 334
 Flip-Flops                                            : 334
# Comparators                                          : 139
 10-bit comparator lessequal                           : 82
 11-bit comparator lessequal                           : 1
 32-bit comparator greater                             : 12
 32-bit comparator lessequal                           : 33
 33-bit comparator lessequal                           : 1
 34-bit comparator lessequal                           : 1
 35-bit comparator lessequal                           : 1
 36-bit comparator lessequal                           : 1
 37-bit comparator lessequal                           : 1
 38-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 3
 5-bit comparator lessequal                            : 2
# Multiplexers                                         : 1126
 1-bit 2-to-1 multiplexer                              : 1024
 1-bit 4-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 4
 2-bit 2-to-1 multiplexer                              : 17
 2-bit 4-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 54
 3-bit 4-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 6
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 14
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <voffset_0> has a constant value of 0 in block <Sprite_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <voffset_1> has a constant value of 0 in block <Sprite_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <voffset_2> has a constant value of 0 in block <Sprite_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <voffset_3> has a constant value of 0 in block <Sprite_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <voffset_6> has a constant value of 0 in block <Sprite_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <voffset_7> has a constant value of 0 in block <Sprite_Sel>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <voffset_8> has a constant value of 0 in block <Sprite_Sel>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <GameTop>, Counter <s0/count> <bs0/count> are equivalent, XST will keep only <s0/count>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <gameState[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 10    | 100
-------------------
WARNING:Xst:1710 - FF/Latch <r3/position_14> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_13> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_12> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_11> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_10> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_9> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_8> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_7> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_6> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_5> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_4> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_3> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_2> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_1> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_0> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_19> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_18> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_17> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_16> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_15> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_14> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_13> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_12> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_11> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_10> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_19> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_18> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_17> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_16> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_15> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_14> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_13> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_12> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_11> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_10> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_9> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_8> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_7> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_6> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_5> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_4> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_3> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_2> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_1> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r4/position_0> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_19> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_18> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_17> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_16> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r3/position_15> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_4> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_3> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_2> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_1> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_0> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_19> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_18> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_17> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_16> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_15> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_14> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_13> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_12> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_11> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_10> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_9> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_8> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_7> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_6> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_5> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_4> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_3> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_2> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_1> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r0/position_0> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_9> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_8> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_7> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_6> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_5> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_4> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_3> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_2> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_1> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r2/position_0> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_19> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_18> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_17> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_16> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_15> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_14> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_13> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_12> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_11> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_10> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_9> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_8> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_7> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_6> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r1/position_5> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos2_5> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos2_6> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos2_7> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos2_8> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos2_9> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_0> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_1> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_2> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_3> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_4> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_5> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_6> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_7> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_8> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos2_9> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_0> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_1> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_2> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_3> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_4> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_5> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_6> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_7> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_8> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos3_9> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos_0> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos_1> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos_2> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos_3> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos_4> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos_5> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos_6> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos_7> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos_8> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos_9> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos_0> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos_1> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos_2> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos_3> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos_4> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos_5> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos_6> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos_7> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos_8> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos_9> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos2_0> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos2_1> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos2_2> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos2_3> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos2_4> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_5> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_6> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_7> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_8> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_9> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos5_0> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos5_1> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos5_2> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos5_3> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos5_4> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos5_5> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos5_6> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos5_7> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos5_8> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos5_9> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_0> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_1> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_2> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_3> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_4> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_5> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_6> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_7> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_8> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos5_9> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_0> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_1> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_2> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_3> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_4> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_5> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_6> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_7> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_8> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos3_9> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos4_0> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos4_1> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos4_2> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos4_3> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos4_4> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos4_5> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos4_6> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos4_7> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos4_8> (without init value) has a constant value of 1 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_vpos4_9> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_0> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_1> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_2> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_3> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <e_hpos4_4> (without init value) has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Maddsub_n01061_0> (without init value) has a constant value of 0 in block <Background>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <a_vpos_0> has a constant value of 0 in block <Move_Module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <a_hpos_0> has a constant value of 0 in block <Move_Module>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <matrixXLoc_0> in Unit <Background> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01061_5> 
INFO:Xst:2261 - The FF/Latch <matrixXLoc_1> in Unit <Background> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01061_4> 
INFO:Xst:2261 - The FF/Latch <matrixXLoc_2> in Unit <Background> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01061_3> 
INFO:Xst:2261 - The FF/Latch <matrixXLoc_3> in Unit <Background> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01061_2> 
INFO:Xst:2261 - The FF/Latch <matrixXLoc_4> in Unit <Background> is equivalent to the following FF/Latch, which will be removed : <Maddsub_n01061_1> 

Optimizing unit <GameTop> ...

Optimizing unit <vga_controller> ...

Optimizing unit <Keyboard_PS2> ...

Optimizing unit <Background> ...

Optimizing unit <Move_Module> ...

Optimizing unit <collisionDetection> ...

Optimizing unit <Sprite_Sel> ...
WARNING:Xst:1293 - FF/Latch <vga1/SEL1/voffset_5> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga1/SEL1/voffset_4> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vga1/a_vpos_0> (without init value) has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <vga1/a_hpos_0> (without init value) has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vga1/clk2/k_21> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk2/k_22> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk2/k_23> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk2/k_24> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk2/k_25> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk2/k_26> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk2/k_27> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk2/k_28> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk2/k_29> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk2/k_30> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk2/k_31> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk2/k_32> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk_d/k_23> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk_d/k_24> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk_d/k_25> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk_d/k_26> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk_d/k_27> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk_d/k_28> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk_d/k_29> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk_d/k_30> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk_d/k_31> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vga1/clk_d/k_32> has a constant value of 0 in block <GameTop>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <bs0/vcount_3> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s0/vcount_3> 
INFO:Xst:2261 - The FF/Latch <bs0/vcount_4> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s0/vcount_4> 
INFO:Xst:2261 - The FF/Latch <s0/hcount_0> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <bs0/hcount_0> 
INFO:Xst:2261 - The FF/Latch <s0/hcount_1> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <bs0/hcount_1> 
INFO:Xst:2261 - The FF/Latch <s0/hcount_2> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <bs0/hcount_2> 
INFO:Xst:2261 - The FF/Latch <s0/count_0> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <vga1/count_0> 
INFO:Xst:2261 - The FF/Latch <s0/count_1> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <vga1/count_1> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_0> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <bs0/vcount_0> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_1> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <bs0/vcount_1> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_2> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <bs0/vcount_2> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_5> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <bs0/vcount_5> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_6> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <bs0/vcount_6> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_7> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <bs0/vcount_7> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_8> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <bs0/vcount_8> 
INFO:Xst:2261 - The FF/Latch <s0/vcount_9> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <bs0/vcount_9> 
INFO:Xst:2261 - The FF/Latch <bs0/hcount_3> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s0/hcount_3> 
INFO:Xst:2261 - The FF/Latch <bs0/hcount_4> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s0/hcount_4> 
INFO:Xst:2261 - The FF/Latch <bs0/hcount_5> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s0/hcount_5> 
INFO:Xst:2261 - The FF/Latch <bs0/hcount_6> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s0/hcount_6> 
INFO:Xst:2261 - The FF/Latch <bs0/hcount_7> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s0/hcount_7> 
INFO:Xst:2261 - The FF/Latch <bs0/hcount_8> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s0/hcount_8> 
INFO:Xst:2261 - The FF/Latch <bs0/hcount_9> in Unit <GameTop> is equivalent to the following FF/Latch, which will be removed : <s0/hcount_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block GameTop, actual ratio is 28.
FlipFlop bs0/hcount_3 has been replicated 1 time(s)
FlipFlop bs0/hcount_4 has been replicated 1 time(s)
FlipFlop bs0/hcount_5 has been replicated 1 time(s)
FlipFlop bs0/hcount_6 has been replicated 1 time(s)
FlipFlop bs0/hcount_8 has been replicated 4 time(s)
FlipFlop bs0/hcount_9 has been replicated 4 time(s)

Final Macro Processing ...

Processing Unit <GameTop> :
	Found 2-bit shift register for signal <vga1/keyboard/key_data_r1>.
Unit <GameTop> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 222
 Flip-Flops                                            : 222
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : GameTop.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4060
#      GND                         : 14
#      INV                         : 149
#      LUT1                        : 123
#      LUT2                        : 153
#      LUT3                        : 245
#      LUT4                        : 227
#      LUT5                        : 599
#      LUT6                        : 971
#      MUXCY                       : 748
#      MUXF7                       : 165
#      MUXF8                       : 53
#      VCC                         : 14
#      XORCY                       : 599
# FlipFlops/Latches                : 235
#      FD                          : 76
#      FDC                         : 48
#      FDCE                        : 20
#      FDE                         : 32
#      FDR                         : 55
#      FDRE                        : 4
# RAMS                             : 31
#      RAM128X1D                   : 4
#      RAM64X1D                    : 2
#      RAMB16BWER                  : 1
#      RAMB8BWER                   : 24
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 4
#      OBUF                        : 18
# DSPs                             : 12
#      DSP48A1                     : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             235  out of  18224     1%  
 Number of Slice LUTs:                 2488  out of   9112    27%  
    Number used as Logic:              2467  out of   9112    27%  
    Number used as Memory:               21  out of   2176     0%  
       Number used as RAM:               20
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2565
   Number with an unused Flip Flop:    2330  out of   2565    90%  
   Number with an unused LUT:            77  out of   2565     3%  
   Number of fully used LUT-FF pairs:   158  out of   2565     6%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          30
 Number of bonded IOBs:                  23  out of    232     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               13  out of     32    40%  
    Number using Block RAM only:         13
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                     12  out of     32    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                      | Clock buffer(FF name)                                                                                                                           | Load  |
------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                               | BUFGP                                                                                                                                           | 104   |
s0/count_1                                                        | BUFG                                                                                                                                            | 133   |
vga1/a_hpos<0>                                                    | NONE(vga1/Madd_n0399_Madd1)                                                                                                                     | 6     |
vga1/clk_d/clk_0                                                  | NONE(vga1/step_1)                                                                                                                               | 6     |
vga1/clk2/clk_0                                                   | NONE(vga1/m0/a_hpos_9)                                                                                                                          | 19    |
vga1/ash/N1                                                       | NONE(vga1/ash/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)               | 3     |
vga1/rocket5/N1                                                   | NONE(vga1/rocket5/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)           | 3     |
vga1/rocket4/N1                                                   | NONE(vga1/rocket4/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)           | 3     |
vga1/rocket3/N1                                                   | NONE(vga1/rocket3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)           | 3     |
vga1/rocket2/N1                                                   | NONE(vga1/rocket2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)           | 3     |
vga1/rocket/N1                                                    | NONE(vga1/rocket/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM9.ram)            | 3     |
bs0/your_instance_name/N1                                         | NONE(bs0/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 1     |
bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_lut<22>| NONE(vga1/m0_Mram_collisionMatrix13)                                                                                                            | 6     |
------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 49.222ns (Maximum Frequency: 20.316MHz)
   Minimum input arrival time before clock: 3.331ns
   Maximum output required time after clock: 7.132ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.784ns (frequency: 209.021MHz)
  Total number of paths / destination ports: 1855 / 156
-------------------------------------------------------------------------
Delay:               4.784ns (Levels of Logic = 3)
  Source:            vga1/keyboard/temp_data_3 (FF)
  Destination:       vga1/keyboard/key_byte_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: vga1/keyboard/temp_data_3 to vga1/keyboard/key_byte_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.879  vga1/keyboard/temp_data_3 (vga1/keyboard/temp_data_3)
     LUT3:I0->O            1   0.205   0.808  vga1/keyboard/temp_data[7]_PWR_11_o_equal_12_o<7>_SW0 (N60)
     LUT6:I3->O            4   0.205   0.912  vga1/keyboard/temp_data[7]_PWR_11_o_equal_12_o<7> (vga1/keyboard/temp_data[7]_PWR_11_o_equal_12_o)
     LUT3:I0->O            8   0.205   0.802  vga1/keyboard/_n0141_inv1 (vga1/keyboard/_n0141_inv)
     FDE:CE                    0.322          vga1/keyboard/key_byte_0
    ----------------------------------------
    Total                      4.784ns (1.384ns logic, 3.400ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's0/count_1'
  Clock period: 49.222ns (frequency: 20.316MHz)
  Total number of paths / destination ports: 82950502485929989000000000 / 434
-------------------------------------------------------------------------
Delay:               49.222ns (Levels of Logic = 106)
  Source:            bs0/hcount_7 (FF)
  Destination:       bs0/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      s0/count_1 rising
  Destination Clock: s0/count_1 rising

  Data Path: bs0/hcount_7 to bs0/your_instance_name/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.447   1.028  bs0/hcount_7 (bs0/hcount_7)
     LUT5:I4->O            4   0.205   0.684  bs0/GND_24_o_PWR_24_o_mod_3/Mmux_a[8]_a[31]_MUX_3418_o111_1 (bs0/GND_24_o_PWR_24_o_mod_3/Mmux_a[8]_a[31]_MUX_3418_o111)
     LUT3:I2->O            1   0.205   0.000  bs0/Msub_GND_24_o_GND_24_o_sub_3_OUT_cy<9>111 (bs0/Msub_GND_24_o_GND_24_o_sub_3_OUT_cy<9>11)
     MUXCY:S->O            1   0.172   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<20> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<21> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<22> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<23> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<24> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<25> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<26> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<27> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_cy<27>)
     XORCY:CI->O           7   0.180   1.002  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_xor<28> (bs0/GND_24_o_PWR_24_o_mod_3/a[31]_GND_26_o_add_33_OUT<28>)
     LUT3:I0->O           12   0.205   1.013  bs0/GND_24_o_PWR_24_o_mod_3/Mmux_a[20]_a[31]_MUX_3150_o113_SW0 (N166)
     LUT6:I4->O            1   0.203   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_37_OUT_lut<20> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_37_OUT_lut<20>)
     MUXCY:S->O            1   0.172   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_37_OUT_cy<20> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_37_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_37_OUT_cy<21> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_37_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_37_OUT_cy<22> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_37_OUT_cy<22>)
     XORCY:CI->O           7   0.180   1.002  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_37_OUT_xor<23> (bs0/GND_24_o_PWR_24_o_mod_3/a[31]_GND_26_o_add_37_OUT<23>)
     LUT6:I3->O           12   0.205   0.909  bs0/GND_24_o_PWR_24_o_mod_3/BUS_0020_INV_760_o2111_SW0 (N8)
     LUT6:I5->O           13   0.205   0.933  bs0/GND_24_o_PWR_24_o_mod_3/BUS_0020_INV_760_o2111_1 (bs0/GND_24_o_PWR_24_o_mod_3/BUS_0020_INV_760_o21111)
     LUT6:I5->O            1   0.205   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_lut<18> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_lut<18>)
     MUXCY:S->O            1   0.172   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<18> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<19> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<20> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<21> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<22> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<23> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<24> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<25> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<26> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<27> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<28> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<29> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_cy<29>)
     XORCY:CI->O          13   0.180   0.933  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_41_OUT_xor<30> (bs0/GND_24_o_PWR_24_o_mod_3/a[31]_GND_26_o_add_41_OUT<30>)
     LUT5:I4->O            3   0.205   0.755  bs0/GND_24_o_PWR_24_o_mod_3/BUS_0021_INV_793_o24_SW24 (N1324)
     LUT6:I4->O           22   0.203   1.362  bs0/GND_24_o_PWR_24_o_mod_3/BUS_0022_INV_826_o21 (bs0/GND_24_o_PWR_24_o_mod_3/BUS_0022_INV_826_o2)
     LUT6:I3->O            1   0.205   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_45_OUT_lut<19> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_45_OUT_lut<19>)
     MUXCY:S->O            1   0.172   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_45_OUT_cy<19> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_45_OUT_cy<19>)
     XORCY:CI->O          20   0.180   1.093  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_45_OUT_xor<20> (bs0/GND_24_o_PWR_24_o_mod_3/a[31]_GND_26_o_add_45_OUT<20>)
     LUT6:I5->O            2   0.205   0.721  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_47_OUT_lut<20>_SW0 (N116)
     LUT6:I4->O            1   0.203   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_47_OUT_lut<20> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_47_OUT_lut<20>)
     MUXCY:S->O            1   0.172   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_47_OUT_cy<20> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_47_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_47_OUT_cy<21> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_47_OUT_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_47_OUT_cy<22> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_47_OUT_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_47_OUT_cy<23> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_47_OUT_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_47_OUT_cy<24> (bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_47_OUT_cy<24>)
     XORCY:CI->O           6   0.180   0.973  bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_47_OUT_xor<25> (bs0/GND_24_o_PWR_24_o_mod_3/a[31]_GND_26_o_add_47_OUT<25>)
     LUT4:I1->O           21   0.205   1.114  bs0/GND_24_o_PWR_24_o_mod_3/BUS_0025_INV_925_o312 (bs0/GND_24_o_PWR_24_o_mod_3/BUS_0025_INV_925_o310)
     LUT6:I5->O            9   0.205   0.830  bs0/GND_24_o_PWR_24_o_mod_3/Mmux_a[28]_a[31]_MUX_3238_o11_SW0 (N544)
     LUT6:I5->O            3   0.205   0.898  bs0/GND_24_o_PWR_24_o_mod_3/Mmux_a[27]_a[31]_MUX_3239_o11 (bs0/GND_24_o_PWR_24_o_mod_3/a[27]_a[31]_MUX_3239_o)
     LUT5:I1->O            1   0.203   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0026_INV_958_o_lut<3> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0026_INV_958_o_lut<3>)
     MUXCY:S->O            1   0.172   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0026_INV_958_o_cy<3> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0026_INV_958_o_cy<3>)
     MUXCY:CI->O          64   0.213   1.640  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0026_INV_958_o_cy<4> (bs0/GND_24_o_PWR_24_o_mod_3/BUS_0026_INV_958_o)
     LUT5:I4->O            5   0.205   1.059  bs0/GND_24_o_PWR_24_o_mod_3/Mmux_a[12]_a[31]_MUX_3286_o11 (bs0/GND_24_o_PWR_24_o_mod_3/a[12]_a[31]_MUX_3286_o)
     LUT5:I0->O            1   0.203   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0027_INV_991_o_lut<0> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0027_INV_991_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0027_INV_991_o_cy<0> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0027_INV_991_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0027_INV_991_o_cy<1> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0027_INV_991_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0027_INV_991_o_cy<2> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0027_INV_991_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0027_INV_991_o_cy<3> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0027_INV_991_o_cy<3>)
     MUXCY:CI->O          86   0.213   1.785  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0027_INV_991_o_cy<4> (bs0/GND_24_o_PWR_24_o_mod_3/BUS_0027_INV_991_o)
     LUT3:I2->O            3   0.205   0.995  bs0/GND_24_o_PWR_24_o_mod_3/Mmux_a[11]_a[31]_MUX_3319_o11 (bs0/GND_24_o_PWR_24_o_mod_3/a[11]_a[31]_MUX_3319_o)
     LUT5:I0->O            1   0.203   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0028_INV_1024_o_lut<0> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0028_INV_1024_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0028_INV_1024_o_cy<0> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0028_INV_1024_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0028_INV_1024_o_cy<1> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0028_INV_1024_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0028_INV_1024_o_cy<2> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0028_INV_1024_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0028_INV_1024_o_cy<3> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0028_INV_1024_o_cy<3>)
     MUXCY:CI->O          69   0.213   1.673  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0028_INV_1024_o_cy<4> (bs0/GND_24_o_PWR_24_o_mod_3/BUS_0028_INV_1024_o)
     LUT5:I4->O            5   0.205   1.059  bs0/GND_24_o_PWR_24_o_mod_3/Mmux_a[13]_a[31]_MUX_3349_o11 (bs0/GND_24_o_PWR_24_o_mod_3/a[13]_a[31]_MUX_3349_o)
     LUT5:I0->O            1   0.203   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0029_INV_1057_o_lut<1> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0029_INV_1057_o_lut<1>)
     MUXCY:S->O            1   0.172   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0029_INV_1057_o_cy<1> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0029_INV_1057_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0029_INV_1057_o_cy<2> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0029_INV_1057_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0029_INV_1057_o_cy<3> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0029_INV_1057_o_cy<3>)
     MUXCY:CI->O          97   0.213   1.858  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0029_INV_1057_o_cy<4> (bs0/GND_24_o_PWR_24_o_mod_3/BUS_0029_INV_1057_o)
     LUT3:I2->O            4   0.205   1.028  bs0/GND_24_o_PWR_24_o_mod_3/Mmux_a[9]_a[31]_MUX_3385_o11 (bs0/GND_24_o_PWR_24_o_mod_3/a[9]_a[31]_MUX_3385_o)
     LUT5:I0->O            1   0.203   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0030_INV_1090_o_lut<0> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0030_INV_1090_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0030_INV_1090_o_cy<0> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0030_INV_1090_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0030_INV_1090_o_cy<1> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0030_INV_1090_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0030_INV_1090_o_cy<2> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0030_INV_1090_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0030_INV_1090_o_cy<3> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0030_INV_1090_o_cy<3>)
     MUXCY:CI->O         101   0.213   1.880  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0030_INV_1090_o_cy<4> (bs0/GND_24_o_PWR_24_o_mod_3/BUS_0030_INV_1090_o)
     LUT6:I5->O            3   0.205   0.995  bs0/GND_24_o_PWR_24_o_mod_3/Mmux_a[8]_a[31]_MUX_3418_o12 (bs0/GND_24_o_PWR_24_o_mod_3/a[8]_a[31]_MUX_3418_o)
     LUT5:I0->O            1   0.203   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0031_INV_1123_o_lut<0> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0031_INV_1123_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0031_INV_1123_o_cy<0> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0031_INV_1123_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0031_INV_1123_o_cy<1> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0031_INV_1123_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0031_INV_1123_o_cy<2> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0031_INV_1123_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0031_INV_1123_o_cy<3> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0031_INV_1123_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0031_INV_1123_o_cy<4> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0031_INV_1123_o_cy<4>)
     MUXCY:CI->O          78   0.213   1.733  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0031_INV_1123_o_cy<5> (bs0/GND_24_o_PWR_24_o_mod_3/BUS_0031_INV_1123_o)
     LUT5:I4->O            2   0.205   0.961  bs0/GND_24_o_PWR_24_o_mod_3/Mmux_a[7]_a[31]_MUX_3451_o11 (bs0/GND_24_o_PWR_24_o_mod_3/a[7]_a[31]_MUX_3451_o)
     LUT5:I0->O            1   0.203   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0032_INV_1156_o_lut<0> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0032_INV_1156_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0032_INV_1156_o_cy<0> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0032_INV_1156_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0032_INV_1156_o_cy<1> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0032_INV_1156_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0032_INV_1156_o_cy<2> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0032_INV_1156_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0032_INV_1156_o_cy<3> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0032_INV_1156_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0032_INV_1156_o_cy<4> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0032_INV_1156_o_cy<4>)
     MUXCY:CI->O          35   0.213   1.335  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0032_INV_1156_o_cy<5> (bs0/GND_24_o_PWR_24_o_mod_3/BUS_0032_INV_1156_o)
     LUT5:I4->O            2   0.205   0.961  bs0/GND_24_o_PWR_24_o_mod_3/Mmux_a[6]_a[31]_MUX_3484_o11 (bs0/GND_24_o_PWR_24_o_mod_3/a[6]_a[31]_MUX_3484_o)
     LUT5:I0->O            1   0.203   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0033_INV_1189_o_lut<0> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0033_INV_1189_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0033_INV_1189_o_cy<0> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0033_INV_1189_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0033_INV_1189_o_cy<1> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0033_INV_1189_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0033_INV_1189_o_cy<2> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0033_INV_1189_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0033_INV_1189_o_cy<3> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0033_INV_1189_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0033_INV_1189_o_cy<4> (bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0033_INV_1189_o_cy<4>)
     MUXCY:CI->O           6   0.213   0.745  bs0/GND_24_o_PWR_24_o_mod_3/Mcompar_BUS_0033_INV_1189_o_cy<5> (bs0/GND_24_o_PWR_24_o_mod_3/BUS_0033_INV_1189_o)
     LUT6:I5->O            2   0.205   0.617  bs0/Madd_n0081_lut<5> (bs0/Madd_n0081_lut<5>)
     LUT6:I5->O            1   0.205   0.579  bs0/Madd_n0081_xor<9>1 (bs0/n0081<9>)
     begin scope: 'bs0/your_instance_name:addra<9>'
     RAMB16BWER:ADDRA12        0.350          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                     49.222ns (13.068ns logic, 36.154ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga1/clk_d/clk_0'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 13 / 6
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            vga1/step_0 (FF)
  Destination:       vga1/step_0 (FF)
  Source Clock:      vga1/clk_d/clk_0 rising
  Destination Clock: vga1/clk_d/clk_0 rising

  Data Path: vga1/step_0 to vga1/step_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.683  vga1/step_0 (vga1/step_0)
     INV:I->O              1   0.206   0.579  vga1/Mcount_step_xor<0>11_INV_0 (vga1/Result<0>1)
     FD:D                      0.102          vga1/step_0
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga1/clk2/clk_0'
  Clock period: 15.197ns (frequency: 65.804MHz)
  Total number of paths / destination ports: 527239 / 19
-------------------------------------------------------------------------
Delay:               15.197ns (Levels of Logic = 14)
  Source:            vga1/m0/a_hpos_4 (FF)
  Destination:       vga1/m0/a_vpos_9 (FF)
  Source Clock:      vga1/clk2/clk_0 rising
  Destination Clock: vga1/clk2/clk_0 rising

  Data Path: vga1/m0/a_hpos_4 to vga1/m0/a_vpos_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              73   0.447   2.044  vga1/m0/a_hpos_4 (vga1/m0/a_hpos_4)
     LUT5:I0->O            5   0.203   0.962  vga1/m0/cd6/Madd_position[19]_GND_16_o_add_21_OUT_xor<6>111 (vga1/m0/cd2/Madd_position[19]_GND_16_o_add_21_OUT_xor<6>11)
     LUT5:I1->O            5   0.203   0.962  vga1/m0/cd6/Madd_position[19]_GND_16_o_add_21_OUT_xor<7>11 (vga1/m0/cd2/Mcompar_e_position[19]_position[19]_LessThan_23_o_lutdi3)
     LUT4:I0->O            0   0.203   0.000  vga1/m0/cd3/Mcompar_e_position[19]_position[19]_LessThan_23_o_lutdi3 (vga1/m0/cd3/Mcompar_e_position[19]_position[19]_LessThan_23_o_lutdi3)
     MUXCY:DI->O           2   0.339   0.721  vga1/m0/cd3/Mcompar_e_position[19]_position[19]_LessThan_23_o_cy<3> (vga1/m0/cd3/Mcompar_e_position[19]_position[19]_LessThan_23_o_cy<3>)
     LUT5:I3->O            1   0.203   0.808  vga1/m0/cd3/Mmux_enemyCollide131_SW0 (N1539)
     LUT6:I3->O            2   0.205   0.617  vga1/m0/cd3/Mmux_enemyCollide131 (vga1/m0/cd3/Mmux_enemyCollide13)
     LUT6:I5->O            5   0.205   1.059  vga1/m0/cd3/Mmux_enemyCollide21 (vga1/m0/enemyCollideWire2<1>)
     LUT6:I1->O            1   0.203   0.944  vga1/m0/wallCollide3_anyEnemyDown_OR_180_o1 (vga1/m0/wallCollide3_anyEnemyDown_OR_180_o1)
     LUT6:I0->O            7   0.203   0.774  vga1/m0/wallCollide3_anyEnemyDown_OR_180_o3 (vga1/m0/wallCollide3_anyEnemyDown_OR_180_o)
     LUT3:I2->O            4   0.205   0.684  vga1/m0/inputs[3]_a_vpos[9]_select_47_OUT<9>221 (vga1/m0/inputs[3]_a_vpos[9]_select_47_OUT<8>23)
     LUT6:I5->O            1   0.205   0.580  vga1/m0/inputs[3]_a_vpos[9]_select_47_OUT<9>2_SW0 (N1533)
     LUT6:I5->O            1   0.205   0.924  vga1/m0/inputs[3]_a_vpos[9]_select_47_OUT<9>2 (vga1/m0/inputs[3]_a_vpos[9]_select_47_OUT<9>2)
     LUT5:I0->O            1   0.203   0.580  vga1/m0/inputs[3]_a_vpos[9]_select_47_OUT<9>5_SW0 (N1531)
     LUT6:I5->O            1   0.205   0.000  vga1/m0/inputs[3]_a_vpos[9]_select_47_OUT<9>5 (vga1/m0/inputs[3]_a_vpos[9]_select_47_OUT<9>)
     FD:D                      0.102          vga1/m0/a_vpos_9
    ----------------------------------------
    Total                     15.197ns (3.539ns logic, 11.658ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's0/count_1'
  Total number of paths / destination ports: 68 / 68
-------------------------------------------------------------------------
Offset:              3.331ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       s0/g_2 (FF)
  Destination Clock: s0/count_1 rising

  Data Path: rst to s0/g_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.222   1.679  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          s0/b_0
    ----------------------------------------
    Total                      3.331ns (1.652ns logic, 1.679ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.331ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       s0/count_0 (FF)
  Destination Clock: clk rising

  Data Path: rst to s0/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            70   1.222   1.679  rst_IBUF (rst_IBUF)
     FDR:R                     0.430          s0/count_0
    ----------------------------------------
    Total                      3.331ns (1.652ns logic, 1.679ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 156 / 18
-------------------------------------------------------------------------
Offset:              7.132ns (Levels of Logic = 4)
  Source:            vga1/keyboard/key_byte_5 (FF)
  Destination:       led<4> (PAD)
  Source Clock:      clk rising

  Data Path: vga1/keyboard/key_byte_5 to led<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             18   0.447   1.297  vga1/keyboard/key_byte_5 (vga1/keyboard/key_byte_5)
     LUT4:I0->O            1   0.203   0.808  vga1/keyboard/Mmux_ascii53 (vga1/keyboard/Mmux_ascii52)
     LUT6:I3->O            1   0.205   0.684  vga1/keyboard/Mmux_ascii54 (vga1/keyboard/Mmux_ascii53)
     LUT5:I3->O            5   0.203   0.714  vga1/keyboard/Mmux_ascii55 (led_4_OBUF)
     OBUF:I->O                 2.571          led_4_OBUF (led<4>)
    ----------------------------------------
    Total                      7.132ns (3.629ns logic, 3.503ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_lut<22>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
vga1/clk2/clk_0|    7.351|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.784|         |         |         |
s0/count_1     |    4.589|         |         |         |
vga1/clk2/clk_0|    2.373|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s0/count_1
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk             |   18.546|         |         |         |
s0/count_1      |   49.222|         |         |         |
vga1/clk_d/clk_0|   12.085|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga1/a_hpos<0>
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
clk             |   11.400|         |         |         |
s0/count_1      |    6.186|         |         |         |
vga1/clk_d/clk_0|    4.938|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga1/clk2/clk_0
------------------------------------------------------------------+---------+---------+---------+---------+
                                                                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------------------+---------+---------+---------+---------+
bs0/GND_24_o_PWR_24_o_mod_3/Madd_a[31]_GND_26_o_add_33_OUT_lut<22>|    7.431|         |         |         |
clk                                                               |   10.642|         |         |         |
vga1/clk2/clk_0                                                   |   15.197|         |         |         |
------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga1/clk_d/clk_0
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
vga1/clk_d/clk_0|    2.016|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 28.20 secs
 
--> 

Total memory usage is 293476 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  316 (   0 filtered)
Number of infos    :   35 (   0 filtered)

