/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az523-384
+ date
Wed Jun 18 00:46:41 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1750207601
+ CACTUS_STARTTIME=1750207601
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Jun 18 2025 (00:19:11)
Run date:          Jun 18 2025 (00:46:42+0000)
Run host:          fv-az523-384 (pid=145022)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az523-384
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379880KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=635f802e-d26a-5f4b-aae3-8db147ef390d, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.8.0-1029-azure, OSVersion="#34~22.04.1-Ubuntu SMP Thu May  1 02:51:54 UTC 2025", HostName=fv-az523-384, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379880KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{2-3} P#{2-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00126054 sec
      iterations=10000000... time=0.0126089 sec
      iterations=100000000... time=0.12488 sec
      iterations=900000000... time=1.122 sec
      iterations=900000000... time=0.840595 sec
      result: 6.3965 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198509 sec
      iterations=10000000... time=0.0198396 sec
      iterations=100000000... time=0.19839 sec
      iterations=600000000... time=1.19075 sec
      result: 16.1242 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00189633 sec
      iterations=10000000... time=0.0187296 sec
      iterations=100000000... time=0.187144 sec
      iterations=600000000... time=1.12296 sec
      result: 8.54881 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000125706 sec
      iterations=10000... time=0.00125958 sec
      iterations=100000... time=0.0124448 sec
      iterations=1000000... time=0.125234 sec
      iterations=9000000... time=1.12003 sec
      result: 1.24448 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000585776 sec
      iterations=10000... time=0.00488232 sec
      iterations=100000... time=0.0487204 sec
      iterations=1000000... time=0.485589 sec
      iterations=2000000... time=0.970982 sec
      iterations=4000000... time=1.95475 sec
      result: 4.88688 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=7.02001e-07 sec
      iterations=10... time=4.328e-06 sec
      iterations=100... time=4.5385e-05 sec
      iterations=1000... time=0.000275516 sec
      iterations=10000... time=0.00252071 sec
      iterations=100000... time=0.0246078 sec
      iterations=1000000... time=0.245265 sec
      iterations=4000000... time=0.981433 sec
      iterations=8000000... time=1.96534 sec
      result: 100.038 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=7.273e-06 sec
      iterations=10... time=6.0413e-05 sec
      iterations=100... time=0.000484165 sec
      iterations=1000... time=0.00490373 sec
      iterations=10000... time=0.048951 sec
      iterations=100000... time=0.490055 sec
      iterations=200000... time=0.984728 sec
      iterations=400000... time=1.96008 sec
      result: 80.245 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.577e-06 sec
      iterations=10000... time=3.1408e-05 sec
      iterations=100000... time=0.000279112 sec
      iterations=1000000... time=0.00249769 sec
      iterations=10000000... time=0.0249074 sec
      iterations=100000000... time=0.249474 sec
      iterations=400000000... time=0.997989 sec
      iterations=800000000... time=1.9968 sec
      result: 0.311999 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.084e-05 sec
      iterations=10000... time=0.000120575 sec
      iterations=100000... time=0.00105898 sec
      iterations=1000000... time=0.010682 sec
      iterations=10000000... time=0.105365 sec
      iterations=100000000... time=1.05022 sec
      result: 1.31277 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=6.91e-07 sec
      iterations=10... time=4.999e-06 sec
      iterations=100... time=4.0756e-05 sec
      iterations=1000... time=0.000294782 sec
      iterations=10000... time=0.00281036 sec
      iterations=100000... time=0.0278621 sec
      iterations=1000000... time=0.278936 sec
      iterations=4000000... time=1.1157 sec
      result: 88.1094 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=8.967e-06 sec
      iterations=10... time=5.5885e-05 sec
      iterations=100... time=0.000504344 sec
      iterations=1000... time=0.00456116 sec
      iterations=10000... time=0.0455048 sec
      iterations=100000... time=0.454992 sec
      iterations=200000... time=0.90569 sec
      iterations=400000... time=1.81748 sec
      result: 86.5409 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=2.2503e-05 sec
      iterations=10... time=0.000339715 sec
      iterations=100... time=0.0032949 sec
      iterations=1000... time=0.0325616 sec
      iterations=10000... time=0.326798 sec
      iterations=30000... time=0.977608 sec
      iterations=60000... time=1.9522 sec
      result: 0.0531093 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000179005 sec
      iterations=10... time=0.00164577 sec
      iterations=100... time=0.0158908 sec
      iterations=1000... time=0.160331 sec
      iterations=7000... time=1.12716 sec
      result: 0.151463 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00403588 sec
      iterations=10... time=0.0402696 sec
      iterations=100... time=0.406884 sec
      iterations=300... time=1.21069 sec
      result: 0.386778 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00125971 sec
      iterations=10000000... time=0.0124743 sec
      iterations=100000000... time=0.124504 sec
      iterations=900000000... time=1.12261 sec
      iterations=900000000... time=0.840195 sec
      result: 6.37349 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198719 sec
      iterations=10000000... time=0.0198429 sec
      iterations=100000000... time=0.198396 sec
      iterations=600000000... time=1.19026 sec
      result: 16.131 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00189664 sec
      iterations=10000000... time=0.0186678 sec
      iterations=100000000... time=0.186638 sec
      iterations=600000000... time=1.12157 sec
      result: 8.55941 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.00013611 sec
      iterations=10000... time=0.00125093 sec
      iterations=100000... time=0.0124318 sec
      iterations=1000000... time=0.124578 sec
      iterations=9000000... time=1.11925 sec
      result: 1.24362 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000522959 sec
      iterations=10000... time=0.00497261 sec
      iterations=100000... time=0.0490399 sec
      iterations=1000000... time=0.49164 sec
      iterations=2000000... time=0.98192 sec
      iterations=4000000... time=1.96222 sec
      result: 4.90555 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- too many MPI processes]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.26e-07 sec
      iterations=10... time=2.9155e-06 sec
      iterations=100... time=3.32575e-05 sec
      iterations=1000... time=0.000254286 sec
      iterations=10000... time=0.00245928 sec
      iterations=100000... time=0.0245831 sec
      iterations=1000000... time=0.245078 sec
      iterations=4000000... time=0.980765 sec
      iterations=8000000... time=1.96235 sec
      result: 100.19 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.0575e-05 sec
      iterations=10... time=7.55015e-05 sec
      iterations=100... time=0.000532491 sec
      iterations=1000... time=0.00502777 sec
      iterations=10000... time=0.0500631 sec
      iterations=100000... time=0.498644 sec
      iterations=200000... time=0.989752 sec
      iterations=400000... time=1.97847 sec
      result: 79.4991 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- too many MPI processes]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.622e-06 sec
      iterations=10000... time=3.0472e-05 sec
      iterations=100000... time=0.000259691 sec
      iterations=1000000... time=0.00249727 sec
      iterations=10000000... time=0.0248791 sec
      iterations=100000000... time=0.248854 sec
      iterations=400000000... time=1.02516 sec
      result: 0.320363 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.69615e-05 sec
      iterations=10000... time=0.000157445 sec
      iterations=100000... time=0.00107678 sec
      iterations=1000000... time=0.0104954 sec
      iterations=10000000... time=0.104215 sec
      iterations=100000000... time=1.03364 sec
      result: 1.29205 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- too many MPI processes]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.76e-07 sec
      iterations=10... time=4.4985e-06 sec
      iterations=100... time=3.975e-05 sec
      iterations=1000... time=0.000309815 sec
      iterations=10000... time=0.00279518 sec
      iterations=100000... time=0.027924 sec
      iterations=1000000... time=0.280689 sec
      iterations=4000000... time=1.11602 sec
      result: 88.0844 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.4162e-05 sec
      iterations=10... time=7.1484e-05 sec
      iterations=100... time=0.000506759 sec
      iterations=1000... time=0.00465171 sec
      iterations=10000... time=0.0461432 sec
      iterations=100000... time=0.454585 sec
      iterations=200000... time=0.909732 sec
      iterations=400000... time=1.82169 sec
      result: 86.3411 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- too many MPI processes]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      [skipped -- too many MPI processes]
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      [skipped -- too many MPI processes]
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 706.5 nsec
    MPI bandwidth: 10.1678 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Wed Jun 18 00:47:37 UTC 2025
+ echo Done.
Done.
  Elapsed time: 55.9 s
