
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 4.68

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.64 source latency add_result[25]$_DFF_PN0_/CLK ^
  -0.68 target latency final_mant[0]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.04 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: result[7]$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold4/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.03    0.15    0.94    1.14 ^ hold4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net107 (net)
                  0.15    0.00    1.14 ^ input65/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.17    0.17    0.21    1.35 ^ input65/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net66 (net)
                  0.17    0.00    1.35 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   138    1.63    0.56    0.36    1.71 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.56    0.02    1.73 ^ result[7]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.73   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.00    0.60    0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.61    0.04    0.47 ^ clkbuf_4_5_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.12    0.08    0.21    0.68 ^ clkbuf_4_5_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_5_0_clk (net)
                  0.08    0.00    0.68 ^ result[7]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.68   clock reconvergence pessimism
                          0.32    0.99   library removal time
                                  0.99   data required time
-----------------------------------------------------------------------------
                                  0.99   data required time
                                 -1.73   data arrival time
-----------------------------------------------------------------------------
                                  0.74   slack (MET)


Startpoint: valid_in (input port clocked by core_clock)
Endpoint: valid_stage1$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ valid_in (in)
                                         valid_in (net)
                  0.00    0.00    0.20 ^ input66/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.01    0.09    0.56    0.76 ^ input66/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net67 (net)
                  0.09    0.00    0.76 ^ valid_stage1$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.07    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.00    0.60    0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.61    0.03    0.46 ^ clkbuf_4_13_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.11    0.08    0.21    0.66 ^ clkbuf_4_13_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_13_0_clk (net)
                  0.08    0.00    0.66 ^ valid_stage1$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.66   clock reconvergence pessimism
                         -0.03    0.64   library hold time
                                  0.64   data required time
-----------------------------------------------------------------------------
                                  0.64   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: is_a_larger_stage1$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold4/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.03    0.15    0.94    1.14 ^ hold4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net107 (net)
                  0.15    0.00    1.14 ^ input65/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.17    0.17    0.21    1.35 ^ input65/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net66 (net)
                  0.17    0.00    1.35 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   138    1.63    0.56    0.36    1.71 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.66    0.14    1.85 ^ is_a_larger_stage1$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.85   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.07    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.00    0.60    0.42   10.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.61    0.04   10.46 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.12    0.08    0.21   10.67 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00   10.67 ^ is_a_larger_stage1$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.67   clock reconvergence pessimism
                         -0.10   10.57   library recovery time
                                 10.57   data required time
-----------------------------------------------------------------------------
                                 10.57   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)


Startpoint: b[23] (input port clocked by core_clock)
Endpoint: aligned_b_mant[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v b[23] (in)
                                         b[23] (net)
                  0.00    0.00    0.20 v hold60/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.02    1.22 v hold60/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net163 (net)
                  0.17    0.00    1.22 v input48/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.07    0.17    0.24    1.47 v input48/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net49 (net)
                  0.17    0.00    1.47 v _2980_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    1.53 ^ _2980_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1691_ (net)
                  0.07    0.00    1.53 ^ _3629_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.26    0.30    1.84 ^ _3629_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1692_ (net)
                  0.26    0.00    1.84 ^ _3560_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.16    0.14    1.97 v _3560_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1566_ (net)
                  0.16    0.00    1.98 v _3587_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     4    0.05    0.20    0.38    2.36 v _3587_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _1567_ (net)
                  0.20    0.00    2.36 v _3555_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.28    0.22    2.58 ^ _3555_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1295_ (net)
                  0.28    0.00    2.58 ^ _3556_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.12    0.08    2.66 v _3556_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1296_ (net)
                  0.12    0.00    2.66 v _3557_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.35    3.01 v _3557_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _1297_ (net)
                  0.12    0.00    3.01 v _3558_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.15    0.38    3.39 ^ _3558_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1298_ (net)
                  0.15    0.00    3.39 ^ _1979_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     7    0.10    0.38    0.38    3.76 ^ _1979_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _1385_ (net)
                  0.38    0.01    3.77 ^ _2027_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.06    0.25    0.19    3.96 v _2027_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _1433_ (net)
                  0.25    0.00    3.96 v _2064_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.11    0.14    0.24    4.20 v _2064_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _1469_ (net)
                  0.14    0.00    4.21 v _2065_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.03    0.14    0.32    4.53 v _2065_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _1470_ (net)
                  0.14    0.00    4.53 v _2070_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.40    0.24    4.76 ^ _2070_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1475_ (net)
                  0.40    0.00    4.76 ^ _2077_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.04    0.24    0.16    4.92 v _2077_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1482_ (net)
                  0.24    0.00    4.92 v _2261_/I2 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     2    0.03    0.19    0.40    5.33 v _2261_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _0219_ (net)
                  0.19    0.00    5.33 v _2262_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.04    0.14    0.30    5.62 v _2262_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0220_ (net)
                  0.14    0.00    5.62 v _2267_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
     1    0.01    0.41    0.20    5.82 ^ _2267_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
                                         _0071_ (net)
                  0.41    0.00    5.82 ^ aligned_b_mant[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.82   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.07    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.00    0.60    0.42   10.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.61    0.04   10.46 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.12    0.08    0.21   10.67 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00   10.67 ^ aligned_b_mant[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.67   clock reconvergence pessimism
                         -0.17   10.50   library setup time
                                 10.50   data required time
-----------------------------------------------------------------------------
                                 10.50   data required time
                                 -5.82   data arrival time
-----------------------------------------------------------------------------
                                  4.68   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: is_a_larger_stage1$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold4/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.03    0.15    0.94    1.14 ^ hold4/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net107 (net)
                  0.15    0.00    1.14 ^ input65/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.17    0.17    0.21    1.35 ^ input65/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net66 (net)
                  0.17    0.00    1.35 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
   138    1.63    0.56    0.36    1.71 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.66    0.14    1.85 ^ is_a_larger_stage1$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.85   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.07    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.00    0.60    0.42   10.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.61    0.04   10.46 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.12    0.08    0.21   10.67 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00   10.67 ^ is_a_larger_stage1$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.67   clock reconvergence pessimism
                         -0.10   10.57   library recovery time
                                 10.57   data required time
-----------------------------------------------------------------------------
                                 10.57   data required time
                                 -1.85   data arrival time
-----------------------------------------------------------------------------
                                  8.73   slack (MET)


Startpoint: b[23] (input port clocked by core_clock)
Endpoint: aligned_b_mant[4]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v b[23] (in)
                                         b[23] (net)
                  0.00    0.00    0.20 v hold60/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.17    1.02    1.22 v hold60/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net163 (net)
                  0.17    0.00    1.22 v input48/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     5    0.07    0.17    0.24    1.47 v input48/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net49 (net)
                  0.17    0.00    1.47 v _2980_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.07    0.06    1.53 ^ _2980_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1691_ (net)
                  0.07    0.00    1.53 ^ _3629_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.26    0.30    1.84 ^ _3629_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _1692_ (net)
                  0.26    0.00    1.84 ^ _3560_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.16    0.14    1.97 v _3560_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1566_ (net)
                  0.16    0.00    1.98 v _3587_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     4    0.05    0.20    0.38    2.36 v _3587_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _1567_ (net)
                  0.20    0.00    2.36 v _3555_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     2    0.03    0.28    0.22    2.58 ^ _3555_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1295_ (net)
                  0.28    0.00    2.58 ^ _3556_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     1    0.01    0.12    0.08    2.66 v _3556_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1296_ (net)
                  0.12    0.00    2.66 v _3557_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     1    0.01    0.12    0.35    3.01 v _3557_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _1297_ (net)
                  0.12    0.00    3.01 v _3558_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.03    0.15    0.38    3.39 ^ _3558_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _1298_ (net)
                  0.15    0.00    3.39 ^ _1979_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     7    0.10    0.38    0.38    3.76 ^ _1979_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _1385_ (net)
                  0.38    0.01    3.77 ^ _2027_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.06    0.25    0.19    3.96 v _2027_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _1433_ (net)
                  0.25    0.00    3.96 v _2064_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.11    0.14    0.24    4.20 v _2064_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _1469_ (net)
                  0.14    0.00    4.21 v _2065_/A3 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     2    0.03    0.14    0.32    4.53 v _2065_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _1470_ (net)
                  0.14    0.00    4.53 v _2070_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.40    0.24    4.76 ^ _2070_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _1475_ (net)
                  0.40    0.00    4.76 ^ _2077_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.04    0.24    0.16    4.92 v _2077_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _1482_ (net)
                  0.24    0.00    4.92 v _2261_/I2 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     2    0.03    0.19    0.40    5.33 v _2261_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _0219_ (net)
                  0.19    0.00    5.33 v _2262_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.04    0.14    0.30    5.62 v _2262_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0220_ (net)
                  0.14    0.00    5.62 v _2267_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
     1    0.01    0.41    0.20    5.82 ^ _2267_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
                                         _0071_ (net)
                  0.41    0.00    5.82 ^ aligned_b_mant[4]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.82   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.07    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.01    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    16    1.00    0.60    0.42   10.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         clknet_0_clk (net)
                  0.61    0.04   10.46 ^ clkbuf_4_10_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    13    0.12    0.08    0.21   10.67 ^ clkbuf_4_10_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_4_10_0_clk (net)
                  0.08    0.00   10.67 ^ aligned_b_mant[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.67   clock reconvergence pessimism
                         -0.17   10.50   library setup time
                                 10.50   data required time
-----------------------------------------------------------------------------
                                 10.50   data required time
                                 -5.82   data arrival time
-----------------------------------------------------------------------------
                                  4.68   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.9269428253173828

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6882

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.23437729477882385

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8694

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: result_exp_stage2[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: final_mant[22]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.22    0.65 ^ clkbuf_4_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.65 ^ result_exp_stage2[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.53    1.18 ^ result_exp_stage2[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.27    1.45 ^ _2459_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.28    1.73 ^ _2460_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.29    2.02 ^ _2461_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.19    2.21 v _2462_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
   0.27    2.48 v _3636_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.26    2.75 v _3098_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.23    2.98 v _3099_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.35    3.33 ^ _3100_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai33_2)
   0.31    3.63 ^ _3107_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
   0.22    3.85 ^ _3270_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.22    4.07 ^ _3339_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.07    4.14 v _3340_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.28    4.42 ^ _3344_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.20    4.62 ^ _3349_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.14    4.76 v _3350_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
   0.16    4.92 ^ _3351_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.16    5.09 ^ _3352_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    5.09 ^ final_mant[22]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           5.09   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.42   10.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.25   10.67 ^ clkbuf_4_6_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.67 ^ final_mant[22]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00   10.67   clock reconvergence pessimism
  -0.11   10.57   library setup time
          10.57   data required time
---------------------------------------------------------
          10.57   data required time
          -5.09   data arrival time
---------------------------------------------------------
           5.48   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: final_exp[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[23]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.22    0.64 ^ clkbuf_4_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.65 ^ final_exp[0]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.38    1.03 v final_exp[0]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    1.03 v result[23]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.03   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.42    0.42 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
   0.26    0.68 ^ clkbuf_4_4_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.68 ^ result[23]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.68   clock reconvergence pessimism
   0.05    0.73   library hold time
           0.73   data required time
---------------------------------------------------------
           0.73   data required time
          -1.03   data arrival time
---------------------------------------------------------
           0.30   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.6740

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.6761

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.8229

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.6811

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
80.391214

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.67e-02   4.92e-03   1.00e-07   3.16e-02  20.9%
Combinational          5.26e-02   3.15e-02   4.68e-07   8.41e-02  55.8%
Clock                  2.64e-02   8.75e-03   2.64e-07   3.51e-02  23.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.06e-01   4.52e-02   8.32e-07   1.51e-01 100.0%
                          70.1%      29.9%       0.0%
