

================================================================
== Vivado HLS Report for 'dense_large_stream_me_ap_fixed_ap_fixed_config54_s'
================================================================
* Date:           Wed Jun 15 23:31:05 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.188 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       31|       31| 0.155 us | 0.155 us |   31|   31|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    185|    -|
|Register         |        -|      -|      34|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      34|    187|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm       |  149|         33|    1|         33|
    |ap_done         |    9|          2|    1|          2|
    |data_V_V_blk_n  |    9|          2|    1|          2|
    |real_start      |    9|          2|    1|          2|
    |res_V_V_blk_n   |    9|          2|    1|          2|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  185|         41|    5|         41|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |  32|   0|   32|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |start_once_reg  |   1|   0|    1|          0|
    +----------------+----+----+-----+-----------+
    |Total           |  34|   0|   34|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config54> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config54> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config54> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config54> | return value |
|ap_done           | out |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config54> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config54> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config54> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config54> | return value |
|start_out         | out |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config54> | return value |
|start_write       | out |    1| ap_ctrl_hs | dense_large_stream_me<ap_fixed,ap_fixed,config54> | return value |
|data_V_V_dout     |  in |   32|   ap_fifo  |                      data_V_V                     |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                      data_V_V                     |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                      data_V_V                     |    pointer   |
|res_V_V_din       | out |   32|   ap_fifo  |                      res_V_V                      |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                      res_V_V                      |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                      res_V_V                      |    pointer   |
+------------------+-----+-----+------------+---------------------------------------------------+--------------+

