 Timing Path to c_out_reg[7]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[6] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0           Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                   | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[6]/CK DFFR_X1   Rise  0.0620 0.0010 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[6]/Q  DFFR_X1   Fall  0.1610 0.0990 0.0080 0.756619 1.76895  2.52557           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[30]                           Fall  0.1610 0.0000                                                                           | 
|    i_0_0_17/A1                                       AND2_X1   Fall  0.1610 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_17/ZN                                       AND2_X1   Fall  0.1870 0.0260 0.0050 0.299339 0.699202 0.998541          1       100                    | 
|    CLOCK_slh__c108/A                                 CLKBUF_X1 Fall  0.1870 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c108/Z                                 CLKBUF_X1 Fall  0.2120 0.0250 0.0060 0.295655 0.699202 0.994858          1       100                    | 
|    CLOCK_slh__c109/A                                 CLKBUF_X1 Fall  0.2120 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c109/Z                                 CLKBUF_X1 Fall  0.2390 0.0270 0.0070 0.471988 1.06234  1.53433           1       100                    | 
|    c_out_reg[7]/D                                    DFF_X1    Fall  0.2390 0.0000 0.0070          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[7]/CK             DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2390        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[20]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[19] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[19]/CK DFFR_X1   Rise  0.0620 0.0010 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[19]/Q  DFFR_X1   Fall  0.1610 0.0990 0.0080 0.814392 1.76895  2.58334           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[43]                            Fall  0.1610 0.0000                                                                           | 
|    i_0_0_30/A1                                        AND2_X1   Fall  0.1610 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_30/ZN                                        AND2_X1   Fall  0.1870 0.0260 0.0050 0.17605  0.699202 0.875252          1       100                    | 
|    CLOCK_slh__c96/A                                   CLKBUF_X1 Fall  0.1870 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c96/Z                                   CLKBUF_X1 Fall  0.2120 0.0250 0.0060 0.318142 0.699202 1.01734           1       100                    | 
|    CLOCK_slh__c97/A                                   CLKBUF_X1 Fall  0.2120 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c97/Z                                   CLKBUF_X1 Fall  0.2390 0.0270 0.0070 0.459672 1.06234  1.52201           1       100                    | 
|    c_out_reg[20]/D                                    DFF_X1    Fall  0.2390 0.0000 0.0070          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[20]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2390        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[22]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[21] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610  0.0000                                                                                       | 
| Data Path:                                                                                                                                                                 | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[21]/CK DFFR_X1   Rise  0.0620  0.0010 0.0400                      0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[21]/Q  DFFR_X1   Fall  0.1600  0.0980 0.0070             0.364149 1.76895  2.1331            2       100      F             | 
|    unsigned_seq_multiplier_dut/c[45]                            Fall  0.1600  0.0000                                                                                       | 
|    i_0_0_32/A1                                        AND2_X1   Fall  0.1600  0.0000 0.0070                      0.874832                                                  | 
|    i_0_0_32/ZN                                        AND2_X1   Fall  0.1860  0.0260 0.0050             0.239665 0.699202 0.938867          1       100                    | 
|    CLOCK_slh__c104/A                                  CLKBUF_X1 Fall  0.1860  0.0000 0.0050                      0.699202                                                  | 
|    CLOCK_slh__c104/Z                                  CLKBUF_X1 Fall  0.2120  0.0260 0.0070             0.54334  0.699202 1.24254           1       100                    | 
|    CLOCK_slh__c105/A                                  CLKBUF_X1 Fall  0.2110 -0.0010 0.0070    -0.0010           0.699202                                                  | 
|    CLOCK_slh__c105/Z                                  CLKBUF_X1 Fall  0.2390  0.0280 0.0070             0.470271 1.06234  1.53261           1       100                    | 
|    c_out_reg[22]/D                                    DFF_X1    Fall  0.2390  0.0000 0.0070                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[22]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2390        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0240        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[18]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[17] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[17]/CK DFFR_X1   Rise  0.0630 0.0020 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[17]/Q  DFFR_X1   Fall  0.1620 0.0990 0.0080 0.752431 1.76895  2.52138           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[41]                            Fall  0.1620 0.0000                                                                           | 
|    i_0_0_28/A1                                        AND2_X1   Fall  0.1620 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_28/ZN                                        AND2_X1   Fall  0.1880 0.0260 0.0050 0.147431 0.699202 0.846633          1       100                    | 
|    CLOCK_slh__c112/A                                  CLKBUF_X1 Fall  0.1880 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c112/Z                                  CLKBUF_X1 Fall  0.2130 0.0250 0.0060 0.18187  0.699202 0.881072          1       100                    | 
|    CLOCK_slh__c113/A                                  CLKBUF_X1 Fall  0.2130 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c113/Z                                  CLKBUF_X1 Fall  0.2400 0.0270 0.0070 0.367417 1.06234  1.42976           1       100                    | 
|    c_out_reg[18]/D                                    DFF_X1    Fall  0.2400 0.0000 0.0070          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[18]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2400        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0250        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[21]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[20] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[20]/CK DFFR_X1   Rise  0.0620 0.0010 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[20]/Q  DFFR_X1   Fall  0.1610 0.0990 0.0080 0.909807 1.76895  2.67876           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[44]                            Fall  0.1610 0.0000                                                                           | 
|    i_0_0_31/A1                                        AND2_X1   Fall  0.1610 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_31/ZN                                        AND2_X1   Fall  0.1870 0.0260 0.0050 0.215003 0.699202 0.914205          1       100                    | 
|    CLOCK_slh__c116/A                                  CLKBUF_X1 Fall  0.1870 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c116/Z                                  CLKBUF_X1 Fall  0.2120 0.0250 0.0060 0.28449  0.699202 0.983692          1       100                    | 
|    CLOCK_slh__c117/A                                  CLKBUF_X1 Fall  0.2120 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c117/Z                                  CLKBUF_X1 Fall  0.2400 0.0280 0.0080 0.64037  1.06234  1.70271           1       100                    | 
|    c_out_reg[21]/D                                    DFF_X1    Fall  0.2400 0.0000 0.0080          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[21]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2400        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0250        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[19]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[18] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[18]/CK DFFR_X1   Rise  0.0630 0.0020 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[18]/Q  DFFR_X1   Fall  0.1620 0.0990 0.0080 0.787453 1.76895  2.5564            2       100      F             | 
|    unsigned_seq_multiplier_dut/c[42]                            Fall  0.1620 0.0000                                                                           | 
|    i_0_0_29/A1                                        AND2_X1   Fall  0.1620 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_29/ZN                                        AND2_X1   Fall  0.1890 0.0270 0.0050 0.435894 0.699202 1.1351            1       100                    | 
|    CLOCK_slh__c100/A                                  CLKBUF_X1 Fall  0.1890 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c100/Z                                  CLKBUF_X1 Fall  0.2140 0.0250 0.0060 0.339298 0.699202 1.0385            1       100                    | 
|    CLOCK_slh__c101/A                                  CLKBUF_X1 Fall  0.2140 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c101/Z                                  CLKBUF_X1 Fall  0.2410 0.0270 0.0070 0.418247 1.06234  1.48059           1       100                    | 
|    c_out_reg[19]/D                                    DFF_X1    Fall  0.2410 0.0000 0.0070          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[19]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2410        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0260        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[10]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[9] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0           Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                   | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[9]/CK DFFR_X1   Rise  0.0640 0.0030 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[9]/Q  DFFR_X1   Fall  0.1630 0.0990 0.0080 0.763886 1.76895  2.53284           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[33]                           Fall  0.1630 0.0000                                                                           | 
|    i_0_0_20/A1                                       AND2_X1   Fall  0.1630 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_20/ZN                                       AND2_X1   Fall  0.1890 0.0260 0.0050 0.289067 0.699202 0.988269          1       100                    | 
|    CLOCK_slh__c128/A                                 CLKBUF_X1 Fall  0.1890 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c128/Z                                 CLKBUF_X1 Fall  0.2140 0.0250 0.0060 0.397324 0.699202 1.09653           1       100                    | 
|    CLOCK_slh__c129/A                                 CLKBUF_X1 Fall  0.2140 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c129/Z                                 CLKBUF_X1 Fall  0.2420 0.0280 0.0080 0.791114 1.06234  1.85346           1       100                    | 
|    c_out_reg[10]/D                                   DFF_X1    Fall  0.2420 0.0000 0.0080          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[10]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2420        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0270        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[17]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[16] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434   1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000            1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802    24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                             | 
| Data Path:                                                                                                                                                      | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[16]/CK DFFR_X1   Rise  0.0630 0.0020 0.0400            0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[16]/Q  DFFR_X1   Fall  0.1630 0.1000 0.0080 1.34108    1.76895  3.11003           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[40]                            Fall  0.1630 0.0000                                                                             | 
|    i_0_0_27/A1                                        AND2_X1   Fall  0.1630 0.0000 0.0080            0.874832                                                  | 
|    i_0_0_27/ZN                                        AND2_X1   Fall  0.1890 0.0260 0.0050 0.00730538 0.699202 0.706507          1       100                    | 
|    CLOCK_slh__c120/A                                  CLKBUF_X1 Fall  0.1890 0.0000 0.0050            0.699202                                                  | 
|    CLOCK_slh__c120/Z                                  CLKBUF_X1 Fall  0.2140 0.0250 0.0060 0.187553   0.699202 0.886755          1       100                    | 
|    CLOCK_slh__c121/A                                  CLKBUF_X1 Fall  0.2140 0.0000 0.0060            0.699202                                                  | 
|    CLOCK_slh__c121/Z                                  CLKBUF_X1 Fall  0.2420 0.0280 0.0080 0.760424   1.06234  1.82277           1       100                    | 
|    c_out_reg[17]/D                                    DFF_X1    Fall  0.2420 0.0000 0.0080            1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[17]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2420        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0270        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[6]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[5] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0           Rise  0.0610  0.0000                                                                                       | 
| Data Path:                                                                                                                                                                | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[5]/CK DFFR_X1   Rise  0.0620  0.0010 0.0400                      0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[5]/Q  DFFR_X1   Fall  0.1630  0.1010 0.0090             2.27807  1.76895  4.04702           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[29]                           Fall  0.1630  0.0000                                                                                       | 
|    i_0_0_16/A1                                       AND2_X1   Fall  0.1630  0.0000 0.0090                      0.874832                                                  | 
|    i_0_0_16/ZN                                       AND2_X1   Fall  0.1900  0.0270 0.0050             0.26122  0.699202 0.960422          1       100                    | 
|    CLOCK_slh__c132/A                                 CLKBUF_X1 Fall  0.1900  0.0000 0.0050                      0.699202                                                  | 
|    CLOCK_slh__c132/Z                                 CLKBUF_X1 Fall  0.2150  0.0250 0.0060             0.294351 0.699202 0.993553          1       100                    | 
|    CLOCK_slh__c133/A                                 CLKBUF_X1 Fall  0.2150  0.0000 0.0060                      0.699202                                                  | 
|    CLOCK_slh__c133/Z                                 CLKBUF_X1 Fall  0.2430  0.0280 0.0080             0.717761 1.06234  1.7801            1       100                    | 
|    c_out_reg[6]/D                                    DFF_X1    Fall  0.2420 -0.0010 0.0080    -0.0010           1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[6]/CK             DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2420        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0270        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[16]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[15] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[15]/CK DFFR_X1   Rise  0.0630 0.0020 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[15]/Q  DFFR_X1   Fall  0.1630 0.1000 0.0080 1.54137  1.76895  3.31032           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[39]                            Fall  0.1630 0.0000                                                                           | 
|    i_0_0_26/A1                                        AND2_X1   Fall  0.1630 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_26/ZN                                        AND2_X1   Fall  0.1900 0.0270 0.0060 0.61805  0.699202 1.31725           1       100                    | 
|    CLOCK_slh__c136/A                                  CLKBUF_X1 Fall  0.1900 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c136/Z                                  CLKBUF_X1 Fall  0.2150 0.0250 0.0060 0.310617 0.699202 1.00982           1       100                    | 
|    CLOCK_slh__c137/A                                  CLKBUF_X1 Fall  0.2150 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c137/Z                                  CLKBUF_X1 Fall  0.2430 0.0280 0.0080 0.62666  1.06234  1.689             1       100                    | 
|    c_out_reg[16]/D                                    DFF_X1    Fall  0.2430 0.0000 0.0080          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[16]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2430        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0280        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[11]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[10] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[10]/CK DFFR_X1   Rise  0.0640 0.0030 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[10]/Q  DFFR_X1   Fall  0.1630 0.0990 0.0080 1.1988   1.76895  2.96775           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[34]                            Fall  0.1630 0.0000                                                                           | 
|    i_0_0_21/A1                                        AND2_X1   Fall  0.1630 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_21/ZN                                        AND2_X1   Fall  0.1900 0.0270 0.0050 0.350177 0.699202 1.04938           1       100                    | 
|    CLOCK_slh__c124/A                                  CLKBUF_X1 Fall  0.1900 0.0000 0.0050          0.699202                                                  | 
|    CLOCK_slh__c124/Z                                  CLKBUF_X1 Fall  0.2150 0.0250 0.0060 0.224791 0.699202 0.923993          1       100                    | 
|    CLOCK_slh__c125/A                                  CLKBUF_X1 Fall  0.2150 0.0000 0.0060          0.699202                                                  | 
|    CLOCK_slh__c125/Z                                  CLKBUF_X1 Fall  0.2440 0.0290 0.0080 1.0023   1.06234  2.06464           1       100                    | 
|    c_out_reg[11]/D                                    DFF_X1    Fall  0.2440 0.0000 0.0080          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[11]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2440        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0290        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[5]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[4] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400          0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290 5.31013  6.16488  11.475            7       100      F    K        | 
| Data Path:                                                                                                                                                          | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[4]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[4]/Q        DFFR_X1   Fall  0.2240  0.0960 0.0080 0.680494 1.76895  2.44944           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[28]                                 Fall  0.2240  0.0000                                                                           | 
|    i_0_0_15/A1                                             AND2_X1   Fall  0.2240  0.0000 0.0080          0.874832                                                  | 
|    i_0_0_15/ZN                                             AND2_X1   Fall  0.2510  0.0270 0.0060 0.371644 1.06234  1.43399           1       100                    | 
|    c_out_reg[5]/D                                          DFF_X1    Fall  0.2510  0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[5]/CK             DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2510        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[9]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[8] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400          0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290 5.31013  6.16488  11.475            7       100      F    K        | 
| Data Path:                                                                                                                                                          | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[8]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[8]/Q        DFFR_X1   Fall  0.2240  0.0960 0.0080 0.827167 1.76895  2.59612           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[32]                                 Fall  0.2240  0.0000                                                                           | 
|    i_0_0_19/A1                                             AND2_X1   Fall  0.2240  0.0000 0.0080          0.874832                                                  | 
|    i_0_0_19/ZN                                             AND2_X1   Fall  0.2520  0.0280 0.0060 0.810737 1.06234  1.87308           1       100                    | 
|    c_out_reg[9]/D                                          DFF_X1    Fall  0.2520  0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[9]/CK             DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[2]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[1] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400          0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290 5.31013  6.16488  11.475            7       100      F    K        | 
| Data Path:                                                                                                                                                          | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[1]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[1]/Q        DFFR_X1   Fall  0.2240  0.0960 0.0080 0.830091 1.76895  2.59904           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[25]                                 Fall  0.2240  0.0000                                                                           | 
|    i_0_0_12/A1                                             AND2_X1   Fall  0.2240  0.0000 0.0080          0.874832                                                  | 
|    i_0_0_12/ZN                                             AND2_X1   Fall  0.2510  0.0270 0.0060 0.373    1.06234  1.43534           1       100                    | 
|    c_out_reg[2]/D                                          DFF_X1    Fall  0.2510  0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[2]/CK             DFF_X1        Rise  0.2090 0.0030 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2090 0.2090 | 
| library hold check                        |  0.0060 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2510        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[3]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[2] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400          0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290 5.31013  6.16488  11.475            7       100      F    K        | 
| Data Path:                                                                                                                                                          | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[2]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[2]/Q        DFFR_X1   Fall  0.2250  0.0970 0.0080 1.20934  1.76895  2.97829           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[26]                                 Fall  0.2250  0.0000                                                                           | 
|    i_0_0_13/A1                                             AND2_X1   Fall  0.2250  0.0000 0.0080          0.874832                                                  | 
|    i_0_0_13/ZN                                             AND2_X1   Fall  0.2530  0.0280 0.0060 0.507861 1.06234  1.5702            1       100                    | 
|    c_out_reg[3]/D                                          DFF_X1    Fall  0.2530  0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[3]/CK             DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[4]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[3] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400          0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290 5.31013  6.16488  11.475            7       100      F    K        | 
| Data Path:                                                                                                                                                          | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[3]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[3]/Q        DFFR_X1   Fall  0.2250  0.0970 0.0080 1.39745  1.76895  3.1664            2       100      F             | 
|    unsigned_seq_multiplier_dut/c[27]                                 Fall  0.2250  0.0000                                                                           | 
|    i_0_0_14/A1                                             AND2_X1   Fall  0.2250  0.0000 0.0080          0.874832                                                  | 
|    i_0_0_14/ZN                                             AND2_X1   Fall  0.2530  0.0280 0.0060 0.704806 1.06234  1.76715           1       100                    | 
|    c_out_reg[4]/D                                          DFF_X1    Fall  0.2530  0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[4]/CK             DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[12]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[11] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400          0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290 5.31013  6.16488  11.475            7       100      F    K        | 
| Data Path:                                                                                                                                                          | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[11]/CK      DFFR_X1   Rise  0.1280 -0.0010 0.0290          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[11]/Q       DFFR_X1   Fall  0.2250  0.0970 0.0080 1.49925  1.76895  3.2682            2       100      F             | 
|    unsigned_seq_multiplier_dut/c[35]                                 Fall  0.2250  0.0000                                                                           | 
|    i_0_0_22/A1                                             AND2_X1   Fall  0.2250  0.0000 0.0080          0.874832                                                  | 
|    i_0_0_22/ZN                                             AND2_X1   Fall  0.2540  0.0290 0.0060 0.989961 1.06234  2.0523            1       100                    | 
|    c_out_reg[12]/D                                         DFF_X1    Fall  0.2540  0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[12]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[8]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[7] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400          0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290 5.31013  6.16488  11.475            7       100      F    K        | 
| Data Path:                                                                                                                                                          | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[7]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[7]/Q        DFFR_X1   Fall  0.2260  0.0980 0.0090 1.84009  1.76895  3.60904           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[31]                                 Fall  0.2260  0.0000                                                                           | 
|    i_0_0_18/A1                                             AND2_X1   Fall  0.2260  0.0000 0.0090          0.874832                                                  | 
|    i_0_0_18/ZN                                             AND2_X1   Fall  0.2550  0.0290 0.0060 1.03854  1.06234  2.10088           1       100                    | 
|    c_out_reg[8]/D                                          DFF_X1    Fall  0.2550  0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[8]/CK             DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[15]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[14] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                        CLKBUF_X1 Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                        CLKBUF_X1 Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    unsigned_seq_multiplier_dut/clk_CTS_1_PP_2                   Rise  0.1470 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[14]/CK DFFR_X1   Rise  0.1470 0.0000 0.0490          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[14]/Q  DFFR_X1   Fall  0.2460 0.0990 0.0070 0.512923 1.76895  2.28187           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[38]                            Fall  0.2460 0.0000                                                                           | 
|    i_0_0_25/A1                                        AND2_X1   Fall  0.2460 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_25/ZN                                        AND2_X1   Fall  0.2730 0.0270 0.0060 0.590049 1.06234  1.65239           1       100                    | 
|    c_out_reg[15]/D                                    DFF_X1    Fall  0.2730 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[15]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0060 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2730        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0070        | 
|                                           |                | 
| slack                                     |  0.0630        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[1]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[0] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    unsigned_seq_multiplier_dut/clk_CTS_1_PP_2                  Rise  0.1470 0.0000                                                                           | 
| Data Path:                                                                                                                                                   | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[0]/CK DFFR_X1   Rise  0.1490 0.0020 0.0490          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[0]/Q  DFFR_X1   Fall  0.2490 0.1000 0.0080 0.705469 1.76895  2.47442           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[24]                           Fall  0.2490 0.0000                                                                           | 
|    i_0_0_11/A1                                       AND2_X1   Fall  0.2490 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_11/ZN                                       AND2_X1   Fall  0.2760 0.0270 0.0060 0.325761 1.06234  1.3881            1       100                    | 
|    c_out_reg[1]/D                                    DFF_X1    Fall  0.2760 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[1]/CK             DFF_X1        Rise  0.2090 0.0030 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2090 0.2090 | 
| library hold check                        |  0.0060 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0070        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[14]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[13] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                        CLKBUF_X1 Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                        CLKBUF_X1 Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    unsigned_seq_multiplier_dut/clk_CTS_1_PP_2                   Rise  0.1470 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[13]/CK DFFR_X1   Rise  0.1490 0.0020 0.0490          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[13]/Q  DFFR_X1   Fall  0.2500 0.1010 0.0080 1.22364  1.76895  2.99259           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[37]                            Fall  0.2500 0.0000                                                                           | 
|    i_0_0_24/A1                                        AND2_X1   Fall  0.2500 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_24/ZN                                        AND2_X1   Fall  0.2770 0.0270 0.0060 0.392218 1.06234  1.45456           1       100                    | 
|    c_out_reg[14]/D                                    DFF_X1    Fall  0.2770 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[14]/CK            DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0060 0.2160 | 
| data required time                        |  0.2160        | 
|                                           |                | 
| data arrival time                         |  0.2770        | 
| data required time                        | -0.2160        | 
| pessimism                                 |  0.0070        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[13]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[12] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                        CLKBUF_X1 Rise  0.0630  0.0020 0.0400                      0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                        CLKBUF_X1 Rise  0.1470  0.0840 0.0490             4.71741  15.0091  19.7265           10      100      F    K        | 
|    unsigned_seq_multiplier_dut/clk_CTS_1_PP_2                   Rise  0.1470  0.0000                                                                                       | 
| Data Path:                                                                                                                                                                 | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[12]/CK DFFR_X1   Rise  0.1490  0.0020 0.0490                      0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[12]/Q  DFFR_X1   Fall  0.2480  0.0990 0.0070             0.367028 1.76895  2.13598           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[36]                            Fall  0.2480  0.0000                                                                                       | 
|    i_0_0_23/A1                                        AND2_X1   Fall  0.2480  0.0000 0.0070                      0.874832                                                  | 
|    i_0_0_23/ZN                                        AND2_X1   Fall  0.2770  0.0290 0.0060             1.13546  1.06234  2.1978            1       100                    | 
|    c_out_reg[13]/D                                    DFF_X1    Fall  0.2760 -0.0010 0.0060    -0.0010           1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[13]/CK            DFF_X1        Rise  0.2080 0.0020 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0060 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2760        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0070        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to mul_start_reg/D 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : mul_start_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A  CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z  CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
| Data Path:                                                                                                                              | 
|    counter_reg[4]/CK            DFF_X1    Rise  0.0620 0.0010 0.0400          0.949653                                    F             | 
|    counter_reg[4]/Q             DFF_X1    Rise  0.1720 0.1100 0.0190 1.263    5.93218  7.19517           4       100      F             | 
|    i_0_0_61/A4                  NOR4_X1   Rise  0.1720 0.0000 0.0190          1.60595                                                   | 
|    i_0_0_61/ZN                  NOR4_X1   Fall  0.1880 0.0160 0.0060 0.686867 1.77453  2.4614            2       100                    | 
|    mul_start_reg_enable_mux_0/B MUX2_X1   Fall  0.1880 0.0000 0.0060          0.899702                                                  | 
|    mul_start_reg_enable_mux_0/Z MUX2_X1   Fall  0.2440 0.0560 0.0100 0.436372 1.06234  1.49871           1       100                    | 
|    mul_start_reg/D              DFF_X1    Fall  0.2440 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to mul_start_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    mul_start_reg/CK            DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1550 0.1550 | 
| library hold check                        |  0.0110 0.1660 | 
| data required time                        |  0.1660        | 
|                                           |                | 
| data arrival time                         |  0.2440        | 
| data required time                        | -0.1660        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to counter_reg[1]/D 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : counter_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
| Data Path:                                                                                                                             | 
|    counter_reg[4]/CK           DFF_X1    Rise  0.0620 0.0010 0.0400          0.949653                                    F             | 
|    counter_reg[4]/Q            DFF_X1    Fall  0.1630 0.1010 0.0120 1.263    5.93218  7.19517           4       100      F             | 
|    i_0_0_68/A1                 NAND3_X1  Fall  0.1630 0.0000 0.0120          1.56203                                                   | 
|    i_0_0_68/ZN                 NAND3_X1  Rise  0.1810 0.0180 0.0100 0.384781 1.55833  1.94311           1       100                    | 
|    i_0_0_67/B2                 OAI21_X1  Rise  0.1810 0.0000 0.0100          1.57189                                                   | 
|    i_0_0_67/ZN                 OAI21_X1  Fall  0.2050 0.0240 0.0120 1.44297  3.88381  5.32678           3       100                    | 
|    i_0_0_66/A                  INV_X1    Fall  0.2050 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_66/ZN                 INV_X1    Rise  0.2240 0.0190 0.0110 0.984307 2.68236  3.66666           3       100                    | 
|    i_0_0_56/A2                 AND2_X1   Rise  0.2240 0.0000 0.0110          0.97463                                                   | 
|    i_0_0_56/ZN                 AND2_X1   Rise  0.2550 0.0310 0.0080 0.246503 1.06234  1.30884           1       100                    | 
|    counter_reg[1]/D            DFF_X1    Rise  0.2550 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[1]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    counter_reg[1]/CK           DFF_X1    Rise  0.1570 0.0030 0.0530          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0180 0.1750 | 
| data required time                        |  0.1750        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.1750        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to counter_reg[3]/D 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
| Data Path:                                                                                                                             | 
|    counter_reg[4]/CK           DFF_X1    Rise  0.0620 0.0010 0.0400          0.949653                                    F             | 
|    counter_reg[4]/Q            DFF_X1    Fall  0.1630 0.1010 0.0120 1.263    5.93218  7.19517           4       100      F             | 
|    i_0_0_68/A1                 NAND3_X1  Fall  0.1630 0.0000 0.0120          1.56203                                                   | 
|    i_0_0_68/ZN                 NAND3_X1  Rise  0.1810 0.0180 0.0100 0.384781 1.55833  1.94311           1       100                    | 
|    i_0_0_67/B2                 OAI21_X1  Rise  0.1810 0.0000 0.0100          1.57189                                                   | 
|    i_0_0_67/ZN                 OAI21_X1  Fall  0.2050 0.0240 0.0120 1.44297  3.88381  5.32678           3       100                    | 
|    i_0_0_66/A                  INV_X1    Fall  0.2050 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_66/ZN                 INV_X1    Rise  0.2240 0.0190 0.0110 0.984307 2.68236  3.66666           3       100                    | 
|    i_0_0_58/A2                 AND2_X1   Rise  0.2240 0.0000 0.0110          0.97463                                                   | 
|    i_0_0_58/ZN                 AND2_X1   Rise  0.2550 0.0310 0.0080 0.468622 1.06234  1.53096           1       100                    | 
|    counter_reg[3]/D            DFF_X1    Rise  0.2550 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    counter_reg[3]/CK           DFF_X1    Rise  0.1560 0.0020 0.0530          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0180 0.1740 | 
| data required time                        |  0.1740        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.1740        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to counter_reg[2]/D 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : counter_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
| Data Path:                                                                                                                             | 
|    counter_reg[4]/CK           DFF_X1    Rise  0.0620 0.0010 0.0400          0.949653                                    F             | 
|    counter_reg[4]/Q            DFF_X1    Fall  0.1630 0.1010 0.0120 1.263    5.93218  7.19517           4       100      F             | 
|    i_0_0_68/A1                 NAND3_X1  Fall  0.1630 0.0000 0.0120          1.56203                                                   | 
|    i_0_0_68/ZN                 NAND3_X1  Rise  0.1810 0.0180 0.0100 0.384781 1.55833  1.94311           1       100                    | 
|    i_0_0_67/B2                 OAI21_X1  Rise  0.1810 0.0000 0.0100          1.57189                                                   | 
|    i_0_0_67/ZN                 OAI21_X1  Fall  0.2050 0.0240 0.0120 1.44297  3.88381  5.32678           3       100                    | 
|    i_0_0_66/A                  INV_X1    Fall  0.2050 0.0000 0.0120          1.54936                                                   | 
|    i_0_0_66/ZN                 INV_X1    Rise  0.2240 0.0190 0.0110 0.984307 2.68236  3.66666           3       100                    | 
|    i_0_0_57/A2                 AND2_X1   Rise  0.2240 0.0000 0.0110          0.97463                                                   | 
|    i_0_0_57/ZN                 AND2_X1   Rise  0.2570 0.0330 0.0090 0.876734 1.06234  1.93908           1       100                    | 
|    counter_reg[2]/D            DFF_X1    Rise  0.2570 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[2]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    counter_reg[2]/CK           DFF_X1    Rise  0.1570 0.0030 0.0530          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0190 0.1760 | 
| data required time                        |  0.1760        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.1760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to clk_gate_overflow_reg/E 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : clk_gate_overflow_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    counter_reg[4]/CK           DFF_X1        Rise  0.0620 0.0010 0.0400          0.949653                                    F             | 
|    counter_reg[4]/Q            DFF_X1        Fall  0.1630 0.1010 0.0120 1.263    5.93218  7.19517           4       100      F             | 
|    i_0_0_68/A1                 NAND3_X1      Fall  0.1630 0.0000 0.0120          1.56203                                                   | 
|    i_0_0_68/ZN                 NAND3_X1      Rise  0.1810 0.0180 0.0100 0.384781 1.55833  1.94311           1       100                    | 
|    i_0_0_67/B2                 OAI21_X1      Rise  0.1810 0.0000 0.0100          1.57189                                                   | 
|    i_0_0_67/ZN                 OAI21_X1      Fall  0.2050 0.0240 0.0120 1.44297  3.88381  5.32678           3       100                    | 
|    clk_gate_overflow_reg/E     CLKGATETST_X8 Fall  0.2050 0.0000 0.0120          0.863898                                    FA            | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk_gate_overflow_reg/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116 1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                    F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267 49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                    F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139 21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                    FA            | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        | -0.0330 0.1230 | 
| data required time                        |  0.1230        | 
|                                           |                | 
| data arrival time                         |  0.2050        | 
| data required time                        | -0.1230        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[0]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[23]/CK        DFF_X1        Rise  0.1770 0.0010 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[23]/Q         DFF_X1        Fall  0.2730 0.0960 0.0070 0.300734 1.77028  2.07101           2       100      F             | 
|    unsigned_seq_multiplier_dut/c[23]                               Fall  0.2730 0.0000                                                                           | 
|    i_0_0_10/A1                                       AND2_X1       Fall  0.2730 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_10/ZN                                       AND2_X1       Fall  0.3000 0.0270 0.0060 0.38986  1.06234  1.4522            1       100                    | 
|    c_out_reg[0]/D                                    DFF_X1        Fall  0.3000 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[0]/CK             DFF_X1        Rise  0.2080 0.0020 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2080 0.2080 | 
| library hold check                        |  0.0060 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.3000        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[14]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[15] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[14] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[15]/CK DFFR_X1   Rise  0.0630 0.0020 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[15]/Q  DFFR_X1   Fall  0.1630 0.1000 0.0080 1.54137  1.76895  3.31032           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_88/A2              AND2_X1   Fall  0.1630 0.0000 0.0080          0.894119                                                  | 
|    unsigned_seq_multiplier_dut/i_1_88/ZN              AND2_X1   Fall  0.1960 0.0330 0.0070 0.444354 2.45796  2.90232           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[15]              Fall  0.1960 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_88/A2            NOR2_X1   Fall  0.1960 0.0000 0.0070          1.56385                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_88/ZN            NOR2_X1   Rise  0.2370 0.0410 0.0280 0.797667 3.60173  4.3994            3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_43/A1            NOR2_X1   Rise  0.2370 0.0000 0.0280          1.71447                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_43/ZN            NOR2_X1   Fall  0.2500 0.0130 0.0070 0.287735 2.12585  2.41359           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_36/A             XNOR2_X1  Fall  0.2500 0.0000 0.0070          2.12585                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_36/ZN            XNOR2_X1  Rise  0.2750 0.0250 0.0120 0.341527 1.05273  1.39426           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[15]             Rise  0.2750 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[14]/D  DFFR_X1   Rise  0.2750 0.0000 0.0120          1.12828                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                        CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                        CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    unsigned_seq_multiplier_dut/clk_CTS_1_PP_2                   Rise  0.1540 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[14]/CK DFFR_X1   Rise  0.1540 0.0000 0.0530          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1540 0.1540 | 
| library hold check                        |  0.0210 0.1750 | 
| data required time                        |  0.1750        | 
|                                           |                | 
| data arrival time                         |  0.2750        | 
| data required time                        | -0.1750        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1020        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[22]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[23]/CK        DFF_X1        Rise  0.1770 0.0010 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[23]/Q         DFF_X1        Rise  0.2800 0.1030 0.0090 0.300734 1.77028  2.07101           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_22/A2             OR2_X1        Rise  0.2800 0.0000 0.0090          0.941939                                                  | 
|    unsigned_seq_multiplier_dut/i_1_22/ZN             OR2_X1        Rise  0.3040 0.0240 0.0070 0.507664 1.06234  1.57001           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[22]/D         DFF_X1        Rise  0.3040 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[22]/CK        DFF_X1        Rise  0.1850 0.0020 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0190 0.2040 | 
| data required time                        |  0.2040        | 
|                                           |                | 
| data arrival time                         |  0.3040        | 
| data required time                        | -0.2040        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1020        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[3]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620  0.0010 0.0400                      4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920  0.0300 0.0060             1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920  0.0000 0.0060                      1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760  0.0840 0.0650             35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[4]/CK         DFF_X1        Rise  0.1790  0.0030 0.0650                      0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[4]/Q          DFF_X1        Rise  0.2800  0.1010 0.0080             0.658472 0.907039 1.56551           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_3/A               MUX2_X1       Rise  0.2800  0.0000 0.0080                      0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_3/Z               MUX2_X1       Rise  0.3160  0.0360 0.0090             0.774779 1.06234  1.83712           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[3]/D          DFF_X1        Rise  0.3150 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[3]/CK         DFF_X1        Rise  0.1910 0.0080 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1910 0.1910 | 
| library hold check                        |  0.0200 0.2110 | 
| data required time                        |  0.2110        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.2110        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1060        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[8]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[9]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[9]/Q          DFF_X1        Rise  0.2790 0.1000 0.0080 0.238658 0.907039 1.1457            1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_8/A               MUX2_X1       Rise  0.2790 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_8/Z               MUX2_X1       Rise  0.3130 0.0340 0.0080 0.235937 1.06234  1.29828           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[8]/D          DFF_X1        Rise  0.3130 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[8]/CK         DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3130        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1090        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[20]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[21]/CK        DFF_X1        Rise  0.1770 0.0010 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[21]/Q         DFF_X1        Rise  0.2780 0.1010 0.0080 0.680299 0.907039 1.58734           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_20/A              MUX2_X1       Rise  0.2780 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_20/Z              MUX2_X1       Rise  0.3130 0.0350 0.0080 0.408635 1.06234  1.47098           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[20]/D         DFF_X1        Rise  0.3130 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[20]/CK        DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3130        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1090        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[1]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[2]/CK         DFF_X1        Rise  0.1820 0.0060 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[2]/Q          DFF_X1        Rise  0.2820 0.1000 0.0070 0.120749 0.907039 1.02779           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_1/A               MUX2_X1       Rise  0.2820 0.0000 0.0070          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_1/Z               MUX2_X1       Rise  0.3160 0.0340 0.0080 0.265528 1.06234  1.32787           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[1]/D          DFF_X1        Rise  0.3160 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[1]/CK         DFF_X1        Rise  0.1890 0.0060 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1890 0.1890 | 
| library hold check                        |  0.0200 0.2090 | 
| data required time                        |  0.2090        | 
|                                           |                | 
| data arrival time                         |  0.3160        | 
| data required time                        | -0.2090        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1090        | 
--------------------------------------------------------------


 Timing Path to counter_reg[4]/D 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3 Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    counter_reg[4]/CK           DFF_X1    Rise  0.0620  0.0010 0.0400                      0.949653                                    F             | 
|    counter_reg[4]/Q            DFF_X1    Fall  0.1630  0.1010 0.0120             1.263    5.93218  7.19517           4       100      F             | 
|    i_0_0_64/C1                 AOI211_X1 Fall  0.1630  0.0000 0.0120                      1.40282                                                   | 
|    i_0_0_64/ZN                 AOI211_X1 Rise  0.2000  0.0370 0.0290             0.484213 1.06234  1.54655           1       100                    | 
|    counter_reg[4]/D            DFF_X1    Rise  0.1980 -0.0020 0.0290    -0.0020           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    counter_reg[4]/CK           DFF_X1    Rise  0.0640 0.0010 0.0420          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0640 0.0640 | 
| library hold check                        |  0.0260 0.0900 | 
| data required time                        |  0.0900        | 
|                                           |                | 
| data arrival time                         |  0.1980        | 
| data required time                        | -0.0900        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1100        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[5]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[6]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[6]/Q          DFF_X1        Rise  0.2800 0.1010 0.0080 0.608635 0.907039 1.51567           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_5/A               MUX2_X1       Rise  0.2800 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_5/Z               MUX2_X1       Rise  0.3140 0.0340 0.0080 0.155575 1.06234  1.21792           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[5]/D          DFF_X1        Rise  0.3140 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[5]/CK         DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1100        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[7]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[8]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[8]/Q          DFF_X1        Rise  0.2800 0.1010 0.0080 0.279738 0.907039 1.18678           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_7/A               MUX2_X1       Rise  0.2800 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_7/Z               MUX2_X1       Rise  0.3140 0.0340 0.0080 0.258441 1.06234  1.32078           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[7]/D          DFF_X1        Rise  0.3140 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[7]/CK         DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1100        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[9]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[10]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[10]/Q         DFF_X1        Rise  0.2800 0.1010 0.0080 0.397458 0.907039 1.3045            1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_9/A               MUX2_X1       Rise  0.2800 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_9/Z               MUX2_X1       Rise  0.3140 0.0340 0.0080 0.235858 1.06234  1.2982            1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[9]/D          DFF_X1        Rise  0.3140 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[9]/CK         DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1100        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[16]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[17]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[17]/Q         DFF_X1        Rise  0.2800 0.1010 0.0080 0.285117 0.907039 1.19216           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_16/A              MUX2_X1       Rise  0.2800 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_16/Z              MUX2_X1       Rise  0.3140 0.0340 0.0080 0.273405 1.06234  1.33575           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[16]/D         DFF_X1        Rise  0.3140 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[16]/CK        DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1100        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[17]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[18]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[18]/Q         DFF_X1        Rise  0.2800 0.1010 0.0080 0.276678 0.907039 1.18372           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_17/A              MUX2_X1       Rise  0.2800 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_17/Z              MUX2_X1       Rise  0.3140 0.0340 0.0080 0.186503 1.06234  1.24885           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[17]/D         DFF_X1        Rise  0.3140 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[17]/CK        DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1100        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[18]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[19]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[19]/Q         DFF_X1        Rise  0.2790 0.1000 0.0070 0.14736  0.907039 1.0544            1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_18/A              MUX2_X1       Rise  0.2790 0.0000 0.0070          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_18/Z              MUX2_X1       Rise  0.3140 0.0350 0.0090 0.56904  1.06234  1.63138           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[18]/D         DFF_X1        Rise  0.3140 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[18]/CK        DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1100        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[14]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[15]/CK        DFF_X1        Rise  0.1780 0.0020 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[15]/Q         DFF_X1        Rise  0.2790 0.1010 0.0080 0.436281 0.907039 1.34332           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_14/A              MUX2_X1       Rise  0.2790 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_14/Z              MUX2_X1       Rise  0.3140 0.0350 0.0080 0.389356 1.06234  1.4517            1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[14]/D         DFF_X1        Rise  0.3140 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[14]/CK        DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1100        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[2]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620  0.0010 0.0400                      4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920  0.0300 0.0060             1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920  0.0000 0.0060                      1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760  0.0840 0.0650             35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[3]/CK         DFF_X1        Rise  0.1830  0.0070 0.0650                      0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[3]/Q          DFF_X1        Rise  0.2840  0.1010 0.0080             0.662858 0.907039 1.5699            1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_2/A               MUX2_X1       Rise  0.2830 -0.0010 0.0080    -0.0010           0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_2/Z               MUX2_X1       Rise  0.3180  0.0350 0.0080             0.326014 1.06234  1.38836           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[2]/D          DFF_X1        Rise  0.3180  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[2]/CK         DFF_X1        Rise  0.1900 0.0070 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0200 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.3180        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1100        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[8]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[9] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[8] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0           Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                   | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[9]/CK DFFR_X1   Rise  0.0640 0.0030 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[9]/Q  DFFR_X1   Fall  0.1630 0.0990 0.0080 0.763886 1.76895  2.53284           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_82/A2             AND2_X1   Fall  0.1630 0.0000 0.0080          0.894119                                                  | 
|    unsigned_seq_multiplier_dut/i_1_82/ZN             AND2_X1   Fall  0.2000 0.0370 0.0100 0.813381 4.47605  5.28943           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[9]              Fall  0.2000 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_26/B2           AOI21_X1  Fall  0.2000 0.0000 0.0100          1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_26/ZN           AOI21_X1  Rise  0.2360 0.0360 0.0190 0.264865 2.36355  2.62841           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_21/B            XOR2_X1   Rise  0.2360 0.0000 0.0190          2.36355                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_21/Z            XOR2_X1   Fall  0.2530 0.0170 0.0080 0.618312 1.05273  1.67104           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[9]             Fall  0.2530 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[8]/D  DFFR_X1   Fall  0.2530 0.0000 0.0080          1.05273                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0630 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0660 0.0030 0.0420                      0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1330 0.0670 0.0310             5.31013  6.83624  12.1464           7       100      F    K        | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[8]/CK       DFFR_X1   Rise  0.1350 0.0020 0.0310    0.0020            0.976605                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1350 0.1350 | 
| library hold check                        |  0.0090 0.1440 | 
| data required time                        |  0.1440        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.1440        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1110        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[0]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[1]/CK         DFF_X1        Rise  0.1810 0.0050 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[1]/Q          DFF_X1        Rise  0.2810 0.1000 0.0070 0.134454 0.907039 1.04149           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_0/A               MUX2_X1       Rise  0.2810 0.0000 0.0070          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_0/Z               MUX2_X1       Rise  0.3150 0.0340 0.0080 0.334073 1.06234  1.39642           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[0]/D          DFF_X1        Rise  0.3150 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[0]/CK         DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1110        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[10]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[11]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[11]/Q         DFF_X1        Rise  0.2800 0.1010 0.0080 0.32276  0.907039 1.2298            1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_10/A              MUX2_X1       Rise  0.2800 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_10/Z              MUX2_X1       Rise  0.3150 0.0350 0.0090 0.437188 1.06234  1.49953           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[10]/D         DFF_X1        Rise  0.3150 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[10]/CK        DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1110        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[11]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[12]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[12]/Q         DFF_X1        Rise  0.2800 0.1010 0.0080 0.300032 0.907039 1.20707           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_11/A              MUX2_X1       Rise  0.2800 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_11/Z              MUX2_X1       Rise  0.3150 0.0350 0.0080 0.391086 1.06234  1.45343           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[11]/D         DFF_X1        Rise  0.3150 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[11]/CK        DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1110        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[15]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[16]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[16]/Q         DFF_X1        Rise  0.2800 0.1010 0.0080 0.549383 0.907039 1.45642           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_15/A              MUX2_X1       Rise  0.2800 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_15/Z              MUX2_X1       Rise  0.3150 0.0350 0.0080 0.390178 1.06234  1.45252           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[15]/D         DFF_X1        Rise  0.3150 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[15]/CK        DFF_X1        Rise  0.1860 0.0030 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1110        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[19]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[20]/CK        DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[20]/Q         DFF_X1        Rise  0.2800 0.1010 0.0080 0.320262 0.907039 1.2273            1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_19/A              MUX2_X1       Rise  0.2800 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_19/Z              MUX2_X1       Rise  0.3150 0.0350 0.0090 0.49622  1.06234  1.55856           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[19]/D         DFF_X1        Rise  0.3150 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[19]/CK        DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1110        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[12]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[13]/CK        DFF_X1        Rise  0.1780 0.0020 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[13]/Q         DFF_X1        Rise  0.2800 0.1020 0.0080 0.685383 0.907039 1.59242           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_12/A              MUX2_X1       Rise  0.2800 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_12/Z              MUX2_X1       Rise  0.3150 0.0350 0.0080 0.410889 1.06234  1.47323           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[12]/D         DFF_X1        Rise  0.3150 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[12]/CK        DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1110        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[21]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[22]/CK        DFF_X1        Rise  0.1780 0.0020 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[22]/Q         DFF_X1        Rise  0.2790 0.1010 0.0080 0.359748 0.907039 1.26679           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_21/A              MUX2_X1       Rise  0.2790 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_21/Z              MUX2_X1       Rise  0.3150 0.0360 0.0090 0.648674 1.06234  1.71102           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[21]/D         DFF_X1        Rise  0.3150 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[21]/CK        DFF_X1        Rise  0.1850 0.0020 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0200 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1120        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[4]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[5]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[5]/Q          DFF_X1        Rise  0.2800 0.1010 0.0080 0.558629 0.907039 1.46567           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_4/A               MUX2_X1       Rise  0.2800 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_4/Z               MUX2_X1       Rise  0.3160 0.0360 0.0090 0.638681 1.06234  1.70102           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[4]/D          DFF_X1        Rise  0.3160 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[4]/CK         DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3160        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1120        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[6]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/B_r_reg[7]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[7]/Q          DFF_X1        Rise  0.2800 0.1010 0.0080 0.292073 0.907039 1.19911           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_6/A               MUX2_X1       Rise  0.2800 0.0000 0.0080          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_6/Z               MUX2_X1       Rise  0.3160 0.0360 0.0090 0.790217 1.06234  1.85256           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[6]/D          DFF_X1        Rise  0.3160 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[6]/CK         DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3160        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1120        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[4]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[5] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[4] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0           Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                   | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[5]/CK DFFR_X1   Rise  0.0620 0.0010 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[5]/Q  DFFR_X1   Fall  0.1630 0.1010 0.0090 2.27807  1.76895  4.04702           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_78/A2             AND2_X1   Fall  0.1630 0.0000 0.0090          0.894119                                                  | 
|    unsigned_seq_multiplier_dut/i_1_78/ZN             AND2_X1   Fall  0.2000 0.0370 0.0090 0.639245 4.47605  5.11529           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[5]              Fall  0.2000 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_14/B2           AOI21_X1  Fall  0.2000 0.0000 0.0090          1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_14/ZN           AOI21_X1  Rise  0.2380 0.0380 0.0210 0.796522 2.36355  3.16007           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_9/B             XOR2_X1   Rise  0.2380 0.0000 0.0210          2.36355                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_9/Z             XOR2_X1   Fall  0.2550 0.0170 0.0080 0.366273 1.05273  1.419             1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[5]             Fall  0.2550 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[4]/D  DFFR_X1   Fall  0.2550 0.0000 0.0080          1.05273                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0630 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0660 0.0030 0.0420                      0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1330 0.0670 0.0310             5.31013  6.83624  12.1464           7       100      F    K        | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[4]/CK       DFFR_X1   Rise  0.1350 0.0020 0.0310    0.0020            0.976605                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1350 0.1350 | 
| library hold check                        |  0.0090 0.1440 | 
| data required time                        |  0.1440        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.1440        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1130        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[13]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/B_r_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620  0.0010 0.0400                      4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920  0.0300 0.0060             1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920  0.0000 0.0060                      1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760  0.0840 0.0650             35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[14]/CK        DFF_X1        Rise  0.1790  0.0030 0.0650                      0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/B_r_reg[14]/Q         DFF_X1        Rise  0.2800  0.1010 0.0080             0.376914 0.907039 1.28395           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_13/A              MUX2_X1       Rise  0.2800  0.0000 0.0080                      0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_13/Z              MUX2_X1       Rise  0.3170  0.0370 0.0100             0.908528 1.06234  1.97087           1       100                    | 
|    unsigned_seq_multiplier_dut/B_r_reg[13]/D         DFF_X1        Rise  0.3160 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[13]/CK        DFF_X1        Rise  0.1850 0.0020 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0200 0.2050 | 
| data required time                        |  0.2050        | 
|                                           |                | 
| data arrival time                         |  0.3160        | 
| data required time                        | -0.2050        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1130        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[17]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[17]/CK        DFF_X1        Rise  0.1870 0.0110 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[17]/Q         DFF_X1        Rise  0.2910 0.1040 0.0110 0.402757 2.46001  2.86277           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_113/A             MUX2_X1       Rise  0.2910 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_113/Z             MUX2_X1       Rise  0.3260 0.0350 0.0080 0.297433 1.06234  1.35978           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[17]/D         DFF_X1        Rise  0.3260 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[17]/CK        DFF_X1        Rise  0.1950 0.0120 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1130        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[19]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620  0.0010 0.0400                      4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920  0.0300 0.0060             1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920  0.0000 0.0060                      1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760  0.0840 0.0650             35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[19]/CK        DFF_X1        Rise  0.1870  0.0110 0.0650                      0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[19]/Q         DFF_X1        Rise  0.2920  0.1050 0.0110             0.661375 2.46001  3.12139           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_115/A             MUX2_X1       Rise  0.2910 -0.0010 0.0110    -0.0010           0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_115/Z             MUX2_X1       Rise  0.3260  0.0350 0.0080             0.210575 1.06234  1.27292           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[19]/D         DFF_X1        Rise  0.3260  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[19]/CK        DFF_X1        Rise  0.1950 0.0120 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1130        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[20]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620  0.0010 0.0400                      4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920  0.0300 0.0060             1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920  0.0000 0.0060                      1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760  0.0840 0.0650             35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[20]/CK        DFF_X1        Rise  0.1870  0.0110 0.0650                      0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[20]/Q         DFF_X1        Rise  0.2920  0.1050 0.0120             1.04748  2.46001  3.50749           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_116/A             MUX2_X1       Rise  0.2910 -0.0010 0.0120    -0.0010           0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_116/Z             MUX2_X1       Rise  0.3260  0.0350 0.0080             0.218845 1.06234  1.28119           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[20]/D         DFF_X1        Rise  0.3260  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[20]/CK        DFF_X1        Rise  0.1950 0.0120 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1130        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[21]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[21]/CK        DFF_X1        Rise  0.1870 0.0110 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[21]/Q         DFF_X1        Rise  0.2910 0.1040 0.0110 0.541785 2.46001  3.0018            2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_117/A             MUX2_X1       Rise  0.2910 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_117/Z             MUX2_X1       Rise  0.3260 0.0350 0.0080 0.257322 1.06234  1.31966           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[21]/D         DFF_X1        Rise  0.3260 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[21]/CK        DFF_X1        Rise  0.1950 0.0120 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1130        | 
--------------------------------------------------------------


 Timing Path to counter_reg[0]/D 
  
 Path Start Point : counter_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : counter_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1 Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1 Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
| Data Path:                                                                                                                             | 
|    counter_reg[0]/CK           DFF_X1    Rise  0.1480 0.0010 0.0490          0.949653                                    F             | 
|    counter_reg[0]/Q            DFF_X1    Fall  0.2530 0.1050 0.0140 1.54695  7.83847  9.38543           4       100      F             | 
|    i_0_0_55/A2                 NOR2_X1   Fall  0.2530 0.0000 0.0140          1.56385                                                   | 
|    i_0_0_55/ZN                 NOR2_X1   Rise  0.2820 0.0290 0.0140 0.324539 1.06234  1.38688           1       100                    | 
|    counter_reg[0]/D            DFF_X1    Rise  0.2820 0.0000 0.0140          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[0]/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                   Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    counter_reg[0]/CK           DFF_X1    Rise  0.1550 0.0010 0.0530          0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1550 0.1550 | 
| library hold check                        |  0.0200 0.1750 | 
| data required time                        |  0.1750        | 
|                                           |                | 
| data arrival time                         |  0.2820        | 
| data required time                        | -0.1750        | 
| pessimism                                 |  0.0070        | 
|                                           |                | 
| slack                                     |  0.1140        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[4]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[4]/CK         DFF_X1        Rise  0.1820 0.0060 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[4]/Q          DFF_X1        Rise  0.2860 0.1040 0.0110 0.541194 2.46001  3.00121           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_100/A             MUX2_X1       Rise  0.2860 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_100/Z             MUX2_X1       Rise  0.3220 0.0360 0.0090 0.544927 1.06234  1.60727           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[4]/D          DFF_X1        Rise  0.3220 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[4]/CK         DFF_X1        Rise  0.1900 0.0070 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0200 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.3220        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1140        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[5]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[5]/CK         DFF_X1        Rise  0.1840 0.0080 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[5]/Q          DFF_X1        Rise  0.2880 0.1040 0.0110 0.472563 2.46001  2.93258           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_101/A             MUX2_X1       Rise  0.2880 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_101/Z             MUX2_X1       Rise  0.3240 0.0360 0.0080 0.358255 1.06234  1.4206            1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[5]/D          DFF_X1        Rise  0.3240 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[5]/CK         DFF_X1        Rise  0.1920 0.0090 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1920 0.1920 | 
| library hold check                        |  0.0200 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.3240        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1140        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[6]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[6]/CK         DFF_X1        Rise  0.1850 0.0090 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[6]/Q          DFF_X1        Rise  0.2890 0.1040 0.0110 0.592761 2.46001  3.05277           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_102/A             MUX2_X1       Rise  0.2890 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_102/Z             MUX2_X1       Rise  0.3250 0.0360 0.0090 0.417671 1.06234  1.48001           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[6]/D          DFF_X1        Rise  0.3250 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[6]/CK         DFF_X1        Rise  0.1930 0.0100 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0200 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.3250        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1140        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[7]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[7]/CK         DFF_X1        Rise  0.1850 0.0090 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[7]/Q          DFF_X1        Rise  0.2890 0.1040 0.0110 0.371178 2.46001  2.83119           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_103/A             MUX2_X1       Rise  0.2890 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_103/Z             MUX2_X1       Rise  0.3250 0.0360 0.0080 0.381912 1.06234  1.44425           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[7]/D          DFF_X1        Rise  0.3250 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[7]/CK         DFF_X1        Rise  0.1930 0.0100 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0200 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.3250        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1140        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[10]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[10]/CK        DFF_X1        Rise  0.1860 0.0100 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[10]/Q         DFF_X1        Rise  0.2900 0.1040 0.0110 0.539439 2.46001  2.99945           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_106/A             MUX2_X1       Rise  0.2900 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_106/Z             MUX2_X1       Rise  0.3260 0.0360 0.0080 0.312661 1.06234  1.375             1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[10]/D         DFF_X1        Rise  0.3260 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[10]/CK        DFF_X1        Rise  0.1940 0.0110 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0200 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1140        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[11]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[11]/CK        DFF_X1        Rise  0.1760 0.0000 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[11]/Q         DFF_X1        Rise  0.2810 0.1050 0.0110 0.73394  2.46001  3.19395           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_107/A             MUX2_X1       Rise  0.2810 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_107/Z             MUX2_X1       Rise  0.3160 0.0350 0.0080 0.14668  1.06234  1.20902           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[11]/D         DFF_X1        Rise  0.3160 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[11]/CK        DFF_X1        Rise  0.1830 0.0000 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1830 0.1830 | 
| library hold check                        |  0.0200 0.2030 | 
| data required time                        |  0.2030        | 
|                                           |                | 
| data arrival time                         |  0.3160        | 
| data required time                        | -0.2030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[0]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[0]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[0]/Q          DFF_X1        Rise  0.2840 0.1050 0.0110 0.739832 2.46001  3.19985           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_96/A              MUX2_X1       Rise  0.2840 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_96/Z              MUX2_X1       Rise  0.3190 0.0350 0.0080 0.21811  1.06234  1.28045           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[0]/D          DFF_X1        Rise  0.3190 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[0]/CK         DFF_X1        Rise  0.1860 0.0030 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1860 0.1860 | 
| library hold check                        |  0.0200 0.2060 | 
| data required time                        |  0.2060        | 
|                                           |                | 
| data arrival time                         |  0.3190        | 
| data required time                        | -0.2060        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[2]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[2]/CK         DFF_X1        Rise  0.1800 0.0040 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[2]/Q          DFF_X1        Rise  0.2850 0.1050 0.0110 0.645413 2.46001  3.10543           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_98/A              MUX2_X1       Rise  0.2850 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_98/Z              MUX2_X1       Rise  0.3200 0.0350 0.0080 0.260636 1.06234  1.32298           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[2]/D          DFF_X1        Rise  0.3200 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[2]/CK         DFF_X1        Rise  0.1870 0.0040 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1870 0.1870 | 
| library hold check                        |  0.0200 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3200        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[3]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[3]/CK         DFF_X1        Rise  0.1820 0.0060 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[3]/Q          DFF_X1        Rise  0.2870 0.1050 0.0110 0.707613 2.46001  3.16763           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_99/A              MUX2_X1       Rise  0.2870 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_99/Z              MUX2_X1       Rise  0.3230 0.0360 0.0080 0.353524 1.06234  1.41587           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[3]/D          DFF_X1        Rise  0.3230 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[3]/CK         DFF_X1        Rise  0.1900 0.0070 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1900 0.1900 | 
| library hold check                        |  0.0200 0.2100 | 
| data required time                        |  0.2100        | 
|                                           |                | 
| data arrival time                         |  0.3230        | 
| data required time                        | -0.2100        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[8]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[8]/CK         DFF_X1        Rise  0.1860 0.0100 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[8]/Q          DFF_X1        Rise  0.2910 0.1050 0.0110 0.808422 2.46001  3.26844           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_104/A             MUX2_X1       Rise  0.2910 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_104/Z             MUX2_X1       Rise  0.3270 0.0360 0.0090 0.476946 1.06234  1.53929           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[8]/D          DFF_X1        Rise  0.3270 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[8]/CK         DFF_X1        Rise  0.1940 0.0110 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0200 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.3270        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[9]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[9]/CK         DFF_X1        Rise  0.1860 0.0100 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[9]/Q          DFF_X1        Rise  0.2910 0.1050 0.0110 0.82867  2.46001  3.28868           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_105/A             MUX2_X1       Rise  0.2910 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_105/Z             MUX2_X1       Rise  0.3270 0.0360 0.0090 0.553818 1.06234  1.61616           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[9]/D          DFF_X1        Rise  0.3270 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[9]/CK         DFF_X1        Rise  0.1940 0.0110 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0200 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.3270        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[22]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[22]/CK        DFF_X1        Rise  0.1860 0.0100 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[22]/Q         DFF_X1        Rise  0.2910 0.1050 0.0110 0.754294 2.46001  3.21431           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_118/A             MUX2_X1       Rise  0.2910 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_118/Z             MUX2_X1       Rise  0.3270 0.0360 0.0080 0.339561 1.06234  1.4019            1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[22]/D         DFF_X1        Rise  0.3270 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[22]/CK        DFF_X1        Rise  0.1940 0.0110 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0200 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.3270        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[13]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[13]/CK        DFF_X1        Rise  0.1870 0.0110 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[13]/Q         DFF_X1        Rise  0.2920 0.1050 0.0120 1.03017  2.46001  3.49019           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_109/A             MUX2_X1       Rise  0.2920 0.0000 0.0120          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_109/Z             MUX2_X1       Rise  0.3280 0.0360 0.0080 0.324176 1.06234  1.38652           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[13]/D         DFF_X1        Rise  0.3280 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[13]/CK        DFF_X1        Rise  0.1950 0.0120 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.3280        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[14]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[14]/CK        DFF_X1        Rise  0.1870 0.0110 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[14]/Q         DFF_X1        Rise  0.2920 0.1050 0.0110 0.710839 2.46001  3.17085           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_110/A             MUX2_X1       Rise  0.2920 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_110/Z             MUX2_X1       Rise  0.3280 0.0360 0.0080 0.38132  1.06234  1.44366           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[14]/D         DFF_X1        Rise  0.3280 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[14]/CK        DFF_X1        Rise  0.1950 0.0120 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.3280        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[15]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[15]/CK        DFF_X1        Rise  0.1870 0.0110 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[15]/Q         DFF_X1        Rise  0.2920 0.1050 0.0110 0.747248 2.46001  3.20726           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_111/A             MUX2_X1       Rise  0.2920 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_111/Z             MUX2_X1       Rise  0.3280 0.0360 0.0080 0.353223 1.06234  1.41556           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[15]/D         DFF_X1        Rise  0.3280 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[15]/CK        DFF_X1        Rise  0.1950 0.0120 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.3280        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[16]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[16]/CK        DFF_X1        Rise  0.1870 0.0110 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[16]/Q         DFF_X1        Rise  0.2920 0.1050 0.0120 1.07215  2.46001  3.53216           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_112/A             MUX2_X1       Rise  0.2920 0.0000 0.0120          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_112/Z             MUX2_X1       Rise  0.3280 0.0360 0.0080 0.250484 1.06234  1.31283           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[16]/D         DFF_X1        Rise  0.3280 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[16]/CK        DFF_X1        Rise  0.1950 0.0120 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.3280        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[18]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[18]/CK        DFF_X1        Rise  0.1870 0.0110 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[18]/Q         DFF_X1        Rise  0.2920 0.1050 0.0120 0.905485 2.46001  3.3655            2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_114/A             MUX2_X1       Rise  0.2920 0.0000 0.0120          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_114/Z             MUX2_X1       Rise  0.3280 0.0360 0.0080 0.29097  1.06234  1.35331           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[18]/D         DFF_X1        Rise  0.3280 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[18]/CK        DFF_X1        Rise  0.1950 0.0120 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.3280        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1150        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[12]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[12]/CK        DFF_X1        Rise  0.1760 0.0000 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[12]/Q         DFF_X1        Rise  0.2810 0.1050 0.0110 0.663678 2.46001  3.12369           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_108/A             MUX2_X1       Rise  0.2810 0.0000 0.0110          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_108/Z             MUX2_X1       Rise  0.3170 0.0360 0.0080 0.395538 1.06234  1.45788           1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[12]/D         DFF_X1        Rise  0.3170 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[12]/CK        DFF_X1        Rise  0.1830 0.0000 0.0690          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1830 0.1830 | 
| library hold check                        |  0.0200 0.2030 | 
| data required time                        |  0.2030        | 
|                                           |                | 
| data arrival time                         |  0.3170        | 
| data required time                        | -0.2030        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/A_r_reg[1]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/A_r_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/A_r_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0610 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0620 0.0010 0.0400          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0920 0.0300 0.0060 1.60845  1.24879  2.85724           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1760 0.0840 0.0650 35.5111  40.2527  75.7638           47      100      F    K        | 
| Data Path:                                                                                                                                                       | 
|    unsigned_seq_multiplier_dut/A_r_reg[1]/CK         DFF_X1        Rise  0.1790 0.0030 0.0650          0.949653                                    F             | 
|    unsigned_seq_multiplier_dut/A_r_reg[1]/Q          DFF_X1        Rise  0.2850 0.1060 0.0130 1.51522  2.46001  3.97524           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_97/A              MUX2_X1       Rise  0.2850 0.0000 0.0130          0.94642                                                   | 
|    unsigned_seq_multiplier_dut/i_1_97/Z              MUX2_X1       Rise  0.3210 0.0360 0.0080 0.28936  1.06234  1.3517            1       100                    | 
|    unsigned_seq_multiplier_dut/A_r_reg[1]/D          DFF_X1        Rise  0.3210 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/A_r_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/A_r_reg[1]/CK         DFF_X1        Rise  0.1870 0.0040 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1870 0.1870 | 
| library hold check                        |  0.0200 0.2070 | 
| data required time                        |  0.2070        | 
|                                           |                | 
| data arrival time                         |  0.3210        | 
| data required time                        | -0.2070        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1160        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/B_r_reg[23]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[0] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/B_r_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    unsigned_seq_multiplier_dut/clk_CTS_1_PP_2                  Rise  0.1470 0.0000                                                                           | 
| Data Path:                                                                                                                                                   | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[0]/CK DFFR_X1   Rise  0.1490 0.0020 0.0490          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[0]/Q  DFFR_X1   Fall  0.2490 0.1000 0.0080 0.705469 1.76895  2.47442           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_73/A2             AND2_X1   Fall  0.2490 0.0000 0.0080          0.894119                                                  | 
|    unsigned_seq_multiplier_dut/i_1_73/ZN             AND2_X1   Fall  0.2830 0.0340 0.0080 0.450396 3.0606   3.511             2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[0]              Fall  0.2830 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_1/B2            OAI21_X1  Fall  0.2830 0.0000 0.0080          1.55833                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_1/ZN            OAI21_X1  Rise  0.3150 0.0320 0.0120 0.369507 1.54936  1.91887           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_0/A             INV_X1    Rise  0.3150 0.0000 0.0120          1.70023                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_0/ZN            INV_X1    Fall  0.3220 0.0070 0.0050 0.360633 1.06234  1.42297           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[0]             Fall  0.3220 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/B_r_reg[23]/D         DFF_X1    Fall  0.3220 0.0000 0.0050          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/B_r_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                             Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0               Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/CK   CLKGATETST_X4 Rise  0.0640 0.0010 0.0420          4.43894                                     FA            | 
|    unsigned_seq_multiplier_dut/clk_gate_B_r_reg/GCK  CLKGATETST_X4 Rise  0.0950 0.0310 0.0070 1.60845  1.42116  3.02961           1       100      FA   K        | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/A     CLKBUF_X3     Rise  0.0950 0.0000 0.0070          1.42116                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L3_c_tid0_6/Z     CLKBUF_X3     Rise  0.1830 0.0880 0.0690 35.5111  44.6337  80.1448           47      100      F    K        | 
|    unsigned_seq_multiplier_dut/B_r_reg[23]/CK        DFF_X1        Rise  0.1850 0.0020 0.0680          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1850 0.1850 | 
| library hold check                        |  0.0110 0.1960 | 
| data required time                        |  0.1960        | 
|                                           |                | 
| data arrival time                         |  0.3220        | 
| data required time                        | -0.1960        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1280        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[23]/D 
  
 Path Start Point : a_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0620 0.0010 0.0400          7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0920 0.0300 0.0060 2.20252  1.24879  3.4513            1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1910 0.0990 0.0960 54.1131  54.8122  108.925           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    a_reg[23]/CK                DFF_X1        Rise  0.2150 0.0240 0.0960          0.949653                                    F             | 
|    a_reg[23]/Q                 DFF_X1        Fall  0.3180 0.1030 0.0090 0.622022 3.95195  4.57398           3       100      F             | 
|    i_0_0_34/A2                 NAND2_X1      Fall  0.3180 0.0000 0.0090          1.50228                                                   | 
|    i_0_0_34/ZN                 NAND2_X1      Rise  0.3350 0.0170 0.0090 0.613702 1.3726   1.98631           1       100                    | 
|    i_0_0_33/C2                 AOI211_X1     Rise  0.3350 0.0000 0.0090          1.67948                                                   | 
|    i_0_0_33/ZN                 AOI211_X1     Fall  0.3500 0.0150 0.0060 0.273427 1.06234  1.33577           1       100                    | 
|    c_out_reg[23]/D             DFF_X1        Fall  0.3500 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[23]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0070 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.3500        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1340        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[0]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[1] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[0] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400          0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290 5.31013  6.16488  11.475            7       100      F    K        | 
| Data Path:                                                                                                                                                          | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[1]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[1]/Q        DFFR_X1   Fall  0.2240  0.0960 0.0080 0.830091 1.76895  2.59904           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_74/A2                   AND2_X1   Fall  0.2240  0.0000 0.0080          0.894119                                                  | 
|    unsigned_seq_multiplier_dut/i_1_74/ZN                   AND2_X1   Fall  0.2610  0.0370 0.0100 0.563761 4.62445  5.18821           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[1]                    Fall  0.2610  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_3/B2                  OAI21_X1  Fall  0.2610  0.0000 0.0100          1.55833                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_3/ZN                  OAI21_X1  Rise  0.2980  0.0370 0.0130 0.384719 2.36355  2.74827           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_2/B                   XOR2_X1   Rise  0.2980  0.0000 0.0130          2.36355                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_2/Z                   XOR2_X1   Fall  0.3130  0.0150 0.0070 0.240272 1.05273  1.293             1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[1]                   Fall  0.3130  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[0]/D        DFFR_X1   Fall  0.3130  0.0000 0.0070          1.05273                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                       CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                       CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    unsigned_seq_multiplier_dut/clk_CTS_1_PP_2                  Rise  0.1540 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[0]/CK DFFR_X1   Rise  0.1570 0.0030 0.0530          0.976605                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1570 0.1570 | 
| library hold check                        |  0.0120 0.1690 | 
| data required time                        |  0.1690        | 
|                                           |                | 
| data arrival time                         |  0.3130        | 
| data required time                        | -0.1690        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1460        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[31]/D 
  
 Path Start Point : a_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0620 0.0010 0.0400          7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0920 0.0300 0.0060 2.20252  1.24879  3.4513            1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1910 0.0990 0.0960 54.1131  54.8122  108.925           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    a_reg[31]/CK                DFF_X1        Rise  0.2160 0.0250 0.0960          0.949653                                    F             | 
|    a_reg[31]/Q                 DFF_X1        Rise  0.3220 0.1060 0.0100 0.501579 2.12585  2.62743           1       100      F             | 
|    i_0_0_45/A                  XNOR2_X1      Rise  0.3220 0.0000 0.0100          2.23275                                                   | 
|    i_0_0_45/ZN                 XNOR2_X1      Fall  0.3350 0.0130 0.0070 0.365641 0.874832 1.24047           1       100                    | 
|    i_0_0_44/A1                 AND2_X1       Fall  0.3350 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_44/ZN                 AND2_X1       Fall  0.3620 0.0270 0.0060 0.449657 1.06234  1.512             1       100                    | 
|    c_out_reg[31]/D             DFF_X1        Fall  0.3620 0.0000 0.0060          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[31]/CK            DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0060 0.2160 | 
| data required time                        |  0.2160        | 
|                                           |                | 
| data arrival time                         |  0.3620        | 
| data required time                        | -0.2160        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1480        | 
--------------------------------------------------------------


 Timing Path to overflow_reg/D 
  
 Path Start Point : b_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : overflow_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0620 0.0010 0.0400          7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0920 0.0300 0.0060 2.20252  1.24879  3.4513            1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1910 0.0990 0.0960 54.1131  54.8122  108.925           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    b_reg[30]/CK                DFF_X1        Rise  0.2150 0.0240 0.0960          0.949653                                    F             | 
|    b_reg[30]/Q                 DFF_X1        Fall  0.3180 0.1030 0.0090 1.37561  2.89285  4.26847           2       100      F             | 
|    i_0_0_63/A                  INV_X1        Fall  0.3180 0.0000 0.0090          1.54936                                                   | 
|    i_0_0_63/ZN                 INV_X1        Rise  0.3440 0.0260 0.0190 1.03124  6.26931  7.30055           3       100                    | 
|    i_0_0_59/B2                 AOI21_X1      Rise  0.3440 0.0000 0.0190          1.67685                                                   | 
|    i_0_0_59/ZN                 AOI21_X1      Fall  0.3630 0.0190 0.0080 1.51448  1.06234  2.57682           1       100                    | 
|    overflow_reg/D              DFF_X1        Fall  0.3630 0.0000 0.0080          1.06234                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to overflow_reg/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    overflow_reg/CK             DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0070 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.3630        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1480        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[11]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[10] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[11] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[10]/CK DFFR_X1   Rise  0.0640 0.0030 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[10]/Q  DFFR_X1   Rise  0.1790 0.1150 0.0120 1.1988   1.76895  2.96775           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_83/A2              AND2_X1   Rise  0.1790 0.0000 0.0120          0.97463                                                   | 
|    unsigned_seq_multiplier_dut/i_1_83/ZN              AND2_X1   Rise  0.2210 0.0420 0.0160 0.673896 4.63063  5.30453           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[10]              Rise  0.2210 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_92/A2            NAND2_X1  Rise  0.2210 0.0000 0.0160          1.6642                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_92/ZN            NAND2_X1  Fall  0.2410 0.0200 0.0100 0.432903 3.1132   3.54611           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_90/A2            NOR2_X1   Fall  0.2410 0.0000 0.0100          1.56385                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_90/ZN            NOR2_X1   Rise  0.2690 0.0280 0.0150 0.249732 1.44661  1.69634           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_89/A2            NOR4_X1   Rise  0.2690 0.0000 0.0150          1.67413                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_89/ZN            NOR4_X1   Fall  0.2890 0.0200 0.0100 1.26153  5.18077  6.4423            3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_32/A             XOR2_X1   Fall  0.2890 0.0000 0.0100          2.18123                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_32/Z             XOR2_X1   Rise  0.3150 0.0260 0.0180 0.546836 1.05273  1.59957           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[12]             Rise  0.3150 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[11]/D  DFFR_X1   Rise  0.3150 0.0000 0.0180          1.12828                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0630 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0660 0.0030 0.0420                      0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1330 0.0670 0.0310             5.31013  6.83624  12.1464           7       100      F    K        | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[11]/CK      DFFR_X1   Rise  0.1350 0.0020 0.0310    0.0020            0.976605                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1350 0.1350 | 
| library hold check                        |  0.0180 0.1530 | 
| data required time                        |  0.1530        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.1530        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1640        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[7]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[6] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[7] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                  Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                         Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                       CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                       CLKBUF_X3 Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0           Rise  0.0610  0.0000                                                                                       | 
| Data Path:                                                                                                                                                                | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[6]/CK DFFR_X1   Rise  0.0620  0.0010 0.0400                      0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[6]/Q  DFFR_X1   Rise  0.1760  0.1140 0.0120             0.756619 1.76895  2.52557           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_79/A2             AND2_X1   Rise  0.1760  0.0000 0.0120                      0.97463                                                   | 
|    unsigned_seq_multiplier_dut/i_1_79/ZN             AND2_X1   Rise  0.2180  0.0420 0.0160             0.527692 4.63063  5.15832           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[6]              Rise  0.2180  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/i_4/i_106/A2          NAND2_X1  Rise  0.2180  0.0000 0.0160                      1.6642                                                    | 
|    unsigned_seq_multiplier_dut/i_4/i_106/ZN          NAND2_X1  Fall  0.2390  0.0210 0.0110             0.986272 3.1132   4.09948           2       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_104/A2          NOR2_X1   Fall  0.2390  0.0000 0.0110                      1.56385                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_104/ZN          NOR2_X1   Rise  0.2700  0.0310 0.0170             0.637502 1.44661  2.08411           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_103/A2          NOR4_X1   Rise  0.2680 -0.0020 0.0170    -0.0020           1.67413                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_103/ZN          NOR4_X1   Fall  0.2900  0.0220 0.0110             2.29366  5.1254   7.41905           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_20/A            XNOR2_X1  Fall  0.2900  0.0000 0.0110                      2.12585                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_20/ZN           XNOR2_X1  Rise  0.3160  0.0260 0.0120             0.395027 1.05273  1.44776           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[8]             Rise  0.3160  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[7]/D  DFFR_X1   Rise  0.3160  0.0000 0.0120                      1.12828                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0630 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0660 0.0030 0.0420                      0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1330 0.0670 0.0310             5.31013  6.83624  12.1464           7       100      F    K        | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[7]/CK       DFFR_X1   Rise  0.1350 0.0020 0.0310    0.0020            0.976605                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1350 0.1350 | 
| library hold check                        |  0.0170 0.1520 | 
| data required time                        |  0.1520        | 
|                                           |                | 
| data arrival time                         |  0.3160        | 
| data required time                        | -0.1520        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1660        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[21]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[22] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[21] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000  0.0000 0.0000             0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000  0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610  0.0610 0.0400             22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610  0.0000                                                                                       | 
| Data Path:                                                                                                                                                                 | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[22]/CK DFFR_X1   Rise  0.0620  0.0010 0.0400                      0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[22]/Q  DFFR_X1   Fall  0.1580  0.0960 0.0060             0.258611 0.894119 1.15273           1       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_95/A2              AND2_X1   Fall  0.1580  0.0000 0.0060                      0.894119                                                  | 
|    unsigned_seq_multiplier_dut/i_1_95/ZN              AND2_X1   Fall  0.1930  0.0350 0.0090             0.738653 4.34638  5.08503           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[22]              Fall  0.1930  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/i_4/i_63/B2            AOI21_X1  Fall  0.1930  0.0000 0.0090                      1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_63/ZN            AOI21_X1  Rise  0.2290  0.0360 0.0190             0.551649 2.18123  2.73288           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_60/A             XOR2_X1   Rise  0.2270 -0.0020 0.0190    -0.0020           2.23214                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_60/Z             XOR2_X1   Fall  0.2430  0.0160 0.0070             0.355977 1.05273  1.40871           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[22]             Fall  0.2430  0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[21]/D  DFFR_X1   Fall  0.2430  0.0000 0.0070                      1.05273                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[21]/CK DFFR_X1   Rise  0.0640 0.0010 0.0420          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0640 0.0640 | 
| library hold check                        |  0.0110 0.0750 | 
| data required time                        |  0.0750        | 
|                                           |                | 
| data arrival time                         |  0.2430        | 
| data required time                        | -0.0750        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1700        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[3]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[4] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[3] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400          0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290 5.31013  6.16488  11.475            7       100      F    K        | 
| Data Path:                                                                                                                                                          | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[4]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[4]/Q        DFFR_X1   Fall  0.2240  0.0960 0.0080 0.680494 1.76895  2.44944           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_77/A2                   AND2_X1   Fall  0.2240  0.0000 0.0080          0.894119                                                  | 
|    unsigned_seq_multiplier_dut/i_1_77/ZN                   AND2_X1   Fall  0.2620  0.0380 0.0110 1.62488  4.62445  6.24933           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[4]                    Fall  0.2620  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_18/B2                 OAI21_X1  Fall  0.2620  0.0000 0.0110          1.55833                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_18/ZN                 OAI21_X1  Rise  0.2990  0.0370 0.0130 0.287108 2.36355  2.65066           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_8/B                   XOR2_X1   Rise  0.2990  0.0000 0.0130          2.36355                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_8/Z                   XOR2_X1   Fall  0.3140  0.0150 0.0070 0.254299 1.05273  1.30703           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[4]                   Fall  0.3140  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[3]/D        DFFR_X1   Fall  0.3140  0.0000 0.0070          1.05273                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0630 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0660 0.0030 0.0420                      0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1330 0.0670 0.0310             5.31013  6.83624  12.1464           7       100      F    K        | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[3]/CK       DFFR_X1   Rise  0.1360 0.0030 0.0310    0.0020            0.976605                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1360 0.1360 | 
| library hold check                        |  0.0090 0.1450 | 
| data required time                        |  0.1450        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.1450        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1710        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[2]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[3] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[2] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400          0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290 5.31013  6.16488  11.475            7       100      F    K        | 
| Data Path:                                                                                                                                                          | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[3]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[3]/Q        DFFR_X1   Fall  0.2250  0.0970 0.0080 1.39745  1.76895  3.1664            2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_76/A2                   AND2_X1   Fall  0.2250  0.0000 0.0080          0.894119                                                  | 
|    unsigned_seq_multiplier_dut/i_1_76/ZN                   AND2_X1   Fall  0.2620  0.0370 0.0100 0.852789 4.82218  5.67496           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[3]                    Fall  0.2620  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_7/B                   XOR2_X1   Fall  0.2620  0.0000 0.0100          2.41145                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_7/Z                   XOR2_X1   Rise  0.2980  0.0360 0.0230 0.145859 2.36355  2.50941           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_6/B                   XOR2_X1   Rise  0.2980  0.0000 0.0230          2.36355                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_6/Z                   XOR2_X1   Fall  0.3150  0.0170 0.0080 0.418646 1.05273  1.47138           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[3]                   Fall  0.3150  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[2]/D        DFFR_X1   Fall  0.3150  0.0000 0.0080          1.05273                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0630 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0660 0.0030 0.0420                      0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1330 0.0670 0.0310             5.31013  6.83624  12.1464           7       100      F    K        | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[2]/CK       DFFR_X1   Rise  0.1350 0.0020 0.0310    0.0020            0.976605                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1350 0.1350 | 
| library hold check                        |  0.0090 0.1440 | 
| data required time                        |  0.1440        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.1440        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1730        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[20]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[21] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[20] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[21]/CK DFFR_X1   Rise  0.0620 0.0010 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[21]/Q  DFFR_X1   Fall  0.1600 0.0980 0.0070 0.364149 1.76895  2.1331            2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_94/A2              AND2_X1   Fall  0.1600 0.0000 0.0070          0.894119                                                  | 
|    unsigned_seq_multiplier_dut/i_1_94/ZN              AND2_X1   Fall  0.1970 0.0370 0.0100 1.45729  4.61893  6.07621           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[21]              Fall  0.1970 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_59/B2            OAI21_X1  Fall  0.1970 0.0000 0.0100          1.55833                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_59/ZN            OAI21_X1  Rise  0.2330 0.0360 0.0130 0.278117 2.12585  2.40397           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_57/A             XNOR2_X1  Rise  0.2330 0.0000 0.0130          2.23275                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_57/ZN            XNOR2_X1  Fall  0.2470 0.0140 0.0080 0.306965 1.05273  1.3597            1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[21]             Fall  0.2470 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[20]/D  DFFR_X1   Fall  0.2470 0.0000 0.0080          1.05273                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[20]/CK DFFR_X1   Rise  0.0640 0.0010 0.0420          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0640 0.0640 | 
| library hold check                        |  0.0110 0.0750 | 
| data required time                        |  0.0750        | 
|                                           |                | 
| data arrival time                         |  0.2470        | 
| data required time                        | -0.0750        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1740        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[17]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[18] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[17] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[18]/CK DFFR_X1   Rise  0.0630 0.0020 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[18]/Q  DFFR_X1   Fall  0.1620 0.0990 0.0080 0.787453 1.76895  2.5564            2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_91/A2              AND2_X1   Fall  0.1620 0.0000 0.0080          0.894119                                                  | 
|    unsigned_seq_multiplier_dut/i_1_91/ZN              AND2_X1   Fall  0.1990 0.0370 0.0100 0.705288 4.61107  5.31636           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[18]              Fall  0.1990 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_48/B2            OAI21_X1  Fall  0.1990 0.0000 0.0100          1.55833                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_48/ZN            OAI21_X1  Rise  0.2340 0.0350 0.0130 0.236892 2.12585  2.36275           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_46/A             XNOR2_X1  Rise  0.2340 0.0000 0.0130          2.23275                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_46/ZN            XNOR2_X1  Fall  0.2480 0.0140 0.0070 0.23042  1.05273  1.28315           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[18]             Fall  0.2480 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[17]/D  DFFR_X1   Fall  0.2480 0.0000 0.0070          1.05273                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[17]/CK DFFR_X1   Rise  0.0650 0.0020 0.0420          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0650 0.0650 | 
| library hold check                        |  0.0110 0.0760 | 
| data required time                        |  0.0760        | 
|                                           |                | 
| data arrival time                         |  0.2480        | 
| data required time                        | -0.0760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1740        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[1]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[2] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[1] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000  0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000  0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0610  0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0610  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0640  0.0030 0.0400          0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1290  0.0650 0.0290 5.31013  6.16488  11.475            7       100      F    K        | 
| Data Path:                                                                                                                                                          | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[2]/CK       DFFR_X1   Rise  0.1280 -0.0010 0.0290          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[2]/Q        DFFR_X1   Fall  0.2250  0.0970 0.0080 1.20934  1.76895  2.97829           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_75/A2                   AND2_X1   Fall  0.2250  0.0000 0.0080          0.894119                                                  | 
|    unsigned_seq_multiplier_dut/i_1_75/ZN                   AND2_X1   Fall  0.2620  0.0370 0.0100 0.778259 4.61893  5.39719           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[2]                    Fall  0.2620  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_5/B2                  OAI21_X1  Fall  0.2620  0.0000 0.0100          1.55833                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_5/ZN                  OAI21_X1  Rise  0.3000  0.0380 0.0140 0.490255 2.36817  2.85842           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_4/B                   XNOR2_X1  Rise  0.3000  0.0000 0.0140          2.57361                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_4/ZN                  XNOR2_X1  Fall  0.3170  0.0170 0.0080 0.491813 1.05273  1.54454           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[2]                   Fall  0.3170  0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[1]/D        DFFR_X1   Fall  0.3170  0.0000 0.0080          1.05273                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                        Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                               Rise  0.0000 0.0000 0.0000             0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                             CLKBUF_X3 Rise  0.0000 0.0000 0.0000                      1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                             CLKBUF_X3 Rise  0.0630 0.0630 0.0420             22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_1                 Rise  0.0630 0.0000                                                                                       | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/A CLKBUF_X1 Rise  0.0660 0.0030 0.0420                      0.77983                                     F             | 
|    unsigned_seq_multiplier_dut/CTS_L2_tid1__c2_tid1__c52/Z CLKBUF_X1 Rise  0.1330 0.0670 0.0310             5.31013  6.83624  12.1464           7       100      F    K        | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[1]/CK       DFFR_X1   Rise  0.1350 0.0020 0.0310    0.0020            0.976605                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1350 0.1350 | 
| library hold check                        |  0.0090 0.1440 | 
| data required time                        |  0.1440        | 
|                                           |                | 
| data arrival time                         |  0.3170        | 
| data required time                        | -0.1440        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1750        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[29]/D 
  
 Path Start Point : a_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0620 0.0010 0.0400          7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0920 0.0300 0.0060 2.20252  1.24879  3.4513            1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1910 0.0990 0.0960 54.1131  54.8122  108.925           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    a_reg[29]/CK                DFF_X1        Rise  0.2160 0.0250 0.0960          0.949653                                    F             | 
|    a_reg[29]/Q                 DFF_X1        Rise  0.3290 0.1130 0.0160 0.864854 4.84616  5.71101           2       100      F             | 
|    i_0_0_5/B                   FA_X1         Rise  0.3290 0.0000 0.0160          3.47199                                                   | 
|    i_0_0_5/S                   FA_X1         Rise  0.3670 0.0380 0.0080 0.112925 0.874832 0.987757          1       100                    | 
|    i_0_0_41/A1                 AND2_X1       Rise  0.3670 0.0000 0.0080          0.918145                                                  | 
|    i_0_0_41/ZN                 AND2_X1       Rise  0.3960 0.0290 0.0080 0.36581  1.06234  1.42815           1       100                    | 
|    c_out_reg[29]/D             DFF_X1        Rise  0.3960 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[29]/CK            DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0130 0.2230 | 
| data required time                        |  0.2230        | 
|                                           |                | 
| data arrival time                         |  0.3960        | 
| data required time                        | -0.2230        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1750        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[28]/D 
  
 Path Start Point : a_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0620 0.0010 0.0400          7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0920 0.0300 0.0060 2.20252  1.24879  3.4513            1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1910 0.0990 0.0960 54.1131  54.8122  108.925           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    a_reg[28]/CK                DFF_X1        Rise  0.2150 0.0240 0.0960          0.949653                                    F             | 
|    a_reg[28]/Q                 DFF_X1        Rise  0.3280 0.1130 0.0160 0.892172 4.88947  5.78164           2       100      F             | 
|    i_0_0_4/B                   FA_X1         Rise  0.3280 0.0000 0.0160          3.47199                                                   | 
|    i_0_0_4/S                   FA_X1         Rise  0.3670 0.0390 0.0080 0.342212 0.874832 1.21704           1       100                    | 
|    i_0_0_40/A1                 AND2_X1       Rise  0.3670 0.0000 0.0080          0.918145                                                  | 
|    i_0_0_40/ZN                 AND2_X1       Rise  0.3960 0.0290 0.0080 0.325908 1.06234  1.38825           1       100                    | 
|    c_out_reg[28]/D             DFF_X1        Rise  0.3960 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[28]/CK            DFF_X1        Rise  0.2100 0.0040 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2100 0.2100 | 
| library hold check                        |  0.0130 0.2230 | 
| data required time                        |  0.2230        | 
|                                           |                | 
| data arrival time                         |  0.3960        | 
| data required time                        | -0.2230        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1750        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[24]/D 
  
 Path Start Point : a_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0620 0.0010 0.0400          7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0920 0.0300 0.0060 2.20252  1.24879  3.4513            1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1910 0.0990 0.0960 54.1131  54.8122  108.925           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    a_reg[24]/CK                DFF_X1        Rise  0.2160 0.0250 0.0960          0.949653                                    F             | 
|    a_reg[24]/Q                 DFF_X1        Rise  0.3280 0.1120 0.0160 0.516773 4.88947  5.40624           2       100      F             | 
|    i_0_0_0/B                   FA_X1         Rise  0.3280 0.0000 0.0160          3.47199                                                   | 
|    i_0_0_0/S                   FA_X1         Rise  0.3670 0.0390 0.0090 0.616504 0.874832 1.49134           1       100                    | 
|    i_0_0_36/A1                 AND2_X1       Rise  0.3670 0.0000 0.0090          0.918145                                                  | 
|    i_0_0_36/ZN                 AND2_X1       Rise  0.3970 0.0300 0.0080 0.549621 1.06234  1.61196           1       100                    | 
|    c_out_reg[24]/D             DFF_X1        Rise  0.3970 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[24]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0130 0.2240 | 
| data required time                        |  0.2240        | 
|                                           |                | 
| data arrival time                         |  0.3970        | 
| data required time                        | -0.2240        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1750        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[26]/D 
  
 Path Start Point : a_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0620 0.0010 0.0400          7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0920 0.0300 0.0060 2.20252  1.24879  3.4513            1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1910 0.0990 0.0960 54.1131  54.8122  108.925           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    a_reg[26]/CK                DFF_X1        Rise  0.2160 0.0250 0.0960          0.949653                                    F             | 
|    a_reg[26]/Q                 DFF_X1        Rise  0.3290 0.1130 0.0160 0.997093 4.74304  5.74013           2       100      F             | 
|    i_0_0_2/B                   FA_X1         Rise  0.3290 0.0000 0.0160          3.47199                                                   | 
|    i_0_0_2/S                   FA_X1         Rise  0.3680 0.0390 0.0090 0.616056 0.874832 1.49089           1       100                    | 
|    i_0_0_38/A1                 AND2_X1       Rise  0.3680 0.0000 0.0090          0.918145                                                  | 
|    i_0_0_38/ZN                 AND2_X1       Rise  0.3970 0.0290 0.0080 0.272059 1.06234  1.3344            1       100                    | 
|    c_out_reg[26]/D             DFF_X1        Rise  0.3970 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[26]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0130 0.2240 | 
| data required time                        |  0.2240        | 
|                                           |                | 
| data arrival time                         |  0.3970        | 
| data required time                        | -0.2240        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1750        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[18]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[19] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[18] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0610 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[19]/CK DFFR_X1   Rise  0.0620 0.0010 0.0400          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[19]/Q  DFFR_X1   Fall  0.1610 0.0990 0.0080 0.814392 1.76895  2.58334           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_92/A2              AND2_X1   Fall  0.1610 0.0000 0.0080          0.894119                                                  | 
|    unsigned_seq_multiplier_dut/i_1_92/ZN              AND2_X1   Fall  0.1980 0.0370 0.0100 0.838571 4.52525  5.36382           3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[19]              Fall  0.1980 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_55/B2            AOI21_X1  Fall  0.1980 0.0000 0.0100          1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_55/ZN            AOI21_X1  Rise  0.2330 0.0350 0.0180 0.229721 2.18123  2.41095           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_49/A             XOR2_X1   Rise  0.2330 0.0000 0.0180          2.23214                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_49/Z             XOR2_X1   Fall  0.2500 0.0170 0.0080 0.749211 1.05273  1.80194           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[19]             Fall  0.2500 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[18]/D  DFFR_X1   Fall  0.2500 0.0000 0.0080          1.05273                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    unsigned_seq_multiplier_dut/CTSclk_CTS_1_PP_2PP_0            Rise  0.0630 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[18]/CK DFFR_X1   Rise  0.0650 0.0020 0.0420          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.0650 0.0650 | 
| library hold check                        |  0.0110 0.0760 | 
| data required time                        |  0.0760        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.0760        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1760        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[25]/D 
  
 Path Start Point : a_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0620 0.0010 0.0400          7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0920 0.0300 0.0060 2.20252  1.24879  3.4513            1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1910 0.0990 0.0960 54.1131  54.8122  108.925           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    a_reg[25]/CK                DFF_X1        Rise  0.2150 0.0240 0.0960          0.949653                                    F             | 
|    a_reg[25]/Q                 DFF_X1        Rise  0.3290 0.1140 0.0180 1.53019  4.84616  6.37635           2       100      F             | 
|    i_0_0_1/B                   FA_X1         Rise  0.3290 0.0000 0.0180          3.47199                                                   | 
|    i_0_0_1/S                   FA_X1         Rise  0.3680 0.0390 0.0080 0.164474 0.874832 1.03931           1       100                    | 
|    i_0_0_37/A1                 AND2_X1       Rise  0.3680 0.0000 0.0080          0.918145                                                  | 
|    i_0_0_37/ZN                 AND2_X1       Rise  0.3980 0.0300 0.0080 0.610225 1.06234  1.67257           1       100                    | 
|    c_out_reg[25]/D             DFF_X1        Rise  0.3980 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[25]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0130 0.2240 | 
| data required time                        |  0.2240        | 
|                                           |                | 
| data arrival time                         |  0.3980        | 
| data required time                        | -0.2240        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1760        | 
--------------------------------------------------------------


 Timing Path to c_out_reg[27]/D 
  
 Path Start Point : a_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : c_out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    clk_gate_b_reg__1/CK        CLKGATETST_X8 Rise  0.0620 0.0010 0.0400          7.95918                                     FA            | 
|    clk_gate_b_reg__1/GCK       CLKGATETST_X8 Rise  0.0920 0.0300 0.0060 2.20252  1.24879  3.4513            1       100      FA   K        | 
|    CTS_L3_c_tid1_5/A           CLKBUF_X3     Rise  0.0920 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_5/Z           CLKBUF_X3     Rise  0.1910 0.0990 0.0960 54.1131  54.8122  108.925           64      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    a_reg[27]/CK                DFF_X1        Rise  0.2140 0.0230 0.0960          0.949653                                    F             | 
|    a_reg[27]/Q                 DFF_X1        Rise  0.3290 0.1150 0.0180 1.78943  4.95378  6.74321           2       100      F             | 
|    i_0_0_3/B                   FA_X1         Rise  0.3290 0.0000 0.0180          3.47199                                                   | 
|    i_0_0_3/S                   FA_X1         Rise  0.3690 0.0400 0.0090 0.543864 0.874832 1.4187            1       100                    | 
|    i_0_0_39/A1                 AND2_X1       Rise  0.3690 0.0000 0.0090          0.918145                                                  | 
|    i_0_0_39/ZN                 AND2_X1       Rise  0.3980 0.0290 0.0080 0.404091 1.06234  1.46643           1       100                    | 
|    c_out_reg[27]/D             DFF_X1        Rise  0.3980 0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z CLKBUF_X3     Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A CLKBUF_X1     Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z CLKBUF_X1     Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    clk_gate_overflow_reg/CK    CLKGATETST_X8 Rise  0.1560 0.0020 0.0530          7.95918                                     FA            | 
|    clk_gate_overflow_reg/GCK   CLKGATETST_X8 Rise  0.2060 0.0500 0.0230 28.1635  31.3386  59.5021           33      100      FA   K        | 
|    c_out_reg[27]/CK            DFF_X1        Rise  0.2110 0.0050 0.0230          0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2110 0.2110 | 
| library hold check                        |  0.0130 0.2240 | 
| data required time                        |  0.2240        | 
|                                           |                | 
| data arrival time                         |  0.3980        | 
| data required time                        | -0.2240        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.1760        | 
--------------------------------------------------------------


 Timing Path to unsigned_seq_multiplier_dut/Accumulator_reg[12]/D 
  
 Path Start Point : unsigned_seq_multiplier_dut/Accumulator_reg[13] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : unsigned_seq_multiplier_dut/Accumulator_reg[12] (DFFR_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.24879  1.37822           1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0610 0.0610 0.0400 22.5802  24.0289  46.6092           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                        CLKBUF_X1 Rise  0.0630 0.0020 0.0400          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                        CLKBUF_X1 Rise  0.1470 0.0840 0.0490 4.71741  15.0091  19.7265           10      100      F    K        | 
|    unsigned_seq_multiplier_dut/clk_CTS_1_PP_2                   Rise  0.1470 0.0000                                                                           | 
| Data Path:                                                                                                                                                    | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[13]/CK DFFR_X1   Rise  0.1490 0.0020 0.0490          0.976605                                    F             | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[13]/Q  DFFR_X1   Fall  0.2500 0.1010 0.0080 1.22364  1.76895  2.99259           2       100      F             | 
|    unsigned_seq_multiplier_dut/i_1_86/A2              AND2_X1   Fall  0.2500 0.0000 0.0080          0.894119                                                  | 
|    unsigned_seq_multiplier_dut/i_1_86/ZN              AND2_X1   Fall  0.2860 0.0360 0.0090 0.517548 4.47605  4.9936            3       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator[13]              Fall  0.2860 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/i_4/i_38/B2            AOI21_X1  Fall  0.2860 0.0000 0.0090          1.40993                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_38/ZN            AOI21_X1  Rise  0.3220 0.0360 0.0190 0.289502 2.36355  2.65305           1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/i_33/B             XOR2_X1   Rise  0.3220 0.0000 0.0190          2.36355                                                   | 
|    unsigned_seq_multiplier_dut/i_4/i_33/Z             XOR2_X1   Fall  0.3380 0.0160 0.0070 0.271568 1.05273  1.3243            1       100                    | 
|    unsigned_seq_multiplier_dut/i_4/Accumulator1[13]             Fall  0.3380 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[12]/D  DFFR_X1   Fall  0.3380 0.0000 0.0070          1.05273                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to unsigned_seq_multiplier_dut/Accumulator_reg[12]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                                   Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                          Rise  0.0000 0.0000 0.0000 0.129434 1.42116  1.5506            1       100      c    K        | 
|    CTS_L1_tid1__c1_tid1__c89/A                        CLKBUF_X3 Rise  0.0000 0.0000 0.0000          1.42116                                     F             | 
|    CTS_L1_tid1__c1_tid1__c89/Z                        CLKBUF_X3 Rise  0.0630 0.0630 0.0420 22.5802  26.6267  49.2069           17      100      F    K        | 
|    CTS_L2_tid1__c3_tid1__c88/A                        CLKBUF_X1 Rise  0.0660 0.0030 0.0420          0.77983                                     F             | 
|    CTS_L2_tid1__c3_tid1__c88/Z                        CLKBUF_X1 Rise  0.1540 0.0880 0.0530 4.71741  16.6139  21.3313           10      100      F    K        | 
|    unsigned_seq_multiplier_dut/clk_CTS_1_PP_2                   Rise  0.1540 0.0000                                                                           | 
|    unsigned_seq_multiplier_dut/Accumulator_reg[12]/CK DFFR_X1   Rise  0.1560 0.0020 0.0530          0.976605                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1560 0.1560 | 
| library hold check                        |  0.0120 0.1680 | 
| data required time                        |  0.1680        | 
|                                           |                | 
| data arrival time                         |  0.3380        | 
| data required time                        | -0.1680        | 
| pessimism                                 |  0.0070        | 
|                                           |                | 
| slack                                     |  0.1770        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 395M, CVMEM - 1789M, PVMEM - 2637M)
