
mcp794xx_rtc_atmega4808.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004c  00802800  00006110  000061c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00004b88  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001588  00008b88  00004b88  00004c3c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .bss          00000143  0080284c  0080284c  00006210  2**0
                  ALLOC
  4 .comment      0000005c  00000000  00000000  00006210  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000626c  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000007a0  00000000  00000000  000062b0  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000cfce  00000000  00000000  00006a50  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003798  00000000  00000000  00013a1e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00004a37  00000000  00000000  000171b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00001b8c  00000000  00000000  0001bbf0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000042f6  00000000  00000000  0001d77c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000988b  00000000  00000000  00021a72  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000738  00000000  00000000  0002b2fd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__ctors_end>
       4:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
       8:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
       c:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      10:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      14:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      18:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      1c:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      20:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      24:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      28:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      2c:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      30:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      34:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      38:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      3c:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      40:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      44:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      48:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      4c:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      50:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      54:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      58:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      5c:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      60:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      64:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      68:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      6c:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      70:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      74:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      78:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      7c:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      80:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      84:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      88:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      8c:	0c 94 80 00 	jmp	0x100	; 0x100 <__bad_interrupt>
      90:	7c 01       	movw	r14, r24
      92:	74 01       	movw	r14, r8
      94:	8d 01       	movw	r16, r26
      96:	f8 01       	movw	r30, r16
      98:	6a 02       	muls	r22, r26
      9a:	9b 02       	muls	r25, r27
      9c:	74 01       	movw	r14, r8
      9e:	a1 02       	muls	r26, r17
      a0:	6d 03       	fmul	r22, r21
      a2:	2d 03       	fmul	r18, r21
      a4:	9d 03       	fmulsu	r17, r21
      a6:	a3 03       	fmuls	r18, r19
      a8:	f2 03       	fmuls	r23, r18
      aa:	a7 03       	fmuls	r18, r23
      ac:	2a 04       	cpc	r2, r10
      ae:	4a 04       	cpc	r4, r10
      b0:	74 01       	movw	r14, r8
      b2:	f5 02       	muls	r31, r21
      b4:	3b 02       	muls	r19, r27
      b6:	d3 14       	cp	r13, r3
      b8:	d6 14       	cp	r13, r6
      ba:	e5 14       	cp	r14, r5
      bc:	f7 14       	cp	r15, r7
      be:	fa 14       	cp	r15, r10
      c0:	fd 14       	cp	r15, r13
      c2:	d6 14       	cp	r13, r6
      c4:	e5 14       	cp	r14, r5

000000c6 <__ctors_end>:
      c6:	11 24       	eor	r1, r1
      c8:	1f be       	out	0x3f, r1	; 63
      ca:	cf ef       	ldi	r28, 0xFF	; 255
      cc:	cd bf       	out	0x3d, r28	; 61
      ce:	df e3       	ldi	r29, 0x3F	; 63
      d0:	de bf       	out	0x3e, r29	; 62

000000d2 <__do_copy_data>:
      d2:	18 e2       	ldi	r17, 0x28	; 40
      d4:	a0 e0       	ldi	r26, 0x00	; 0
      d6:	b8 e2       	ldi	r27, 0x28	; 40
      d8:	e0 e1       	ldi	r30, 0x10	; 16
      da:	f1 e6       	ldi	r31, 0x61	; 97
      dc:	02 c0       	rjmp	.+4      	; 0xe2 <__do_copy_data+0x10>
      de:	05 90       	lpm	r0, Z+
      e0:	0d 92       	st	X+, r0
      e2:	ac 34       	cpi	r26, 0x4C	; 76
      e4:	b1 07       	cpc	r27, r17
      e6:	d9 f7       	brne	.-10     	; 0xde <__do_copy_data+0xc>

000000e8 <__do_clear_bss>:
      e8:	29 e2       	ldi	r18, 0x29	; 41
      ea:	ac e4       	ldi	r26, 0x4C	; 76
      ec:	b8 e2       	ldi	r27, 0x28	; 40
      ee:	01 c0       	rjmp	.+2      	; 0xf2 <.do_clear_bss_start>

000000f0 <.do_clear_bss_loop>:
      f0:	1d 92       	st	X+, r1

000000f2 <.do_clear_bss_start>:
      f2:	af 38       	cpi	r26, 0x8F	; 143
      f4:	b2 07       	cpc	r27, r18
      f6:	e1 f7       	brne	.-8      	; 0xf0 <.do_clear_bss_loop>
      f8:	0e 94 84 00 	call	0x108	; 0x108 <main>
      fc:	0c 94 c2 25 	jmp	0x4b84	; 0x4b84 <_exit>

00000100 <__bad_interrupt>:
     100:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000104 <atmel_start_init>:
/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
	system_init();
     104:	0c 94 bc 1b 	jmp	0x3778	; 0x3778 <system_init>

00000108 <main>:
mcp794xx_irq_callback_t mcp794x_irq_cb = mcp794xx_basic_irq_handler;	/**< define a callback function for external interrupt */

int main(void)
{
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
     108:	0e 94 82 00 	call	0x104	; 0x104 <atmel_start_init>
	
	err = mcp794xx_basic_initialize(MCP79412_VARIANT);
     10c:	87 e0       	ldi	r24, 0x07	; 7
     10e:	0e 94 e4 18 	call	0x31c8	; 0x31c8 <mcp794xx_basic_initialize>
	if(err)
     112:	88 23       	and	r24, r24
     114:	61 f0       	breq	.+24     	; 0x12e <main+0x26>
	{
		mcp794xx_interface_debug_print("initialize failed error: %d\n",err);
     116:	1f 92       	push	r1
     118:	8f 93       	push	r24
     11a:	88 e8       	ldi	r24, 0x88	; 136
     11c:	9b e8       	ldi	r25, 0x8B	; 139
     11e:	9f 93       	push	r25
     120:	8f 93       	push	r24
     122:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
     126:	0f 90       	pop	r0
     128:	0f 90       	pop	r0
     12a:	0f 90       	pop	r0
     12c:	0f 90       	pop	r0
	}
	
	err = mcp794xx_info(&mcp794xx_handler);
     12e:	8c e4       	ldi	r24, 0x4C	; 76
     130:	98 e2       	ldi	r25, 0x28	; 40
     132:	0e 94 88 18 	call	0x3110	; 0x3110 <mcp794xx_info>
	
	mcp794xx_interface_debug_print("Chip name :\t%s\n\r", mcp794xx_handler.info.chip_name);
     136:	80 e6       	ldi	r24, 0x60	; 96
     138:	98 e2       	ldi	r25, 0x28	; 40
     13a:	9f 93       	push	r25
     13c:	8f 93       	push	r24
     13e:	85 ea       	ldi	r24, 0xA5	; 165
     140:	9b e8       	ldi	r25, 0x8B	; 139
     142:	9f 93       	push	r25
     144:	8f 93       	push	r24
     146:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
	mcp794xx_interface_debug_print("Manufacturer: \t%s\n\r",  mcp794xx_handler.info.manufacturer_name);
     14a:	8a e6       	ldi	r24, 0x6A	; 106
     14c:	98 e2       	ldi	r25, 0x28	; 40
     14e:	9f 93       	push	r25
     150:	8f 93       	push	r24
     152:	86 eb       	ldi	r24, 0xB6	; 182
     154:	9b e8       	ldi	r25, 0x8B	; 139
     156:	9f 93       	push	r25
     158:	8f 93       	push	r24
     15a:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>

	mcp794xx_interface_debug_print("Interface: \t%s\n\r",  mcp794xx_handler.info.interface);
     15e:	83 e8       	ldi	r24, 0x83	; 131
     160:	98 e2       	ldi	r25, 0x28	; 40
     162:	9f 93       	push	r25
     164:	8f 93       	push	r24
     166:	8a ec       	ldi	r24, 0xCA	; 202
     168:	9b e8       	ldi	r25, 0x8B	; 139
     16a:	9f 93       	push	r25
     16c:	8f 93       	push	r24
     16e:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
	mcp794xx_interface_debug_print("Supply voltage max : \t%0.2fV\n\r",  mcp794xx_handler.info.supply_voltage_max_v);
     172:	80 91 8f 28 	lds	r24, 0x288F	; 0x80288f <__data_end+0x43>
     176:	8f 93       	push	r24
     178:	80 91 8e 28 	lds	r24, 0x288E	; 0x80288e <__data_end+0x42>
     17c:	8f 93       	push	r24
     17e:	80 91 8d 28 	lds	r24, 0x288D	; 0x80288d <__data_end+0x41>
     182:	8f 93       	push	r24
     184:	80 91 8c 28 	lds	r24, 0x288C	; 0x80288c <__data_end+0x40>
     188:	8f 93       	push	r24
     18a:	8b ed       	ldi	r24, 0xDB	; 219
     18c:	9b e8       	ldi	r25, 0x8B	; 139
     18e:	9f 93       	push	r25
     190:	8f 93       	push	r24
     192:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
	mcp794xx_interface_debug_print("Supply voltage min: \t%0.2fV\n\r",  mcp794xx_handler.info.supply_voltage_min_v);
     196:	80 91 8b 28 	lds	r24, 0x288B	; 0x80288b <__data_end+0x3f>
     19a:	8f 93       	push	r24
     19c:	80 91 8a 28 	lds	r24, 0x288A	; 0x80288a <__data_end+0x3e>
     1a0:	8f 93       	push	r24
     1a2:	80 91 89 28 	lds	r24, 0x2889	; 0x802889 <__data_end+0x3d>
     1a6:	8f 93       	push	r24
     1a8:	80 91 88 28 	lds	r24, 0x2888	; 0x802888 <__data_end+0x3c>
     1ac:	8f 93       	push	r24
     1ae:	8a ef       	ldi	r24, 0xFA	; 250
     1b0:	9b e8       	ldi	r25, 0x8B	; 139
     1b2:	9f 93       	push	r25
     1b4:	8f 93       	push	r24
     1b6:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
	mcp794xx_interface_debug_print("Maximum current: \t%0.1fmA\n\r",  mcp794xx_handler.info.max_current_ma);
     1ba:	80 91 93 28 	lds	r24, 0x2893	; 0x802893 <__data_end+0x47>
     1be:	8f 93       	push	r24
     1c0:	80 91 92 28 	lds	r24, 0x2892	; 0x802892 <__data_end+0x46>
     1c4:	8f 93       	push	r24
     1c6:	80 91 91 28 	lds	r24, 0x2891	; 0x802891 <__data_end+0x45>
     1ca:	8f 93       	push	r24
     1cc:	80 91 90 28 	lds	r24, 0x2890	; 0x802890 <__data_end+0x44>
     1d0:	8f 93       	push	r24
     1d2:	88 e1       	ldi	r24, 0x18	; 24
     1d4:	9c e8       	ldi	r25, 0x8C	; 140
     1d6:	9f 93       	push	r25
     1d8:	8f 93       	push	r24
     1da:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
	mcp794xx_interface_debug_print("Temperature Max: \t%.1fC\n\r",  mcp794xx_handler.info.temperature_max);
     1de:	80 91 9b 28 	lds	r24, 0x289B	; 0x80289b <__data_end+0x4f>
     1e2:	8f 93       	push	r24
     1e4:	80 91 9a 28 	lds	r24, 0x289A	; 0x80289a <__data_end+0x4e>
     1e8:	8f 93       	push	r24
     1ea:	80 91 99 28 	lds	r24, 0x2899	; 0x802899 <__data_end+0x4d>
     1ee:	8f 93       	push	r24
     1f0:	80 91 98 28 	lds	r24, 0x2898	; 0x802898 <__data_end+0x4c>
     1f4:	8f 93       	push	r24
     1f6:	84 e3       	ldi	r24, 0x34	; 52
     1f8:	9c e8       	ldi	r25, 0x8C	; 140
     1fa:	9f 93       	push	r25
     1fc:	8f 93       	push	r24
     1fe:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
	mcp794xx_interface_debug_print("Temperature Min: \t%.1fC\n\r",  mcp794xx_handler.info.temperature_min);
     202:	8d b7       	in	r24, 0x3d	; 61
     204:	9e b7       	in	r25, 0x3e	; 62
     206:	84 96       	adiw	r24, 0x24	; 36
     208:	8d bf       	out	0x3d, r24	; 61
     20a:	9e bf       	out	0x3e, r25	; 62
     20c:	80 91 97 28 	lds	r24, 0x2897	; 0x802897 <__data_end+0x4b>
     210:	8f 93       	push	r24
     212:	80 91 96 28 	lds	r24, 0x2896	; 0x802896 <__data_end+0x4a>
     216:	8f 93       	push	r24
     218:	80 91 95 28 	lds	r24, 0x2895	; 0x802895 <__data_end+0x49>
     21c:	8f 93       	push	r24
     21e:	80 91 94 28 	lds	r24, 0x2894	; 0x802894 <__data_end+0x48>
     222:	8f 93       	push	r24
     224:	8e e4       	ldi	r24, 0x4E	; 78
     226:	9c e8       	ldi	r25, 0x8C	; 140
     228:	9f 93       	push	r25
     22a:	8f 93       	push	r24
     22c:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
	mcp794xx_interface_debug_print("Driver version: \tV%.1f.%.2d\n\r", ( mcp794xx_handler.info.driver_version / 1000), (uint8_t)( mcp794xx_handler.info.driver_version - (uint8_t)( mcp794xx_handler.info.driver_version / 100)*100));
     230:	c0 90 9e 28 	lds	r12, 0x289E	; 0x80289e <__data_end+0x52>
     234:	d0 90 9f 28 	lds	r13, 0x289F	; 0x80289f <__data_end+0x53>
     238:	e0 90 a0 28 	lds	r14, 0x28A0	; 0x8028a0 <__data_end+0x54>
     23c:	f0 90 a1 28 	lds	r15, 0x28A1	; 0x8028a1 <__data_end+0x55>
     240:	20 e0       	ldi	r18, 0x00	; 0
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	48 ec       	ldi	r20, 0xC8	; 200
     246:	52 e4       	ldi	r21, 0x42	; 66
     248:	c7 01       	movw	r24, r14
     24a:	b6 01       	movw	r22, r12
     24c:	0e 94 d2 1e 	call	0x3da4	; 0x3da4 <__divsf3>
     250:	0e 94 4b 1f 	call	0x3e96	; 0x3e96 <__fixunssfsi>
     254:	94 e6       	ldi	r25, 0x64	; 100
     256:	69 9f       	mul	r22, r25
     258:	b0 01       	movw	r22, r0
     25a:	11 24       	eor	r1, r1
     25c:	07 2e       	mov	r0, r23
     25e:	00 0c       	add	r0, r0
     260:	88 0b       	sbc	r24, r24
     262:	99 0b       	sbc	r25, r25
     264:	0e 94 7c 1f 	call	0x3ef8	; 0x3ef8 <__floatsisf>
     268:	9b 01       	movw	r18, r22
     26a:	ac 01       	movw	r20, r24
     26c:	c7 01       	movw	r24, r14
     26e:	b6 01       	movw	r22, r12
     270:	0e 94 4e 1e 	call	0x3c9c	; 0x3c9c <__subsf3>
     274:	0e 94 4b 1f 	call	0x3e96	; 0x3e96 <__fixunssfsi>
     278:	1f 92       	push	r1
     27a:	6f 93       	push	r22
     27c:	20 e0       	ldi	r18, 0x00	; 0
     27e:	30 e0       	ldi	r19, 0x00	; 0
     280:	4a e7       	ldi	r20, 0x7A	; 122
     282:	54 e4       	ldi	r21, 0x44	; 68
     284:	c7 01       	movw	r24, r14
     286:	b6 01       	movw	r22, r12
     288:	0e 94 d2 1e 	call	0x3da4	; 0x3da4 <__divsf3>
     28c:	9f 93       	push	r25
     28e:	8f 93       	push	r24
     290:	7f 93       	push	r23
     292:	6f 93       	push	r22
     294:	88 e6       	ldi	r24, 0x68	; 104
     296:	9c e8       	ldi	r25, 0x8C	; 140
     298:	9f 93       	push	r25
     29a:	8f 93       	push	r24
     29c:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
     2a0:	8d b7       	in	r24, 0x3d	; 61
     2a2:	9e b7       	in	r25, 0x3e	; 62
     2a4:	0e 96       	adiw	r24, 0x0e	; 14
     2a6:	8d bf       	out	0x3d, r24	; 61
     2a8:	9e bf       	out	0x3e, r25	; 62

			case WRITE_EEPROM:
			{
				pEeprom_data_write = (uint8_t *)calloc(EEPROM_PAGE_SIZE, sizeof(uint8_t));							  /**< allocate a block memory for the eeprom write buffer */
				if(pEeprom_data_write == NULL){
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
     2aa:	c2 e4       	ldi	r28, 0x42	; 66
     2ac:	dd e8       	ldi	r29, 0x8D	; 141
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
				}

				mcp794xx_basic_eeprom_read_byte(EEPROM_LOWEST_ADDRESS, (uint8_t *)pEeprom_data_read, EEPROM_PAGE_SIZE);   /**< read the 8 byte starting from address 0x00 */
				for(int index = 0; index < EEPROM_PAGE_SIZE ; index++){
					mcp794xx_interface_debug_print("%.2x ", pEeprom_data_read[index]);
     2ae:	3b e6       	ldi	r19, 0x6B	; 107
     2b0:	23 2e       	mov	r2, r19
     2b2:	3d e8       	ldi	r19, 0x8D	; 141
     2b4:	33 2e       	mov	r3, r19
				}
				mcp794xx_interface_debug_print("\n\r");
     2b6:	0c eb       	ldi	r16, 0xBC	; 188
     2b8:	1c e8       	ldi	r17, 0x8C	; 140
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
				}

				mcp794xx_basic_sram_read_byte(SRAM_FIRST_ADDRESS, (uint8_t *)pSram_data_read, SRAM_MEMORY_SIZE);      /**< read the whole sram memory, starting from first address (0x20) */
				for(int index = 0; index < SRAM_MEMORY_SIZE; index++){
					mcp794xx_interface_debug_print("%.2p ",pSram_data_read[index]);
     2ba:	45 e6       	ldi	r20, 0x65	; 101
     2bc:	44 2e       	mov	r4, r20
     2be:	4d e8       	ldi	r20, 0x8D	; 141
     2c0:	54 2e       	mov	r5, r20
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
				}

				mcp794xx_basic_uid_read((uint8_t*)pUnique_id);                            /**< read device unique identifier */
				for(int index = 0; index < UID_MAX_LENGTH; index++){					  /*< print id */
					mcp794xx_interface_debug_print("%.2x :",pUnique_id[index]);
     2c2:	5e e5       	ldi	r21, 0x5E	; 94
     2c4:	65 2e       	mov	r6, r21
     2c6:	5d e8       	ldi	r21, 0x8D	; 141
     2c8:	75 2e       	mov	r7, r21
			}

			case TEST_EPOCH_TIME:
			{
				mcp794xx_basic_convert_time_to_epoch_unix_time(&now, (uint32_t *)&epoch_time);              /**< convert current time and date to epoch Unix time (local time) */
				mcp794xx_interface_debug_print("time date: %lu\r\n",epoch_time);
     2ca:	66 e0       	ldi	r22, 0x06	; 6
     2cc:	c6 2e       	mov	r12, r22
     2ce:	6d e8       	ldi	r22, 0x8D	; 141
     2d0:	d6 2e       	mov	r13, r22

				  //struct tm *time = localtime((const time_t *)&epoch_time);          						/**< built-in function from time.h library */
				  //mcp794xx_interface_debug_print("epoch m: %d-%d-%d  %02d:%02d:%02d\n\r", time->tm_year + 1900, time->tm_mon + 1, time->tm_mday, time->tm_hour, time->tm_min, time->tm_sec);

				mcp794xx_basic_convert_epoch_to_human_time_format(epoch_time, &epoch_t);                    /**< convert epoch time format to human readable format*/
				mcp794xx_interface_debug_print("current tm: %d-%d-%d  %02d:%02d:%02d, %s\n\r", epoch_t.year, epoch_t.month, epoch_t.date, epoch_t.hour, epoch_t.minute, epoch_t.second, week_days_arr[epoch_t.weekDay]);
     2d2:	77 e1       	ldi	r23, 0x17	; 23
     2d4:	a7 2e       	mov	r10, r23
     2d6:	7d e8       	ldi	r23, 0x8D	; 141
     2d8:	b7 2e       	mov	r11, r23
					pwr_fail_read = true;
					mcp794xx_basic_get_pwr_fail_time_stamp(MCP794XX_PWR_UP_TIME_STAMP, &pwr_fail);           /**< read power fail time stamp */
					mcp794xx_basic_enable_ext_batt_bckup_pwr();											     /**< enable back up power for future power fail event (calling this function will clear power fail time stamp event) */
				}
				/*< print time stamp */
				mcp794xx_interface_debug_print("pwr fail:%.2d:",pwr_fail.hour);
     2da:	e8 ee       	ldi	r30, 0xE8	; 232
     2dc:	8e 2e       	mov	r8, r30
     2de:	ec e8       	ldi	r30, 0x8C	; 140
     2e0:	9e 2e       	mov	r9, r30
	mcp794xx_interface_debug_print("Driver version: \tV%.1f.%.2d\n\r", ( mcp794xx_handler.info.driver_version / 1000), (uint8_t)( mcp794xx_handler.info.driver_version - (uint8_t)( mcp794xx_handler.info.driver_version / 100)*100));

	/* Replace with your application code */
	while (1) {
		
		switch((int)test.state)
     2e2:	80 91 5e 29 	lds	r24, 0x295E	; 0x80295e <test>
     2e6:	90 e0       	ldi	r25, 0x00	; 0
     2e8:	83 31       	cpi	r24, 0x13	; 19
     2ea:	91 05       	cpc	r25, r1
     2ec:	e8 f7       	brcc	.-6      	; 0x2e8 <main+0x1e0>
     2ee:	fc 01       	movw	r30, r24
     2f0:	e8 5b       	subi	r30, 0xB8	; 184
     2f2:	ff 4f       	sbci	r31, 0xFF	; 255
     2f4:	0c 94 1c 21 	jmp	0x4238	; 0x4238 <__tablejump2__>
		{
			case SET_TIME_DATE :
			{
				mcp794xx_basic_set_time_date(&default_time_date);   		 					/**< set rtc time and date manually */
     2f8:	80 e1       	ldi	r24, 0x10	; 16
     2fa:	98 e2       	ldi	r25, 0x28	; 40
     2fc:	0e 94 de 19 	call	0x33bc	; 0x33bc <mcp794xx_basic_set_time_date>

				#ifdef USE_COMPILE_TIME_DATE         											/**< set time and date using compile time and date (if this routine fails use default time and date above )*/
				mcp794xx_basic_get_compile_time_date(__TIME__, __DATE__, &compile_time_date);	/**< read and convert compile time and date to rtc time object */
     300:	4b e7       	ldi	r20, 0x7B	; 123
     302:	59 e2       	ldi	r21, 0x29	; 41
     304:	66 e8       	ldi	r22, 0x86	; 134
     306:	7c e8       	ldi	r23, 0x8C	; 140
     308:	82 e9       	ldi	r24, 0x92	; 146
     30a:	9c e8       	ldi	r25, 0x8C	; 140
     30c:	0e 94 9e 1a 	call	0x353c	; 0x353c <mcp794xx_basic_get_compile_time_date>
				mcp794xx_basic_set_time_date(&compile_time_date);								/**< set time and date */
     310:	8b e7       	ldi	r24, 0x7B	; 123
     312:	99 e2       	ldi	r25, 0x29	; 41
     314:	0e 94 de 19 	call	0x33bc	; 0x33bc <mcp794xx_basic_set_time_date>
     318:	0e c2       	rjmp	.+1052   	; 0x736 <__LOCK_REGION_LENGTH__+0x336>
				break;
			}

			case READ_TIME_AND_DATE:
			{
				mcp794xx_basic_get_current_time_date(&now);				/**< read current time and date */
     31a:	8a e3       	ldi	r24, 0x3A	; 58
     31c:	99 e2       	ldi	r25, 0x29	; 41
     31e:	0e 94 b6 19 	call	0x336c	; 0x336c <mcp794xx_basic_get_current_time_date>

				if(now.second != previous_seconds){                     /**< print time every second */
     322:	80 91 3f 29 	lds	r24, 0x293F	; 0x80293f <now+0x5>
     326:	90 91 44 29 	lds	r25, 0x2944	; 0x802944 <previous_seconds>
     32a:	89 17       	cp	r24, r25
     32c:	d1 f2       	breq	.-76     	; 0x2e2 <main+0x1da>
					previous_seconds = now.second;
     32e:	80 93 44 29 	sts	0x2944, r24	; 0x802944 <previous_seconds>

					/**< print current time and date*/
					mcp794xx_interface_debug_print("Time: %.2d:",now.hour);
     332:	80 91 3d 29 	lds	r24, 0x293D	; 0x80293d <now+0x3>
     336:	1f 92       	push	r1
     338:	8f 93       	push	r24
     33a:	8b e9       	ldi	r24, 0x9B	; 155
     33c:	9c e8       	ldi	r25, 0x8C	; 140
     33e:	9f 93       	push	r25
     340:	8f 93       	push	r24
     342:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
					mcp794xx_interface_debug_print("%.2d:",now.minute);
     346:	80 91 3e 29 	lds	r24, 0x293E	; 0x80293e <now+0x4>
     34a:	1f 92       	push	r1
     34c:	8f 93       	push	r24
     34e:	81 ea       	ldi	r24, 0xA1	; 161
     350:	9c e8       	ldi	r25, 0x8C	; 140
     352:	9f 93       	push	r25
     354:	8f 93       	push	r24
     356:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
					mcp794xx_interface_debug_print("%.2d",now.second);
     35a:	80 91 3f 29 	lds	r24, 0x293F	; 0x80293f <now+0x5>
     35e:	1f 92       	push	r1
     360:	8f 93       	push	r24
     362:	83 eb       	ldi	r24, 0xB3	; 179
     364:	9c e8       	ldi	r25, 0x8C	; 140
     366:	9f 93       	push	r25
     368:	8f 93       	push	r24
     36a:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
					//	  mcp794xx_interface_debug_print(" %s \n\r",am_pm_array[now.am_pm_indicator]);
					mcp794xx_interface_debug_print("\r\ndate: %s",week_days_arr[now.weekDay]);
     36e:	e0 91 41 29 	lds	r30, 0x2941	; 0x802941 <now+0x7>
     372:	f0 e0       	ldi	r31, 0x00	; 0
     374:	ee 0f       	add	r30, r30
     376:	ff 1f       	adc	r31, r31
     378:	e9 5b       	subi	r30, 0xB9	; 185
     37a:	f1 47       	sbci	r31, 0x71	; 113
     37c:	81 81       	ldd	r24, Z+1	; 0x01
     37e:	8f 93       	push	r24
     380:	80 81       	ld	r24, Z
     382:	8f 93       	push	r24
     384:	87 ea       	ldi	r24, 0xA7	; 167
     386:	9c e8       	ldi	r25, 0x8C	; 140
     388:	9f 93       	push	r25
     38a:	8f 93       	push	r24
     38c:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
					mcp794xx_interface_debug_print(" %.2d",now.date);
     390:	80 91 3c 29 	lds	r24, 0x293C	; 0x80293c <now+0x2>
     394:	1f 92       	push	r1
     396:	8f 93       	push	r24
     398:	82 eb       	ldi	r24, 0xB2	; 178
     39a:	9c e8       	ldi	r25, 0x8C	; 140
     39c:	9f 93       	push	r25
     39e:	8f 93       	push	r24
     3a0:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
					mcp794xx_interface_debug_print(" %s",months_array[now.month]);
     3a4:	e0 91 40 29 	lds	r30, 0x2940	; 0x802940 <now+0x6>
     3a8:	f0 e0       	ldi	r31, 0x00	; 0
     3aa:	ee 0f       	add	r30, r30
     3ac:	ff 1f       	adc	r31, r31
     3ae:	e3 5d       	subi	r30, 0xD3	; 211
     3b0:	f1 47       	sbci	r31, 0x71	; 113
     3b2:	81 81       	ldd	r24, Z+1	; 0x01
     3b4:	8f 93       	push	r24
     3b6:	80 81       	ld	r24, Z
     3b8:	8f 93       	push	r24
     3ba:	8e ea       	ldi	r24, 0xAE	; 174
     3bc:	9c e8       	ldi	r25, 0x8C	; 140
     3be:	9f 93       	push	r25
     3c0:	8f 93       	push	r24
     3c2:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
					mcp794xx_interface_debug_print(" %d \n\r",now.year);
     3c6:	80 91 3b 29 	lds	r24, 0x293B	; 0x80293b <now+0x1>
     3ca:	8f 93       	push	r24
     3cc:	80 91 3a 29 	lds	r24, 0x293A	; 0x80293a <now>
     3d0:	8f 93       	push	r24
     3d2:	88 eb       	ldi	r24, 0xB8	; 184
     3d4:	9c e8       	ldi	r25, 0x8C	; 140
     3d6:	9f 93       	push	r25
     3d8:	8f 93       	push	r24
     3da:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
					
					test.state = COUNTDOWN_TIMER;
     3de:	82 e1       	ldi	r24, 0x12	; 18
     3e0:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
     3e4:	8d b7       	in	r24, 0x3d	; 61
     3e6:	9e b7       	in	r25, 0x3e	; 62
     3e8:	4c 96       	adiw	r24, 0x1c	; 28
     3ea:	8d bf       	out	0x3d, r24	; 61
     3ec:	9e bf       	out	0x3e, r25	; 62
     3ee:	79 cf       	rjmp	.-270    	; 0x2e2 <main+0x1da>
				break;
			}

			case TEST_ALARM:
			{
				if(set_alarm_status == false)
     3f0:	80 91 6c 29 	lds	r24, 0x296C	; 0x80296c <set_alarm_status>
     3f4:	81 11       	cpse	r24, r1
     3f6:	22 c0       	rjmp	.+68     	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
				{
					set_alarm_status = true;
     3f8:	81 e0       	ldi	r24, 0x01	; 1
     3fa:	80 93 6c 29 	sts	0x296C, r24	; 0x80296c <set_alarm_status>

					mcp794xx_basic_enable_alarm(MCP794XX_ALARM0, MCP794XX_INT_POLARITY_LOW);								/**< enable alarm 0 and set interrupt output polarity logic low*/
     3fe:	60 e0       	ldi	r22, 0x00	; 0
     400:	80 e0       	ldi	r24, 0x00	; 0
     402:	0e 94 0f 1a 	call	0x341e	; 0x341e <mcp794xx_basic_enable_alarm>
					mcp794xx_basic_set_alarm_time_date(MCP794XX_ALARM0, MCP794XX_MASK_MINUTES, &alarm_default_time);		/**< set hour alarm (alarm will fire an interrupt when hour match) */
     406:	46 e0       	ldi	r20, 0x06	; 6
     408:	58 e2       	ldi	r21, 0x28	; 40
     40a:	61 e0       	ldi	r22, 0x01	; 1
     40c:	80 e0       	ldi	r24, 0x00	; 0
     40e:	0e 94 28 1a 	call	0x3450	; 0x3450 <mcp794xx_basic_set_alarm_time_date>

					mcp794xx_basic_get_alarm_time_date(MCP794XX_ALARM0, &alarm_mask, &alarm);     							/**< read alarm time, date and alarm mask set(this operation is not necessary when setting alarm) */
     412:	41 e5       	ldi	r20, 0x51	; 81
     414:	59 e2       	ldi	r21, 0x29	; 41
     416:	61 e6       	ldi	r22, 0x61	; 97
     418:	79 e2       	ldi	r23, 0x29	; 41
     41a:	80 e0       	ldi	r24, 0x00	; 0
     41c:	0e 94 4f 1a 	call	0x349e	; 0x349e <mcp794xx_basic_get_alarm_time_date>
					mcp794xx_interface_debug_print("alarm time: %.2d:",alarm.hour);											/**< print time and date set*/
     420:	80 91 54 29 	lds	r24, 0x2954	; 0x802954 <alarm+0x3>
     424:	1f 92       	push	r1
     426:	8f 93       	push	r24
     428:	8f eb       	ldi	r24, 0xBF	; 191
     42a:	9c e8       	ldi	r25, 0x8C	; 140
     42c:	9f 93       	push	r25
     42e:	8f 93       	push	r24
     430:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
     434:	0f 90       	pop	r0
     436:	0f 90       	pop	r0
     438:	0f 90       	pop	r0
     43a:	0f 90       	pop	r0
				}

				mcp794xx_basic_get_alarm_interrupt_flag(MCP794XX_ALARM0, &alarm_flag);       								/**< read alarm interrupt flag */
     43c:	6d e5       	ldi	r22, 0x5D	; 93
     43e:	79 e2       	ldi	r23, 0x29	; 41
     440:	80 e0       	ldi	r24, 0x00	; 0
     442:	0e 94 59 1a 	call	0x34b2	; 0x34b2 <mcp794xx_basic_get_alarm_interrupt_flag>
				mcp794xx_interface_debug_print("int flag: %d\n", alarm_flag);
     446:	80 91 5d 29 	lds	r24, 0x295D	; 0x80295d <alarm_flag>
     44a:	1f 92       	push	r1
     44c:	8f 93       	push	r24
     44e:	81 ed       	ldi	r24, 0xD1	; 209
     450:	9c e8       	ldi	r25, 0x8C	; 140
     452:	9f 93       	push	r25
     454:	8f 93       	push	r24
     456:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>

				if(alarm_flag == 1)    																						/**< this routine should be executed inside the external interrupt callback function */
     45a:	0f 90       	pop	r0
     45c:	0f 90       	pop	r0
     45e:	0f 90       	pop	r0
     460:	0f 90       	pop	r0
     462:	80 91 5d 29 	lds	r24, 0x295D	; 0x80295d <alarm_flag>
     466:	81 30       	cpi	r24, 0x01	; 1
     468:	09 f0       	breq	.+2      	; 0x46c <__LOCK_REGION_LENGTH__+0x6c>
     46a:	65 c1       	rjmp	.+714    	; 0x736 <__LOCK_REGION_LENGTH__+0x336>
 *
 * \param[in] pin       The pin number within port
 */
static inline void PORTD_toggle_pin_level(const uint8_t pin)
{
	VPORTD.IN |= 1 << pin;
     46c:	72 9a       	sbi	0x0e, 2	; 14
				{
					user_led_toggle_level();																				/**< toggle user led for debug purposes */;
					mcp794xx_basic_clr_alarm_interrupt_flag(MCP794XX_ALARM0);												/**< clear alarm time flag (note that if time still match alarm flag will be held */
     46e:	80 e0       	ldi	r24, 0x00	; 0
     470:	0e 94 62 1a 	call	0x34c4	; 0x34c4 <mcp794xx_basic_clr_alarm_interrupt_flag>
     474:	60 c1       	rjmp	.+704    	; 0x736 <__LOCK_REGION_LENGTH__+0x336>
			}
			
			case COUNTDOWN_TIMER:
			{   /**< !! note that week day must be set accurately according to calendar for this routine to work !! */

				if(set_alarm_status == false)
     476:	80 91 6c 29 	lds	r24, 0x296C	; 0x80296c <set_alarm_status>
     47a:	81 11       	cpse	r24, r1
     47c:	0a c0       	rjmp	.+20     	; 0x492 <__LOCK_REGION_LENGTH__+0x92>
				{
					set_alarm_status = true;
     47e:	81 e0       	ldi	r24, 0x01	; 1
     480:	80 93 6c 29 	sts	0x296C, r24	; 0x80296c <set_alarm_status>
					mcp794xx_basic_enable_countdown_interrupt();							/**< enable count down timer interrupt (this routine uses ALARM1) and generate an interrupt when time expires*/
     484:	0e 94 6a 1a 	call	0x34d4	; 0x34d4 <mcp794xx_basic_enable_countdown_interrupt>
					mcp794xx_basic_set_countdown_time(5, MCP794XX_CNTDWN_SECONDS);			/**< set count down time, fires an interrupt every 5 sec(this routine will disable ALARM0)*/
     488:	60 e0       	ldi	r22, 0x00	; 0
     48a:	85 e0       	ldi	r24, 0x05	; 5
     48c:	90 e0       	ldi	r25, 0x00	; 0
     48e:	0e 94 72 1a 	call	0x34e4	; 0x34e4 <mcp794xx_basic_set_countdown_time>
				}

				mcp794xx_basic_get_alarm_interrupt_flag(MCP794XX_ALARM1, &alarm_flag);      /**< read alarm interrupt flag */
     492:	6d e5       	ldi	r22, 0x5D	; 93
     494:	79 e2       	ldi	r23, 0x29	; 41
     496:	81 e0       	ldi	r24, 0x01	; 1
     498:	0e 94 59 1a 	call	0x34b2	; 0x34b2 <mcp794xx_basic_get_alarm_interrupt_flag>
				mcp794xx_interface_debug_print("flag %d\n", alarm_flag);
     49c:	80 91 5d 29 	lds	r24, 0x295D	; 0x80295d <alarm_flag>
     4a0:	1f 92       	push	r1
     4a2:	8f 93       	push	r24
     4a4:	8f ed       	ldi	r24, 0xDF	; 223
     4a6:	9c e8       	ldi	r25, 0x8C	; 140
     4a8:	9f 93       	push	r25
     4aa:	8f 93       	push	r24
     4ac:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>

				if(alarm_flag == 1)    														/**< this routine should be executed inside the external interrupt callback function */
     4b0:	0f 90       	pop	r0
     4b2:	0f 90       	pop	r0
     4b4:	0f 90       	pop	r0
     4b6:	0f 90       	pop	r0
     4b8:	80 91 5d 29 	lds	r24, 0x295D	; 0x80295d <alarm_flag>
     4bc:	81 30       	cpi	r24, 0x01	; 1
     4be:	09 f0       	breq	.+2      	; 0x4c2 <__LOCK_REGION_LENGTH__+0xc2>
     4c0:	3a c1       	rjmp	.+628    	; 0x736 <__LOCK_REGION_LENGTH__+0x336>
     4c2:	72 9a       	sbi	0x0e, 2	; 14
				{
					user_led_toggle_level();												/**< toggle user led for debug purposes */;
					mcp794xx_basic_clr_alarm_interrupt_flag(MCP794XX_ALARM1);				/**< clear interrupt flag */
     4c4:	0e 94 62 1a 	call	0x34c4	; 0x34c4 <mcp794xx_basic_clr_alarm_interrupt_flag>
					mcp794xx_basic_set_countdown_time(5, MCP794XX_CNTDWN_SECONDS);			/**< reload time in register every when count down expires*/
     4c8:	60 e0       	ldi	r22, 0x00	; 0
     4ca:	85 e0       	ldi	r24, 0x05	; 5
     4cc:	90 e0       	ldi	r25, 0x00	; 0
     4ce:	0e 94 72 1a 	call	0x34e4	; 0x34e4 <mcp794xx_basic_set_countdown_time>
     4d2:	31 c1       	rjmp	.+610    	; 0x736 <__LOCK_REGION_LENGTH__+0x336>
				break;
			}

			case TEST_POWER_FAIL:
			{
				if(pwr_fail_read == false)																	 /**< !! make sure power fail time stamp is read before any other instruction clears existing data (must be called before setting time at start up !! */
     4d4:	80 91 66 29 	lds	r24, 0x2966	; 0x802966 <pwr_fail_read>
     4d8:	81 11       	cpse	r24, r1
     4da:	09 c0       	rjmp	.+18     	; 0x4ee <__LOCK_REGION_LENGTH__+0xee>
				{
					pwr_fail_read = true;
     4dc:	81 e0       	ldi	r24, 0x01	; 1
     4de:	80 93 66 29 	sts	0x2966, r24	; 0x802966 <pwr_fail_read>
					mcp794xx_basic_get_pwr_fail_time_stamp(MCP794XX_PWR_UP_TIME_STAMP, &pwr_fail);           /**< read power fail time stamp */
     4e2:	6d e6       	ldi	r22, 0x6D	; 109
     4e4:	79 e2       	ldi	r23, 0x29	; 41
     4e6:	0e 94 f2 19 	call	0x33e4	; 0x33e4 <mcp794xx_basic_get_pwr_fail_time_stamp>
					mcp794xx_basic_enable_ext_batt_bckup_pwr();											     /**< enable back up power for future power fail event (calling this function will clear power fail time stamp event) */
     4ea:	0e 94 07 1a 	call	0x340e	; 0x340e <mcp794xx_basic_enable_ext_batt_bckup_pwr>
				}
				/*< print time stamp */
				mcp794xx_interface_debug_print("pwr fail:%.2d:",pwr_fail.hour);
     4ee:	80 91 70 29 	lds	r24, 0x2970	; 0x802970 <pwr_fail+0x3>
     4f2:	1f 92       	push	r1
     4f4:	8f 93       	push	r24
     4f6:	9f 92       	push	r9
     4f8:	8f 92       	push	r8
     4fa:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
				mcp794xx_interface_debug_print("%.2d - ",pwr_fail.minute);
     4fe:	80 91 71 29 	lds	r24, 0x2971	; 0x802971 <pwr_fail+0x4>
     502:	1f 92       	push	r1
     504:	8f 93       	push	r24
     506:	87 ef       	ldi	r24, 0xF7	; 247
     508:	9c e8       	ldi	r25, 0x8C	; 140
     50a:	9f 93       	push	r25
     50c:	8f 93       	push	r24
     50e:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
				mcp794xx_interface_debug_print("%.2d\r\n",pwr_fail.time_Format);
     512:	80 91 75 29 	lds	r24, 0x2975	; 0x802975 <pwr_fail+0x8>
     516:	1f 92       	push	r1
     518:	8f 93       	push	r24
     51a:	8f ef       	ldi	r24, 0xFF	; 255
     51c:	9c e8       	ldi	r25, 0x8C	; 140
     51e:	9f 93       	push	r25
     520:	8f 93       	push	r24
     522:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>

				test.state = SET_TIME_DATE;
     526:	10 92 5e 29 	sts	0x295E, r1	; 0x80295e <test>

				break;
     52a:	8d b7       	in	r24, 0x3d	; 61
     52c:	9e b7       	in	r25, 0x3e	; 62
     52e:	0c 96       	adiw	r24, 0x0c	; 12
     530:	8d bf       	out	0x3d, r24	; 61
     532:	9e bf       	out	0x3e, r25	; 62
     534:	d6 ce       	rjmp	.-596    	; 0x2e2 <main+0x1da>
			}

			case TEST_FREQ_OUT:
			{
				mcp794xx_basic_enable_sqr_wave_output();									/**< enable frequency output */
     536:	0e 94 7b 1a 	call	0x34f6	; 0x34f6 <mcp794xx_basic_enable_sqr_wave_output>
				mcp94xx_basic_set_sqr_wave_output_freq(MCP794XX_SQR_FREQ_SELCET_4_096KHZ);	/**< set frequency output value */
     53a:	81 e0       	ldi	r24, 0x01	; 1
     53c:	0e 94 83 1a 	call	0x3506	; 0x3506 <mcp94xx_basic_set_sqr_wave_output_freq>
				break;
     540:	d0 ce       	rjmp	.-608    	; 0x2e2 <main+0x1da>
			}

			case TEST_EPOCH_TIME:
			{
				mcp794xx_basic_convert_time_to_epoch_unix_time(&now, (uint32_t *)&epoch_time);              /**< convert current time and date to epoch Unix time (local time) */
     542:	62 e6       	ldi	r22, 0x62	; 98
     544:	79 e2       	ldi	r23, 0x29	; 41
     546:	8a e3       	ldi	r24, 0x3A	; 58
     548:	99 e2       	ldi	r25, 0x29	; 41
     54a:	0e 94 8b 1a 	call	0x3516	; 0x3516 <mcp794xx_basic_convert_time_to_epoch_unix_time>
				mcp794xx_interface_debug_print("time date: %lu\r\n",epoch_time);
     54e:	80 91 65 29 	lds	r24, 0x2965	; 0x802965 <epoch_time+0x3>
     552:	8f 93       	push	r24
     554:	80 91 64 29 	lds	r24, 0x2964	; 0x802964 <epoch_time+0x2>
     558:	8f 93       	push	r24
     55a:	80 91 63 29 	lds	r24, 0x2963	; 0x802963 <epoch_time+0x1>
     55e:	8f 93       	push	r24
     560:	80 91 62 29 	lds	r24, 0x2962	; 0x802962 <epoch_time>
     564:	8f 93       	push	r24
     566:	df 92       	push	r13
     568:	cf 92       	push	r12
     56a:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>

				  //struct tm *time = localtime((const time_t *)&epoch_time);          						/**< built-in function from time.h library */
				  //mcp794xx_interface_debug_print("epoch m: %d-%d-%d  %02d:%02d:%02d\n\r", time->tm_year + 1900, time->tm_mon + 1, time->tm_mday, time->tm_hour, time->tm_min, time->tm_sec);

				mcp794xx_basic_convert_epoch_to_human_time_format(epoch_time, &epoch_t);                    /**< convert epoch time format to human readable format*/
     56e:	60 91 62 29 	lds	r22, 0x2962	; 0x802962 <epoch_time>
     572:	70 91 63 29 	lds	r23, 0x2963	; 0x802963 <epoch_time+0x1>
     576:	80 91 64 29 	lds	r24, 0x2964	; 0x802964 <epoch_time+0x2>
     57a:	90 91 65 29 	lds	r25, 0x2965	; 0x802965 <epoch_time+0x3>
     57e:	45 e4       	ldi	r20, 0x45	; 69
     580:	59 e2       	ldi	r21, 0x29	; 41
     582:	0e 94 94 1a 	call	0x3528	; 0x3528 <mcp794xx_basic_convert_epoch_to_human_time_format>
				mcp794xx_interface_debug_print("current tm: %d-%d-%d  %02d:%02d:%02d, %s\n\r", epoch_t.year, epoch_t.month, epoch_t.date, epoch_t.hour, epoch_t.minute, epoch_t.second, week_days_arr[epoch_t.weekDay]);
     586:	e0 91 4c 29 	lds	r30, 0x294C	; 0x80294c <epoch_t+0x7>
     58a:	f0 e0       	ldi	r31, 0x00	; 0
     58c:	ee 0f       	add	r30, r30
     58e:	ff 1f       	adc	r31, r31
     590:	e9 5b       	subi	r30, 0xB9	; 185
     592:	f1 47       	sbci	r31, 0x71	; 113
     594:	81 81       	ldd	r24, Z+1	; 0x01
     596:	8f 93       	push	r24
     598:	80 81       	ld	r24, Z
     59a:	8f 93       	push	r24
     59c:	80 91 4a 29 	lds	r24, 0x294A	; 0x80294a <epoch_t+0x5>
     5a0:	1f 92       	push	r1
     5a2:	8f 93       	push	r24
     5a4:	80 91 49 29 	lds	r24, 0x2949	; 0x802949 <epoch_t+0x4>
     5a8:	1f 92       	push	r1
     5aa:	8f 93       	push	r24
     5ac:	80 91 48 29 	lds	r24, 0x2948	; 0x802948 <epoch_t+0x3>
     5b0:	1f 92       	push	r1
     5b2:	8f 93       	push	r24
     5b4:	80 91 47 29 	lds	r24, 0x2947	; 0x802947 <epoch_t+0x2>
     5b8:	1f 92       	push	r1
     5ba:	8f 93       	push	r24
     5bc:	80 91 4b 29 	lds	r24, 0x294B	; 0x80294b <epoch_t+0x6>
     5c0:	1f 92       	push	r1
     5c2:	8f 93       	push	r24
     5c4:	80 91 46 29 	lds	r24, 0x2946	; 0x802946 <epoch_t+0x1>
     5c8:	8f 93       	push	r24
     5ca:	80 91 45 29 	lds	r24, 0x2945	; 0x802945 <epoch_t>
     5ce:	8f 93       	push	r24
     5d0:	bf 92       	push	r11
     5d2:	af 92       	push	r10
     5d4:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
				test.state = READ_TIME_AND_DATE;
     5d8:	82 e0       	ldi	r24, 0x02	; 2
     5da:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				break;
     5de:	8d b7       	in	r24, 0x3d	; 61
     5e0:	9e b7       	in	r25, 0x3e	; 62
     5e2:	46 96       	adiw	r24, 0x16	; 22
     5e4:	8d bf       	out	0x3d, r24	; 61
     5e6:	9e bf       	out	0x3e, r25	; 62
     5e8:	7c ce       	rjmp	.-776    	; 0x2e2 <main+0x1da>
			}

			case READ_UID:
			{
				pUnique_id = (uint8_t *)calloc(UID_MAX_LENGTH, sizeof(uint8_t));     	  /**< allocate memory for data to read */
     5ea:	61 e0       	ldi	r22, 0x01	; 1
     5ec:	70 e0       	ldi	r23, 0x00	; 0
     5ee:	88 e0       	ldi	r24, 0x08	; 8
     5f0:	90 e0       	ldi	r25, 0x00	; 0
     5f2:	0e 94 3c 21 	call	0x4278	; 0x4278 <calloc>
     5f6:	80 93 79 29 	sts	0x2979, r24	; 0x802979 <pUnique_id>
     5fa:	90 93 7a 29 	sts	0x297A, r25	; 0x80297a <pUnique_id+0x1>
				if(pUnique_id == NULL){
     5fe:	89 2b       	or	r24, r25
     600:	31 f4       	brne	.+12     	; 0x60e <__LOCK_REGION_LENGTH__+0x20e>
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
     602:	df 93       	push	r29
     604:	cf 93       	push	r28
     606:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
     60a:	0f 90       	pop	r0
     60c:	0f 90       	pop	r0
				}

				mcp794xx_basic_uid_read((uint8_t*)pUnique_id);                            /**< read device unique identifier */
     60e:	80 91 79 29 	lds	r24, 0x2979	; 0x802979 <pUnique_id>
     612:	90 91 7a 29 	lds	r25, 0x297A	; 0x80297a <pUnique_id+0x1>
     616:	0e 94 cc 1a 	call	0x3598	; 0x3598 <mcp794xx_basic_uid_read>
				for(int index = 0; index < UID_MAX_LENGTH; index++){					  /*< print id */
     61a:	e1 2c       	mov	r14, r1
     61c:	f1 2c       	mov	r15, r1
					mcp794xx_interface_debug_print("%.2x :",pUnique_id[index]);
     61e:	e0 91 79 29 	lds	r30, 0x2979	; 0x802979 <pUnique_id>
     622:	f0 91 7a 29 	lds	r31, 0x297A	; 0x80297a <pUnique_id+0x1>
     626:	ee 0d       	add	r30, r14
     628:	ff 1d       	adc	r31, r15
     62a:	80 81       	ld	r24, Z
     62c:	1f 92       	push	r1
     62e:	8f 93       	push	r24
     630:	7f 92       	push	r7
     632:	6f 92       	push	r6
     634:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
				if(pUnique_id == NULL){
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
				}

				mcp794xx_basic_uid_read((uint8_t*)pUnique_id);                            /**< read device unique identifier */
				for(int index = 0; index < UID_MAX_LENGTH; index++){					  /*< print id */
     638:	8f ef       	ldi	r24, 0xFF	; 255
     63a:	e8 1a       	sub	r14, r24
     63c:	f8 0a       	sbc	r15, r24
     63e:	0f 90       	pop	r0
     640:	0f 90       	pop	r0
     642:	0f 90       	pop	r0
     644:	0f 90       	pop	r0
     646:	98 e0       	ldi	r25, 0x08	; 8
     648:	e9 16       	cp	r14, r25
     64a:	f1 04       	cpc	r15, r1
     64c:	41 f7       	brne	.-48     	; 0x61e <__LOCK_REGION_LENGTH__+0x21e>
					mcp794xx_interface_debug_print("%.2x :",pUnique_id[index]);
				}
				mcp794xx_interface_debug_print("\n\r");
     64e:	1f 93       	push	r17
     650:	0f 93       	push	r16
     652:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
				//free(pUnique_id);			/**< free memory allocated*/

				test.state = WRITE_EEPROM;
     656:	8c e0       	ldi	r24, 0x0C	; 12
     658:	c0 c0       	rjmp	.+384    	; 0x7da <__LOCK_REGION_LENGTH__+0x3da>
				break;
			}

			case READ_SRAM:
			{
				pSram_data_read = (uint8_t *)calloc(SRAM_MEMORY_SIZE, sizeof(uint8_t));     						  /**< allocate memory for data to read */
     65a:	61 e0       	ldi	r22, 0x01	; 1
     65c:	70 e0       	ldi	r23, 0x00	; 0
     65e:	80 e4       	ldi	r24, 0x40	; 64
     660:	90 e0       	ldi	r25, 0x00	; 0
     662:	0e 94 3c 21 	call	0x4278	; 0x4278 <calloc>
     666:	80 93 4f 29 	sts	0x294F, r24	; 0x80294f <pSram_data_read>
     66a:	90 93 50 29 	sts	0x2950, r25	; 0x802950 <pSram_data_read+0x1>
				if(pSram_data_read == NULL){
     66e:	89 2b       	or	r24, r25
     670:	31 f4       	brne	.+12     	; 0x67e <__LOCK_REGION_LENGTH__+0x27e>
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
     672:	df 93       	push	r29
     674:	cf 93       	push	r28
     676:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
     67a:	0f 90       	pop	r0
     67c:	0f 90       	pop	r0
				}

				mcp794xx_basic_sram_read_byte(SRAM_FIRST_ADDRESS, (uint8_t *)pSram_data_read, SRAM_MEMORY_SIZE);      /**< read the whole sram memory, starting from first address (0x20) */
     67e:	60 91 4f 29 	lds	r22, 0x294F	; 0x80294f <pSram_data_read>
     682:	70 91 50 29 	lds	r23, 0x2950	; 0x802950 <pSram_data_read+0x1>
     686:	40 e4       	ldi	r20, 0x40	; 64
     688:	50 e0       	ldi	r21, 0x00	; 0
     68a:	80 e2       	ldi	r24, 0x20	; 32
     68c:	0e 94 b2 1a 	call	0x3564	; 0x3564 <mcp794xx_basic_sram_read_byte>
				for(int index = 0; index < SRAM_MEMORY_SIZE; index++){
     690:	e1 2c       	mov	r14, r1
     692:	f1 2c       	mov	r15, r1
					mcp794xx_interface_debug_print("%.2p ",pSram_data_read[index]);
     694:	e0 91 4f 29 	lds	r30, 0x294F	; 0x80294f <pSram_data_read>
     698:	f0 91 50 29 	lds	r31, 0x2950	; 0x802950 <pSram_data_read+0x1>
     69c:	ee 0d       	add	r30, r14
     69e:	ff 1d       	adc	r31, r15
     6a0:	80 81       	ld	r24, Z
     6a2:	1f 92       	push	r1
     6a4:	8f 93       	push	r24
     6a6:	5f 92       	push	r5
     6a8:	4f 92       	push	r4
     6aa:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
				if(pSram_data_read == NULL){
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
				}

				mcp794xx_basic_sram_read_byte(SRAM_FIRST_ADDRESS, (uint8_t *)pSram_data_read, SRAM_MEMORY_SIZE);      /**< read the whole sram memory, starting from first address (0x20) */
				for(int index = 0; index < SRAM_MEMORY_SIZE; index++){
     6ae:	9f ef       	ldi	r25, 0xFF	; 255
     6b0:	e9 1a       	sub	r14, r25
     6b2:	f9 0a       	sbc	r15, r25
     6b4:	0f 90       	pop	r0
     6b6:	0f 90       	pop	r0
     6b8:	0f 90       	pop	r0
     6ba:	0f 90       	pop	r0
     6bc:	20 e4       	ldi	r18, 0x40	; 64
     6be:	e2 16       	cp	r14, r18
     6c0:	f1 04       	cpc	r15, r1
     6c2:	41 f7       	brne	.-48     	; 0x694 <__LOCK_REGION_LENGTH__+0x294>
					mcp794xx_interface_debug_print("%.2p ",pSram_data_read[index]);
				}

				mcp794xx_interface_debug_print("\n\r");
     6c4:	1f 93       	push	r17
     6c6:	0f 93       	push	r16
     6c8:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
				free(pSram_data_read);		/**< free memory allocated*/
     6cc:	80 91 4f 29 	lds	r24, 0x294F	; 0x80294f <pSram_data_read>
     6d0:	90 91 50 29 	lds	r25, 0x2950	; 0x802950 <pSram_data_read+0x1>
     6d4:	0e 94 f0 21 	call	0x43e0	; 0x43e0 <free>
     6d8:	82 c0       	rjmp	.+260    	; 0x7de <__LOCK_REGION_LENGTH__+0x3de>
				break;
			}

			case WRITE_SRAM:
			{
				pSram_data_write = (uint8_t *)calloc(SRAM_MEMORY_SIZE, sizeof(uint8_t));     /**< allocate memory for data to written */
     6da:	61 e0       	ldi	r22, 0x01	; 1
     6dc:	70 e0       	ldi	r23, 0x00	; 0
     6de:	80 e4       	ldi	r24, 0x40	; 64
     6e0:	90 e0       	ldi	r25, 0x00	; 0
     6e2:	0e 94 3c 21 	call	0x4278	; 0x4278 <calloc>
     6e6:	80 93 5f 29 	sts	0x295F, r24	; 0x80295f <pSram_data_write>
     6ea:	90 93 60 29 	sts	0x2960, r25	; 0x802960 <pSram_data_write+0x1>
				if(pSram_data_write == NULL){
     6ee:	89 2b       	or	r24, r25
     6f0:	31 f4       	brne	.+12     	; 0x6fe <__LOCK_REGION_LENGTH__+0x2fe>
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
     6f2:	df 93       	push	r29
     6f4:	cf 93       	push	r28
     6f6:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
     6fa:	0f 90       	pop	r0
     6fc:	0f 90       	pop	r0
				}

				memcpy((uint8_t *)pSram_data_write, (uint8_t *)pUnique_id, UID_MAX_LENGTH);   /**< copy UID and write it to sram */
     6fe:	a0 91 5f 29 	lds	r26, 0x295F	; 0x80295f <pSram_data_write>
     702:	b0 91 60 29 	lds	r27, 0x2960	; 0x802960 <pSram_data_write+0x1>
     706:	e0 91 79 29 	lds	r30, 0x2979	; 0x802979 <pUnique_id>
     70a:	f0 91 7a 29 	lds	r31, 0x297A	; 0x80297a <pUnique_id+0x1>
     70e:	88 e0       	ldi	r24, 0x08	; 8
     710:	01 90       	ld	r0, Z+
     712:	0d 92       	st	X+, r0
     714:	8a 95       	dec	r24
     716:	e1 f7       	brne	.-8      	; 0x710 <__LOCK_REGION_LENGTH__+0x310>

				mcp794xx_basic_sram_write_byte(SRAM_FIRST_ADDRESS, (uint8_t *)pSram_data_write, UID_MAX_LENGTH);   /**< write data starting from sram first address */
     718:	60 91 5f 29 	lds	r22, 0x295F	; 0x80295f <pSram_data_write>
     71c:	70 91 60 29 	lds	r23, 0x2960	; 0x802960 <pSram_data_write+0x1>
     720:	48 e0       	ldi	r20, 0x08	; 8
     722:	50 e0       	ldi	r21, 0x00	; 0
     724:	80 e2       	ldi	r24, 0x20	; 32
     726:	0e 94 a8 1a 	call	0x3550	; 0x3550 <mcp794xx_basic_sram_write_byte>

				free(pSram_data_write);
     72a:	80 91 5f 29 	lds	r24, 0x295F	; 0x80295f <pSram_data_write>
     72e:	90 91 60 29 	lds	r25, 0x2960	; 0x802960 <pSram_data_write+0x1>
     732:	0e 94 f0 21 	call	0x43e0	; 0x43e0 <free>
				test.state = READ_TIME_AND_DATE;
     736:	82 e0       	ldi	r24, 0x02	; 2
     738:	8a c0       	rjmp	.+276    	; 0x84e <__LOCK_REGION_LENGTH__+0x44e>
				break;
			}

			case ERASE_SRAM_SECTOR:
			{
				mcp794xx_basic_sram_erase_selector(0x20, 0x40);             				 /**< erase sram data from address 0x20 - 0x40 */
     73a:	60 e4       	ldi	r22, 0x40	; 64
     73c:	80 e2       	ldi	r24, 0x20	; 32
     73e:	0e 94 bc 1a 	call	0x3578	; 0x3578 <mcp794xx_basic_sram_erase_selector>
				test.state = READ_UID;
     742:	81 e1       	ldi	r24, 0x11	; 17
     744:	84 c0       	rjmp	.+264    	; 0x84e <__LOCK_REGION_LENGTH__+0x44e>
				break;
			}

			case WIPE_SRAM:
			{
				mcp794xx_basic_sram_wipe();													/**< wipe the whole sram memory */
     746:	0e 94 c5 1a 	call	0x358a	; 0x358a <mcp794xx_basic_sram_wipe>
				test.state = READ_SRAM;
     74a:	89 e0       	ldi	r24, 0x09	; 9
     74c:	80 c0       	rjmp	.+256    	; 0x84e <__LOCK_REGION_LENGTH__+0x44e>
				break;
			}

			case READ_EEPROM:
			{
				mcp794xx_interface_delay_ms(5);
     74e:	65 e0       	ldi	r22, 0x05	; 5
     750:	70 e0       	ldi	r23, 0x00	; 0
     752:	80 e0       	ldi	r24, 0x00	; 0
     754:	90 e0       	ldi	r25, 0x00	; 0
     756:	0e 94 08 1b 	call	0x3610	; 0x3610 <mcp794xx_interface_delay_ms>
				
				pEeprom_data_read = (uint8_t *)calloc(EEPROM_PAGE_SIZE, sizeof(uint8_t));     						  /**< allocate memory for data to read */
     75a:	61 e0       	ldi	r22, 0x01	; 1
     75c:	70 e0       	ldi	r23, 0x00	; 0
     75e:	88 e0       	ldi	r24, 0x08	; 8
     760:	90 e0       	ldi	r25, 0x00	; 0
     762:	0e 94 3c 21 	call	0x4278	; 0x4278 <calloc>
     766:	80 93 77 29 	sts	0x2977, r24	; 0x802977 <pEeprom_data_read>
     76a:	90 93 78 29 	sts	0x2978, r25	; 0x802978 <pEeprom_data_read+0x1>
				if(pEeprom_data_read == NULL){
     76e:	89 2b       	or	r24, r25
     770:	31 f4       	brne	.+12     	; 0x77e <__LOCK_REGION_LENGTH__+0x37e>
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
     772:	df 93       	push	r29
     774:	cf 93       	push	r28
     776:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
     77a:	0f 90       	pop	r0
     77c:	0f 90       	pop	r0
				}

				mcp794xx_basic_eeprom_read_byte(EEPROM_LOWEST_ADDRESS, (uint8_t *)pEeprom_data_read, EEPROM_PAGE_SIZE);   /**< read the 8 byte starting from address 0x00 */
     77e:	60 91 77 29 	lds	r22, 0x2977	; 0x802977 <pEeprom_data_read>
     782:	70 91 78 29 	lds	r23, 0x2978	; 0x802978 <pEeprom_data_read+0x1>
     786:	48 e0       	ldi	r20, 0x08	; 8
     788:	50 e0       	ldi	r21, 0x00	; 0
     78a:	80 e0       	ldi	r24, 0x00	; 0
     78c:	0e 94 de 1a 	call	0x35bc	; 0x35bc <mcp794xx_basic_eeprom_read_byte>
				for(int index = 0; index < EEPROM_PAGE_SIZE ; index++){
     790:	e1 2c       	mov	r14, r1
     792:	f1 2c       	mov	r15, r1
					mcp794xx_interface_debug_print("%.2x ", pEeprom_data_read[index]);
     794:	e0 91 77 29 	lds	r30, 0x2977	; 0x802977 <pEeprom_data_read>
     798:	f0 91 78 29 	lds	r31, 0x2978	; 0x802978 <pEeprom_data_read+0x1>
     79c:	ee 0d       	add	r30, r14
     79e:	ff 1d       	adc	r31, r15
     7a0:	80 81       	ld	r24, Z
     7a2:	1f 92       	push	r1
     7a4:	8f 93       	push	r24
     7a6:	3f 92       	push	r3
     7a8:	2f 92       	push	r2
     7aa:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
				if(pEeprom_data_read == NULL){
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
				}

				mcp794xx_basic_eeprom_read_byte(EEPROM_LOWEST_ADDRESS, (uint8_t *)pEeprom_data_read, EEPROM_PAGE_SIZE);   /**< read the 8 byte starting from address 0x00 */
				for(int index = 0; index < EEPROM_PAGE_SIZE ; index++){
     7ae:	9f ef       	ldi	r25, 0xFF	; 255
     7b0:	e9 1a       	sub	r14, r25
     7b2:	f9 0a       	sbc	r15, r25
     7b4:	0f 90       	pop	r0
     7b6:	0f 90       	pop	r0
     7b8:	0f 90       	pop	r0
     7ba:	0f 90       	pop	r0
     7bc:	28 e0       	ldi	r18, 0x08	; 8
     7be:	e2 16       	cp	r14, r18
     7c0:	f1 04       	cpc	r15, r1
     7c2:	41 f7       	brne	.-48     	; 0x794 <__LOCK_REGION_LENGTH__+0x394>
					mcp794xx_interface_debug_print("%.2x ", pEeprom_data_read[index]);
				}
				mcp794xx_interface_debug_print("\n\r");
     7c4:	1f 93       	push	r17
     7c6:	0f 93       	push	r16
     7c8:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
				free(pEeprom_data_read);
     7cc:	80 91 77 29 	lds	r24, 0x2977	; 0x802977 <pEeprom_data_read>
     7d0:	90 91 78 29 	lds	r25, 0x2978	; 0x802978 <pEeprom_data_read+0x1>
     7d4:	0e 94 f0 21 	call	0x43e0	; 0x43e0 <free>
				
				test.state = GET_EEPROM;
     7d8:	8f e0       	ldi	r24, 0x0F	; 15
     7da:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				break;
     7de:	0f 90       	pop	r0
     7e0:	0f 90       	pop	r0
     7e2:	7f cd       	rjmp	.-1282   	; 0x2e2 <main+0x1da>
			}

			case WRITE_EEPROM:
			{
				pEeprom_data_write = (uint8_t *)calloc(EEPROM_PAGE_SIZE, sizeof(uint8_t));							  /**< allocate a block memory for the eeprom write buffer */
     7e4:	61 e0       	ldi	r22, 0x01	; 1
     7e6:	70 e0       	ldi	r23, 0x00	; 0
     7e8:	88 e0       	ldi	r24, 0x08	; 8
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	0e 94 3c 21 	call	0x4278	; 0x4278 <calloc>
     7f0:	80 93 5b 29 	sts	0x295B, r24	; 0x80295b <pEeprom_data_write>
     7f4:	90 93 5c 29 	sts	0x295C, r25	; 0x80295c <pEeprom_data_write+0x1>
				if(pEeprom_data_write == NULL){
     7f8:	89 2b       	or	r24, r25
     7fa:	31 f4       	brne	.+12     	; 0x808 <__LOCK_REGION_LENGTH__+0x408>
					mcp794xx_interface_debug_print("failed to allocate memory\n\r");
     7fc:	df 93       	push	r29
     7fe:	cf 93       	push	r28
     800:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
     804:	0f 90       	pop	r0
     806:	0f 90       	pop	r0
				}
				
				memcpy((uint8_t *)pEeprom_data_write, (uint8_t *)pUnique_id, UID_MAX_LENGTH);		 				  /**< copy UID and write it to eeprom */
     808:	a0 91 5b 29 	lds	r26, 0x295B	; 0x80295b <pEeprom_data_write>
     80c:	b0 91 5c 29 	lds	r27, 0x295C	; 0x80295c <pEeprom_data_write+0x1>
     810:	e0 91 79 29 	lds	r30, 0x2979	; 0x802979 <pUnique_id>
     814:	f0 91 7a 29 	lds	r31, 0x297A	; 0x80297a <pUnique_id+0x1>
     818:	88 e0       	ldi	r24, 0x08	; 8
     81a:	01 90       	ld	r0, Z+
     81c:	0d 92       	st	X+, r0
     81e:	8a 95       	dec	r24
     820:	e1 f7       	brne	.-8      	; 0x81a <__LOCK_REGION_LENGTH__+0x41a>
				
				mcp794xx_basic_eeprom_write_byte(0x00, (uint8_t *)pEeprom_data_write, EEPROM_PAGE_SIZE);      		  /**< write the first 8 bytes address (keep in mind the 5ms Write Cycle Time before attempt to read back written data)*/
     822:	60 91 5b 29 	lds	r22, 0x295B	; 0x80295b <pEeprom_data_write>
     826:	70 91 5c 29 	lds	r23, 0x295C	; 0x80295c <pEeprom_data_write+0x1>
     82a:	48 e0       	ldi	r20, 0x08	; 8
     82c:	50 e0       	ldi	r21, 0x00	; 0
     82e:	80 e0       	ldi	r24, 0x00	; 0
     830:	0e 94 d4 1a 	call	0x35a8	; 0x35a8 <mcp794xx_basic_eeprom_write_byte>

				free(pEeprom_data_write);   /**< allocated memory */
     834:	80 91 5b 29 	lds	r24, 0x295B	; 0x80295b <pEeprom_data_write>
     838:	90 91 5c 29 	lds	r25, 0x295C	; 0x80295c <pEeprom_data_write+0x1>
     83c:	0e 94 f0 21 	call	0x43e0	; 0x43e0 <free>
				free(pUnique_id);			/**< free memory allocated*/
     840:	80 91 79 29 	lds	r24, 0x2979	; 0x802979 <pUnique_id>
     844:	90 91 7a 29 	lds	r25, 0x297A	; 0x80297a <pUnique_id+0x1>
     848:	0e 94 f0 21 	call	0x43e0	; 0x43e0 <free>
				test.state = READ_EEPROM;
     84c:	8d e0       	ldi	r24, 0x0D	; 13
     84e:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				break;
     852:	47 cd       	rjmp	.-1394   	; 0x2e2 <main+0x1da>
			}

			case PUT_EEPROM:
			{
				mcp794xx_basic_convert_time_to_epoch_unix_time(&now, (uint32_t *)&epoch_time);			  /**< convert current time stamp to epoch Unix time */
     854:	62 e6       	ldi	r22, 0x62	; 98
     856:	79 e2       	ldi	r23, 0x29	; 41
     858:	8a e3       	ldi	r24, 0x3A	; 58
     85a:	99 e2       	ldi	r25, 0x29	; 41
     85c:	0e 94 8b 1a 	call	0x3516	; 0x3516 <mcp794xx_basic_convert_time_to_epoch_unix_time>

				err = mcp794xx_basic_eeprom_put_byte(0x00, (uint32_t*)&epoch_time, 4);  				  /**< store converted epoch time into eeprom from address 0x00, knowing that it is always a 4 bytes long number */
     860:	44 e0       	ldi	r20, 0x04	; 4
     862:	62 e6       	ldi	r22, 0x62	; 98
     864:	79 e2       	ldi	r23, 0x29	; 41
     866:	80 e0       	ldi	r24, 0x00	; 0
     868:	0e 94 e8 1a 	call	0x35d0	; 0x35d0 <mcp794xx_basic_eeprom_put_byte>
				mcp794xx_interface_debug_print("epoch written: %.2p\n\r",epoch_time);
     86c:	80 91 65 29 	lds	r24, 0x2965	; 0x802965 <epoch_time+0x3>
     870:	8f 93       	push	r24
     872:	80 91 64 29 	lds	r24, 0x2964	; 0x802964 <epoch_time+0x2>
     876:	8f 93       	push	r24
     878:	80 91 63 29 	lds	r24, 0x2963	; 0x802963 <epoch_time+0x1>
     87c:	8f 93       	push	r24
     87e:	80 91 62 29 	lds	r24, 0x2962	; 0x802962 <epoch_time>
     882:	8f 93       	push	r24
     884:	81 e7       	ldi	r24, 0x71	; 113
     886:	9d e8       	ldi	r25, 0x8D	; 141
     888:	9f 93       	push	r25
     88a:	8f 93       	push	r24
     88c:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>

				test.state = GET_EEPROM;
     890:	8f e0       	ldi	r24, 0x0F	; 15
     892:	1f c0       	rjmp	.+62     	; 0x8d2 <__LOCK_REGION_LENGTH__+0x4d2>
				break;
			}

			case GET_EEPROM:
			{
				mcp794xx_interface_delay_ms(5);														/**< wait 5ms before read */
     894:	65 e0       	ldi	r22, 0x05	; 5
     896:	70 e0       	ldi	r23, 0x00	; 0
     898:	80 e0       	ldi	r24, 0x00	; 0
     89a:	90 e0       	ldi	r25, 0x00	; 0
     89c:	0e 94 08 1b 	call	0x3610	; 0x3610 <mcp794xx_interface_delay_ms>

				mcp794xx_basic_eeprom_get_byte(0x00, (uint32_t*)&epoch_time_read, 4);				/**<  read epoch time written in previous state */
     8a0:	44 e0       	ldi	r20, 0x04	; 4
     8a2:	68 e6       	ldi	r22, 0x68	; 104
     8a4:	79 e2       	ldi	r23, 0x29	; 41
     8a6:	80 e0       	ldi	r24, 0x00	; 0
     8a8:	0e 94 f2 1a 	call	0x35e4	; 0x35e4 <mcp794xx_basic_eeprom_get_byte>
				mcp794xx_interface_debug_print("eeprom get: %lu\n\r",epoch_time_read);
     8ac:	80 91 6b 29 	lds	r24, 0x296B	; 0x80296b <epoch_time_read+0x3>
     8b0:	8f 93       	push	r24
     8b2:	80 91 6a 29 	lds	r24, 0x296A	; 0x80296a <epoch_time_read+0x2>
     8b6:	8f 93       	push	r24
     8b8:	80 91 69 29 	lds	r24, 0x2969	; 0x802969 <epoch_time_read+0x1>
     8bc:	8f 93       	push	r24
     8be:	80 91 68 29 	lds	r24, 0x2968	; 0x802968 <epoch_time_read>
     8c2:	8f 93       	push	r24
     8c4:	87 e8       	ldi	r24, 0x87	; 135
     8c6:	9d e8       	ldi	r25, 0x8D	; 141
     8c8:	9f 93       	push	r25
     8ca:	8f 93       	push	r24
     8cc:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
				
				test.state = READ_TIME_AND_DATE;
     8d0:	82 e0       	ldi	r24, 0x02	; 2
     8d2:	80 93 5e 29 	sts	0x295E, r24	; 0x80295e <test>
				
				break;
     8d6:	0f 90       	pop	r0
     8d8:	0f 90       	pop	r0
     8da:	0f 90       	pop	r0
     8dc:	0f 90       	pop	r0
     8de:	0f 90       	pop	r0
     8e0:	0f 90       	pop	r0
     8e2:	ff cc       	rjmp	.-1538   	; 0x2e2 <main+0x1da>

000008e4 <i2c_write>:
 * 			- 0 success
 * 			- 1 failed to write
 * @note	none
 * */
uint8_t i2c_write(uint8_t addr, uint8_t *pBuf, uint8_t len)
{
     8e4:	ef 92       	push	r14
     8e6:	ff 92       	push	r15
     8e8:	0f 93       	push	r16
     8ea:	1f 93       	push	r17
     8ec:	cf 93       	push	r28
     8ee:	df 93       	push	r29
     8f0:	d8 2f       	mov	r29, r24
     8f2:	7b 01       	movw	r14, r22
     8f4:	c4 2f       	mov	r28, r20
 
 	/* timeout is used to get out of twim_release, when there is no device connected to the bus*/
 	uint16_t              timeout = 10000;
	 
 	while (I2C_BUSY == I2C_0_open(addr) && --timeout)
     8f6:	00 e1       	ldi	r16, 0x10	; 16
     8f8:	17 e2       	ldi	r17, 0x27	; 39
     8fa:	8d 2f       	mov	r24, r29
     8fc:	0e 94 69 1d 	call	0x3ad2	; 0x3ad2 <I2C_0_open>
     900:	81 30       	cpi	r24, 0x01	; 1
     902:	21 f4       	brne	.+8      	; 0x90c <i2c_write+0x28>
     904:	01 50       	subi	r16, 0x01	; 1
     906:	11 09       	sbc	r17, r1
     908:	c1 f7       	brne	.-16     	; 0x8fa <i2c_write+0x16>
     90a:	11 c0       	rjmp	.+34     	; 0x92e <i2c_write+0x4a>
 	; // sit here until we get the bus..
 	if (!timeout)
 	return I2C_BUSY;
	 
	 I2C_0_set_buffer((uint8_t *)pBuf, len);
     90c:	6c 2f       	mov	r22, r28
     90e:	70 e0       	ldi	r23, 0x00	; 0
     910:	c7 01       	movw	r24, r14
     912:	0e 94 e2 1d 	call	0x3bc4	; 0x3bc4 <I2C_0_set_buffer>
	 // Start a Write operation
	 I2C_0_master_write();
     916:	0e 94 29 1e 	call	0x3c52	; 0x3c52 <I2C_0_master_write>
	 timeout = 10000;
	 while (I2C_BUSY == I2C_0_close() && --timeout); // sit here until finished.
     91a:	c0 e1       	ldi	r28, 0x10	; 16
     91c:	d7 e2       	ldi	r29, 0x27	; 39
     91e:	0e 94 bd 1d 	call	0x3b7a	; 0x3b7a <I2C_0_close>
     922:	81 30       	cpi	r24, 0x01	; 1
     924:	21 f4       	brne	.+8      	; 0x92e <i2c_write+0x4a>
     926:	21 97       	sbiw	r28, 0x01	; 1
     928:	d1 f7       	brne	.-12     	; 0x91e <i2c_write+0x3a>
	 if (!timeout)
		return 0;
     92a:	80 e0       	ldi	r24, 0x00	; 0
     92c:	00 c0       	rjmp	.+0      	; 0x92e <i2c_write+0x4a>
 
}
     92e:	df 91       	pop	r29
     930:	cf 91       	pop	r28
     932:	1f 91       	pop	r17
     934:	0f 91       	pop	r16
     936:	ff 90       	pop	r15
     938:	ef 90       	pop	r14
     93a:	08 95       	ret

0000093c <i2c_read>:
 * 			- 1 failed to read
 * @note	none
 * */

uint8_t i2c_read(uint8_t addr, uint8_t *pBuf, uint8_t len)
{
     93c:	ef 92       	push	r14
     93e:	ff 92       	push	r15
     940:	0f 93       	push	r16
     942:	1f 93       	push	r17
     944:	cf 93       	push	r28
     946:	df 93       	push	r29
     948:	d8 2f       	mov	r29, r24
     94a:	7b 01       	movw	r14, r22
     94c:	c4 2f       	mov	r28, r20
     	/* timeout is used to get out of twim_release, when there is no device connected to the bus*/
    uint16_t              timeout = 10000;

    while (I2C_BUSY == I2C_0_open(addr) && --timeout)
     94e:	00 e1       	ldi	r16, 0x10	; 16
     950:	17 e2       	ldi	r17, 0x27	; 39
     952:	8d 2f       	mov	r24, r29
     954:	0e 94 69 1d 	call	0x3ad2	; 0x3ad2 <I2C_0_open>
     958:	81 30       	cpi	r24, 0x01	; 1
     95a:	21 f4       	brne	.+8      	; 0x964 <i2c_read+0x28>
     95c:	01 50       	subi	r16, 0x01	; 1
     95e:	11 09       	sbc	r17, r1
     960:	c1 f7       	brne	.-16     	; 0x952 <i2c_read+0x16>
     962:	11 c0       	rjmp	.+34     	; 0x986 <i2c_read+0x4a>
    ; // sit here until we get the bus..
    if (!timeout)
    return I2C_BUSY;
     	
    I2C_0_set_buffer((uint8_t *)pBuf, len);
     964:	6c 2f       	mov	r22, r28
     966:	70 e0       	ldi	r23, 0x00	; 0
     968:	c7 01       	movw	r24, r14
     96a:	0e 94 e2 1d 	call	0x3bc4	; 0x3bc4 <I2C_0_set_buffer>
    // Start a Write operation
    I2C_0_master_read();
     96e:	0e 94 26 1e 	call	0x3c4c	; 0x3c4c <I2C_0_master_read>
    timeout = 10000;
    while (I2C_BUSY == I2C_0_close() && --timeout); // sit here until finished.
     972:	c0 e1       	ldi	r28, 0x10	; 16
     974:	d7 e2       	ldi	r29, 0x27	; 39
     976:	0e 94 bd 1d 	call	0x3b7a	; 0x3b7a <I2C_0_close>
     97a:	81 30       	cpi	r24, 0x01	; 1
     97c:	21 f4       	brne	.+8      	; 0x986 <i2c_read+0x4a>
     97e:	21 97       	sbiw	r28, 0x01	; 1
     980:	d1 f7       	brne	.-12     	; 0x976 <i2c_read+0x3a>
    if (!timeout)
    return 0;
     982:	80 e0       	ldi	r24, 0x00	; 0
     984:	00 c0       	rjmp	.+0      	; 0x986 <i2c_read+0x4a>
}
     986:	df 91       	pop	r29
     988:	cf 91       	pop	r28
     98a:	1f 91       	pop	r17
     98c:	0f 91       	pop	r16
     98e:	ff 90       	pop	r15
     990:	ef 90       	pop	r14
     992:	08 95       	ret

00000994 <delay_ms>:

void delay_ms(uint32_t time_ms)
{
	while(--time_ms)
     994:	61 50       	subi	r22, 0x01	; 1
     996:	71 09       	sbc	r23, r1
     998:	81 09       	sbc	r24, r1
     99a:	91 09       	sbc	r25, r1
     99c:	39 f0       	breq	.+14     	; 0x9ac <delay_ms+0x18>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     99e:	e7 e8       	ldi	r30, 0x87	; 135
     9a0:	f3 e1       	ldi	r31, 0x13	; 19
     9a2:	31 97       	sbiw	r30, 0x01	; 1
     9a4:	f1 f7       	brne	.-4      	; 0x9a2 <delay_ms+0xe>
     9a6:	00 c0       	rjmp	.+0      	; 0x9a8 <delay_ms+0x14>
     9a8:	00 00       	nop
     9aa:	f4 cf       	rjmp	.-24     	; 0x994 <delay_ms>
	{
		_delay_ms(1);
	}
}
     9ac:	08 95       	ret

000009ae <rtc_mcp794xx_i2c_write>:
        a_mcp794xx_print_error_msg(pHandle, "read register");
        return 1;           /**< failed error */
    }

    return 0;              /**< success */
}
     9ae:	cf 93       	push	r28
     9b0:	df 93       	push	r29
     9b2:	00 d0       	rcall	.+0      	; 0x9b4 <rtc_mcp794xx_i2c_write+0x6>
     9b4:	cd b7       	in	r28, 0x3d	; 61
     9b6:	de b7       	in	r29, 0x3e	; 62
     9b8:	69 83       	std	Y+1, r22	; 0x01
     9ba:	da 01       	movw	r26, r20
     9bc:	2c 91       	ld	r18, X
     9be:	2a 83       	std	Y+2, r18	; 0x02
     9c0:	dc 01       	movw	r26, r24
     9c2:	16 96       	adiw	r26, 0x06	; 6
     9c4:	ed 91       	ld	r30, X+
     9c6:	fc 91       	ld	r31, X
     9c8:	17 97       	sbiw	r26, 0x07	; 7
     9ca:	42 e0       	ldi	r20, 0x02	; 2
     9cc:	be 01       	movw	r22, r28
     9ce:	6f 5f       	subi	r22, 0xFF	; 255
     9d0:	7f 4f       	sbci	r23, 0xFF	; 255
     9d2:	1e 96       	adiw	r26, 0x0e	; 14
     9d4:	8c 91       	ld	r24, X
     9d6:	09 95       	icall
     9d8:	91 e0       	ldi	r25, 0x01	; 1
     9da:	81 11       	cpse	r24, r1
     9dc:	01 c0       	rjmp	.+2      	; 0x9e0 <rtc_mcp794xx_i2c_write+0x32>
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	89 2f       	mov	r24, r25
     9e2:	0f 90       	pop	r0
     9e4:	0f 90       	pop	r0
     9e6:	df 91       	pop	r29
     9e8:	cf 91       	pop	r28
     9ea:	08 95       	ret

000009ec <rtc_mcp794xx_i2c_read>:
     9ec:	df 92       	push	r13
     9ee:	ef 92       	push	r14
     9f0:	ff 92       	push	r15
     9f2:	0f 93       	push	r16
     9f4:	1f 93       	push	r17
     9f6:	cf 93       	push	r28
     9f8:	df 93       	push	r29
     9fa:	00 d0       	rcall	.+0      	; 0x9fc <rtc_mcp794xx_i2c_read+0x10>
     9fc:	cd b7       	in	r28, 0x3d	; 61
     9fe:	de b7       	in	r29, 0x3e	; 62
     a00:	8c 01       	movw	r16, r24
     a02:	69 83       	std	Y+1, r22	; 0x01
     a04:	7a 83       	std	Y+2, r23	; 0x02
     a06:	7a 01       	movw	r14, r20
     a08:	d2 2e       	mov	r13, r18
     a0a:	dc 01       	movw	r26, r24
     a0c:	16 96       	adiw	r26, 0x06	; 6
     a0e:	ed 91       	ld	r30, X+
     a10:	fc 91       	ld	r31, X
     a12:	17 97       	sbiw	r26, 0x07	; 7
     a14:	41 e0       	ldi	r20, 0x01	; 1
     a16:	be 01       	movw	r22, r28
     a18:	6f 5f       	subi	r22, 0xFF	; 255
     a1a:	7f 4f       	sbci	r23, 0xFF	; 255
     a1c:	1e 96       	adiw	r26, 0x0e	; 14
     a1e:	8c 91       	ld	r24, X
     a20:	09 95       	icall
     a22:	81 11       	cpse	r24, r1
     a24:	0f c0       	rjmp	.+30     	; 0xa44 <rtc_mcp794xx_i2c_read+0x58>
     a26:	d8 01       	movw	r26, r16
     a28:	14 96       	adiw	r26, 0x04	; 4
     a2a:	ed 91       	ld	r30, X+
     a2c:	fc 91       	ld	r31, X
     a2e:	15 97       	sbiw	r26, 0x05	; 5
     a30:	4d 2d       	mov	r20, r13
     a32:	b7 01       	movw	r22, r14
     a34:	1e 96       	adiw	r26, 0x0e	; 14
     a36:	8c 91       	ld	r24, X
     a38:	09 95       	icall
     a3a:	91 e0       	ldi	r25, 0x01	; 1
     a3c:	81 11       	cpse	r24, r1
     a3e:	03 c0       	rjmp	.+6      	; 0xa46 <rtc_mcp794xx_i2c_read+0x5a>
     a40:	90 e0       	ldi	r25, 0x00	; 0
     a42:	01 c0       	rjmp	.+2      	; 0xa46 <rtc_mcp794xx_i2c_read+0x5a>
     a44:	91 e0       	ldi	r25, 0x01	; 1
     a46:	89 2f       	mov	r24, r25
     a48:	0f 90       	pop	r0
     a4a:	0f 90       	pop	r0
     a4c:	df 91       	pop	r29
     a4e:	cf 91       	pop	r28
     a50:	1f 91       	pop	r17
     a52:	0f 91       	pop	r16
     a54:	ff 90       	pop	r15
     a56:	ef 90       	pop	r14
     a58:	df 90       	pop	r13
     a5a:	08 95       	ret

00000a5c <eeprom_mcp794xx_i2c_write>:
     a5c:	ef 92       	push	r14
     a5e:	ff 92       	push	r15
     a60:	0f 93       	push	r16
     a62:	1f 93       	push	r17
     a64:	cf 93       	push	r28
     a66:	df 93       	push	r29
     a68:	cd b7       	in	r28, 0x3d	; 61
     a6a:	de b7       	in	r29, 0x3e	; 62
     a6c:	36 2f       	mov	r19, r22
     a6e:	0d b7       	in	r16, 0x3d	; 61
     a70:	1e b7       	in	r17, 0x3e	; 62
     a72:	e2 2e       	mov	r14, r18
     a74:	f1 2c       	mov	r15, r1
     a76:	b7 01       	movw	r22, r14
     a78:	6f 5f       	subi	r22, 0xFF	; 255
     a7a:	7f 4f       	sbci	r23, 0xFF	; 255
     a7c:	ad b7       	in	r26, 0x3d	; 61
     a7e:	be b7       	in	r27, 0x3e	; 62
     a80:	a6 1b       	sub	r26, r22
     a82:	b7 0b       	sbc	r27, r23
     a84:	ad bf       	out	0x3d, r26	; 61
     a86:	be bf       	out	0x3e, r27	; 62
     a88:	6d b7       	in	r22, 0x3d	; 61
     a8a:	7e b7       	in	r23, 0x3e	; 62
     a8c:	6f 5f       	subi	r22, 0xFF	; 255
     a8e:	7f 4f       	sbci	r23, 0xFF	; 255
     a90:	11 96       	adiw	r26, 0x01	; 1
     a92:	3c 93       	st	X, r19
     a94:	11 97       	sbiw	r26, 0x01	; 1
     a96:	fa 01       	movw	r30, r20
     a98:	12 96       	adiw	r26, 0x02	; 2
     a9a:	ad 01       	movw	r20, r26
     a9c:	46 1b       	sub	r20, r22
     a9e:	57 0b       	sbc	r21, r23
     aa0:	e4 16       	cp	r14, r20
     aa2:	f5 06       	cpc	r15, r21
     aa4:	1c f0       	brlt	.+6      	; 0xaac <eeprom_mcp794xx_i2c_write+0x50>
     aa6:	31 91       	ld	r19, Z+
     aa8:	3d 93       	st	X+, r19
     aaa:	f7 cf       	rjmp	.-18     	; 0xa9a <eeprom_mcp794xx_i2c_write+0x3e>
     aac:	41 e0       	ldi	r20, 0x01	; 1
     aae:	42 0f       	add	r20, r18
     ab0:	dc 01       	movw	r26, r24
     ab2:	16 96       	adiw	r26, 0x06	; 6
     ab4:	ed 91       	ld	r30, X+
     ab6:	fc 91       	ld	r31, X
     ab8:	17 97       	sbiw	r26, 0x07	; 7
     aba:	1f 96       	adiw	r26, 0x0f	; 15
     abc:	8c 91       	ld	r24, X
     abe:	09 95       	icall
     ac0:	91 e0       	ldi	r25, 0x01	; 1
     ac2:	81 11       	cpse	r24, r1
     ac4:	01 c0       	rjmp	.+2      	; 0xac8 <eeprom_mcp794xx_i2c_write+0x6c>
     ac6:	90 e0       	ldi	r25, 0x00	; 0
     ac8:	89 2f       	mov	r24, r25
     aca:	0d bf       	out	0x3d, r16	; 61
     acc:	1e bf       	out	0x3e, r17	; 62
     ace:	df 91       	pop	r29
     ad0:	cf 91       	pop	r28
     ad2:	1f 91       	pop	r17
     ad4:	0f 91       	pop	r16
     ad6:	ff 90       	pop	r15
     ad8:	ef 90       	pop	r14
     ada:	08 95       	ret

00000adc <eeprom_mcp794xx_i2c_read>:
     adc:	df 92       	push	r13
     ade:	ef 92       	push	r14
     ae0:	ff 92       	push	r15
     ae2:	0f 93       	push	r16
     ae4:	1f 93       	push	r17
     ae6:	cf 93       	push	r28
     ae8:	df 93       	push	r29
     aea:	00 d0       	rcall	.+0      	; 0xaec <eeprom_mcp794xx_i2c_read+0x10>
     aec:	cd b7       	in	r28, 0x3d	; 61
     aee:	de b7       	in	r29, 0x3e	; 62
     af0:	8c 01       	movw	r16, r24
     af2:	69 83       	std	Y+1, r22	; 0x01
     af4:	7a 83       	std	Y+2, r23	; 0x02
     af6:	7a 01       	movw	r14, r20
     af8:	d2 2e       	mov	r13, r18
     afa:	dc 01       	movw	r26, r24
     afc:	16 96       	adiw	r26, 0x06	; 6
     afe:	ed 91       	ld	r30, X+
     b00:	fc 91       	ld	r31, X
     b02:	17 97       	sbiw	r26, 0x07	; 7
     b04:	41 e0       	ldi	r20, 0x01	; 1
     b06:	be 01       	movw	r22, r28
     b08:	6f 5f       	subi	r22, 0xFF	; 255
     b0a:	7f 4f       	sbci	r23, 0xFF	; 255
     b0c:	1f 96       	adiw	r26, 0x0f	; 15
     b0e:	8c 91       	ld	r24, X
     b10:	09 95       	icall
     b12:	81 11       	cpse	r24, r1
     b14:	0f c0       	rjmp	.+30     	; 0xb34 <eeprom_mcp794xx_i2c_read+0x58>
     b16:	d8 01       	movw	r26, r16
     b18:	14 96       	adiw	r26, 0x04	; 4
     b1a:	ed 91       	ld	r30, X+
     b1c:	fc 91       	ld	r31, X
     b1e:	15 97       	sbiw	r26, 0x05	; 5
     b20:	4d 2d       	mov	r20, r13
     b22:	b7 01       	movw	r22, r14
     b24:	1f 96       	adiw	r26, 0x0f	; 15
     b26:	8c 91       	ld	r24, X
     b28:	09 95       	icall
     b2a:	91 e0       	ldi	r25, 0x01	; 1
     b2c:	81 11       	cpse	r24, r1
     b2e:	03 c0       	rjmp	.+6      	; 0xb36 <eeprom_mcp794xx_i2c_read+0x5a>
     b30:	90 e0       	ldi	r25, 0x00	; 0
     b32:	01 c0       	rjmp	.+2      	; 0xb36 <eeprom_mcp794xx_i2c_read+0x5a>
     b34:	91 e0       	ldi	r25, 0x01	; 1
     b36:	89 2f       	mov	r24, r25
     b38:	0f 90       	pop	r0
     b3a:	0f 90       	pop	r0
     b3c:	df 91       	pop	r29
     b3e:	cf 91       	pop	r28
     b40:	1f 91       	pop	r17
     b42:	0f 91       	pop	r16
     b44:	ff 90       	pop	r15
     b46:	ef 90       	pop	r14
     b48:	df 90       	pop	r13
     b4a:	08 95       	ret

00000b4c <sram_mcp794xx_i2c_write>:
     b4c:	ef 92       	push	r14
     b4e:	ff 92       	push	r15
     b50:	0f 93       	push	r16
     b52:	1f 93       	push	r17
     b54:	cf 93       	push	r28
     b56:	df 93       	push	r29
     b58:	cd b7       	in	r28, 0x3d	; 61
     b5a:	de b7       	in	r29, 0x3e	; 62
     b5c:	36 2f       	mov	r19, r22
     b5e:	0d b7       	in	r16, 0x3d	; 61
     b60:	1e b7       	in	r17, 0x3e	; 62
     b62:	e2 2e       	mov	r14, r18
     b64:	f1 2c       	mov	r15, r1
     b66:	b7 01       	movw	r22, r14
     b68:	6f 5f       	subi	r22, 0xFF	; 255
     b6a:	7f 4f       	sbci	r23, 0xFF	; 255
     b6c:	ad b7       	in	r26, 0x3d	; 61
     b6e:	be b7       	in	r27, 0x3e	; 62
     b70:	a6 1b       	sub	r26, r22
     b72:	b7 0b       	sbc	r27, r23
     b74:	ad bf       	out	0x3d, r26	; 61
     b76:	be bf       	out	0x3e, r27	; 62
     b78:	6d b7       	in	r22, 0x3d	; 61
     b7a:	7e b7       	in	r23, 0x3e	; 62
     b7c:	6f 5f       	subi	r22, 0xFF	; 255
     b7e:	7f 4f       	sbci	r23, 0xFF	; 255
     b80:	11 96       	adiw	r26, 0x01	; 1
     b82:	3c 93       	st	X, r19
     b84:	11 97       	sbiw	r26, 0x01	; 1
     b86:	fa 01       	movw	r30, r20
     b88:	12 96       	adiw	r26, 0x02	; 2
     b8a:	ad 01       	movw	r20, r26
     b8c:	46 1b       	sub	r20, r22
     b8e:	57 0b       	sbc	r21, r23
     b90:	4e 15       	cp	r20, r14
     b92:	5f 05       	cpc	r21, r15
     b94:	1c f4       	brge	.+6      	; 0xb9c <sram_mcp794xx_i2c_write+0x50>
     b96:	31 91       	ld	r19, Z+
     b98:	3d 93       	st	X+, r19
     b9a:	f7 cf       	rjmp	.-18     	; 0xb8a <sram_mcp794xx_i2c_write+0x3e>
     b9c:	41 e0       	ldi	r20, 0x01	; 1
     b9e:	42 0f       	add	r20, r18
     ba0:	dc 01       	movw	r26, r24
     ba2:	16 96       	adiw	r26, 0x06	; 6
     ba4:	ed 91       	ld	r30, X+
     ba6:	fc 91       	ld	r31, X
     ba8:	17 97       	sbiw	r26, 0x07	; 7
     baa:	1e 96       	adiw	r26, 0x0e	; 14
     bac:	8c 91       	ld	r24, X
     bae:	09 95       	icall
     bb0:	91 e0       	ldi	r25, 0x01	; 1
     bb2:	81 11       	cpse	r24, r1
     bb4:	01 c0       	rjmp	.+2      	; 0xbb8 <sram_mcp794xx_i2c_write+0x6c>
     bb6:	90 e0       	ldi	r25, 0x00	; 0
     bb8:	89 2f       	mov	r24, r25
     bba:	0d bf       	out	0x3d, r16	; 61
     bbc:	1e bf       	out	0x3e, r17	; 62
     bbe:	df 91       	pop	r29
     bc0:	cf 91       	pop	r28
     bc2:	1f 91       	pop	r17
     bc4:	0f 91       	pop	r16
     bc6:	ff 90       	pop	r15
     bc8:	ef 90       	pop	r14
     bca:	08 95       	ret

00000bcc <a_mcp794xx_print_error_msg>:
     bcc:	7f 93       	push	r23
     bce:	6f 93       	push	r22
     bd0:	27 e5       	ldi	r18, 0x57	; 87
     bd2:	3e e8       	ldi	r19, 0x8E	; 142
     bd4:	3f 93       	push	r19
     bd6:	2f 93       	push	r18
     bd8:	dc 01       	movw	r26, r24
     bda:	1a 96       	adiw	r26, 0x0a	; 10
     bdc:	ed 91       	ld	r30, X+
     bde:	fc 91       	ld	r31, X
     be0:	1b 97       	sbiw	r26, 0x0b	; 11
     be2:	09 95       	icall
     be4:	0f 90       	pop	r0
     be6:	0f 90       	pop	r0
     be8:	0f 90       	pop	r0
     bea:	0f 90       	pop	r0
     bec:	08 95       	ret

00000bee <a_pcf85xxx_dec2bcd>:
     bee:	6a e0       	ldi	r22, 0x0A	; 10
     bf0:	0e 94 c6 20 	call	0x418c	; 0x418c <__udivmodqi4>
     bf4:	29 2f       	mov	r18, r25
     bf6:	30 e1       	ldi	r19, 0x10	; 16
     bf8:	83 9f       	mul	r24, r19
     bfa:	c0 01       	movw	r24, r0
     bfc:	11 24       	eor	r1, r1
     bfe:	82 2b       	or	r24, r18
     c00:	08 95       	ret

00000c02 <a_pcf85xxx_bcd2dec>:
     c02:	98 2f       	mov	r25, r24
     c04:	92 95       	swap	r25
     c06:	9f 70       	andi	r25, 0x0F	; 15
     c08:	8f 70       	andi	r24, 0x0F	; 15
     c0a:	2a e0       	ldi	r18, 0x0A	; 10
     c0c:	92 9f       	mul	r25, r18
     c0e:	80 0d       	add	r24, r0
     c10:	11 24       	eor	r1, r1
     c12:	08 95       	ret

00000c14 <mcp794xx_init>:
     c14:	cf 93       	push	r28
     c16:	df 93       	push	r29
     c18:	00 97       	sbiw	r24, 0x00	; 0
     c1a:	09 f4       	brne	.+2      	; 0xc1e <mcp794xx_init+0xa>
     c1c:	4f c0       	rjmp	.+158    	; 0xcbc <mcp794xx_init+0xa8>
     c1e:	dc 01       	movw	r26, r24
     c20:	1a 96       	adiw	r26, 0x0a	; 10
     c22:	ed 91       	ld	r30, X+
     c24:	fc 91       	ld	r31, X
     c26:	1b 97       	sbiw	r26, 0x0b	; 11
     c28:	30 97       	sbiw	r30, 0x00	; 0
     c2a:	09 f4       	brne	.+2      	; 0xc2e <mcp794xx_init+0x1a>
     c2c:	49 c0       	rjmp	.+146    	; 0xcc0 <mcp794xx_init+0xac>
     c2e:	ec 01       	movw	r28, r24
     c30:	88 81       	ld	r24, Y
     c32:	99 81       	ldd	r25, Y+1	; 0x01
     c34:	89 2b       	or	r24, r25
     c36:	19 f4       	brne	.+6      	; 0xc3e <mcp794xx_init+0x2a>
     c38:	81 e7       	ldi	r24, 0x71	; 113
     c3a:	9e e8       	ldi	r25, 0x8E	; 142
     c3c:	06 c0       	rjmp	.+12     	; 0xc4a <mcp794xx_init+0x36>
     c3e:	8a 81       	ldd	r24, Y+2	; 0x02
     c40:	9b 81       	ldd	r25, Y+3	; 0x03
     c42:	89 2b       	or	r24, r25
     c44:	41 f4       	brne	.+16     	; 0xc56 <mcp794xx_init+0x42>
     c46:	83 e9       	ldi	r24, 0x93	; 147
     c48:	9e e8       	ldi	r25, 0x8E	; 142
     c4a:	9f 93       	push	r25
     c4c:	8f 93       	push	r24
     c4e:	09 95       	icall
     c50:	0f 90       	pop	r0
     c52:	0f 90       	pop	r0
     c54:	35 c0       	rjmp	.+106    	; 0xcc0 <mcp794xx_init+0xac>
     c56:	8c 81       	ldd	r24, Y+4	; 0x04
     c58:	9d 81       	ldd	r25, Y+5	; 0x05
     c5a:	89 2b       	or	r24, r25
     c5c:	19 f4       	brne	.+6      	; 0xc64 <mcp794xx_init+0x50>
     c5e:	80 eb       	ldi	r24, 0xB0	; 176
     c60:	9e e8       	ldi	r25, 0x8E	; 142
     c62:	f3 cf       	rjmp	.-26     	; 0xc4a <mcp794xx_init+0x36>
     c64:	8e 81       	ldd	r24, Y+6	; 0x06
     c66:	9f 81       	ldd	r25, Y+7	; 0x07
     c68:	89 2b       	or	r24, r25
     c6a:	19 f4       	brne	.+6      	; 0xc72 <mcp794xx_init+0x5e>
     c6c:	8c ec       	ldi	r24, 0xCC	; 204
     c6e:	9e e8       	ldi	r25, 0x8E	; 142
     c70:	ec cf       	rjmp	.-40     	; 0xc4a <mcp794xx_init+0x36>
     c72:	8c 85       	ldd	r24, Y+12	; 0x0c
     c74:	9d 85       	ldd	r25, Y+13	; 0x0d
     c76:	89 2b       	or	r24, r25
     c78:	19 f4       	brne	.+6      	; 0xc80 <mcp794xx_init+0x6c>
     c7a:	89 ee       	ldi	r24, 0xE9	; 233
     c7c:	9e e8       	ldi	r25, 0x8E	; 142
     c7e:	e5 cf       	rjmp	.-54     	; 0xc4a <mcp794xx_init+0x36>
     c80:	88 85       	ldd	r24, Y+8	; 0x08
     c82:	99 85       	ldd	r25, Y+9	; 0x09
     c84:	89 2b       	or	r24, r25
     c86:	39 f4       	brne	.+14     	; 0xc96 <mcp794xx_init+0x82>
     c88:	85 e0       	ldi	r24, 0x05	; 5
     c8a:	9f e8       	ldi	r25, 0x8F	; 143
     c8c:	9f 93       	push	r25
     c8e:	8f 93       	push	r24
     c90:	09 95       	icall
     c92:	0f 90       	pop	r0
     c94:	0f 90       	pop	r0
     c96:	e8 81       	ld	r30, Y
     c98:	f9 81       	ldd	r31, Y+1	; 0x01
     c9a:	09 95       	icall
     c9c:	88 23       	and	r24, r24
     c9e:	59 f0       	breq	.+22     	; 0xcb6 <mcp794xx_init+0xa2>
     ca0:	89 e1       	ldi	r24, 0x19	; 25
     ca2:	9f e8       	ldi	r25, 0x8F	; 143
     ca4:	9f 93       	push	r25
     ca6:	8f 93       	push	r24
     ca8:	ea 85       	ldd	r30, Y+10	; 0x0a
     caa:	fb 85       	ldd	r31, Y+11	; 0x0b
     cac:	09 95       	icall
     cae:	0f 90       	pop	r0
     cb0:	0f 90       	pop	r0
     cb2:	81 e0       	ldi	r24, 0x01	; 1
     cb4:	06 c0       	rjmp	.+12     	; 0xcc2 <mcp794xx_init+0xae>
     cb6:	91 e0       	ldi	r25, 0x01	; 1
     cb8:	99 8b       	std	Y+17, r25	; 0x11
     cba:	03 c0       	rjmp	.+6      	; 0xcc2 <mcp794xx_init+0xae>
     cbc:	82 e0       	ldi	r24, 0x02	; 2
     cbe:	01 c0       	rjmp	.+2      	; 0xcc2 <mcp794xx_init+0xae>
     cc0:	83 e0       	ldi	r24, 0x03	; 3
     cc2:	df 91       	pop	r29
     cc4:	cf 91       	pop	r28
     cc6:	08 95       	ret

00000cc8 <mcp794xx_set_addr_pin>:
     cc8:	fc 01       	movw	r30, r24
     cca:	89 2b       	or	r24, r25
     ccc:	49 f0       	breq	.+18     	; 0xce0 <mcp794xx_set_addr_pin+0x18>
     cce:	81 89       	ldd	r24, Z+17	; 0x11
     cd0:	81 30       	cpi	r24, 0x01	; 1
     cd2:	41 f4       	brne	.+16     	; 0xce4 <mcp794xx_set_addr_pin+0x1c>
     cd4:	8f e6       	ldi	r24, 0x6F	; 111
     cd6:	86 87       	std	Z+14, r24	; 0x0e
     cd8:	87 e5       	ldi	r24, 0x57	; 87
     cda:	87 87       	std	Z+15, r24	; 0x0f
     cdc:	80 e0       	ldi	r24, 0x00	; 0
     cde:	08 95       	ret
     ce0:	82 e0       	ldi	r24, 0x02	; 2
     ce2:	08 95       	ret
     ce4:	83 e0       	ldi	r24, 0x03	; 3
     ce6:	08 95       	ret

00000ce8 <mcp794xx_set_variant>:
     ce8:	00 97       	sbiw	r24, 0x00	; 0
     cea:	39 f0       	breq	.+14     	; 0xcfa <mcp794xx_set_variant+0x12>
     cec:	fc 01       	movw	r30, r24
     cee:	21 89       	ldd	r18, Z+17	; 0x11
     cf0:	21 30       	cpi	r18, 0x01	; 1
     cf2:	29 f4       	brne	.+10     	; 0xcfe <mcp794xx_set_variant+0x16>
     cf4:	60 8b       	std	Z+16, r22	; 0x10
     cf6:	80 e0       	ldi	r24, 0x00	; 0
     cf8:	08 95       	ret
     cfa:	82 e0       	ldi	r24, 0x02	; 2
     cfc:	08 95       	ret
     cfe:	83 e0       	ldi	r24, 0x03	; 3
     d00:	08 95       	ret

00000d02 <mcp794xx_set_debug_print_buffer_size>:
     d02:	00 97       	sbiw	r24, 0x00	; 0
     d04:	41 f0       	breq	.+16     	; 0xd16 <mcp794xx_set_debug_print_buffer_size+0x14>
     d06:	fc 01       	movw	r30, r24
     d08:	21 89       	ldd	r18, Z+17	; 0x11
     d0a:	21 30       	cpi	r18, 0x01	; 1
     d0c:	31 f4       	brne	.+12     	; 0xd1a <mcp794xx_set_debug_print_buffer_size+0x18>
     d0e:	62 8b       	std	Z+18, r22	; 0x12
     d10:	73 8b       	std	Z+19, r23	; 0x13
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	08 95       	ret
     d16:	82 e0       	ldi	r24, 0x02	; 2
     d18:	08 95       	ret
     d1a:	83 e0       	ldi	r24, 0x03	; 3
     d1c:	08 95       	ret

00000d1e <mcp794xx_get_time_and_date>:
     d1e:	df 92       	push	r13
     d20:	ef 92       	push	r14
     d22:	ff 92       	push	r15
     d24:	0f 93       	push	r16
     d26:	1f 93       	push	r17
     d28:	cf 93       	push	r28
     d2a:	df 93       	push	r29
     d2c:	cd b7       	in	r28, 0x3d	; 61
     d2e:	de b7       	in	r29, 0x3e	; 62
     d30:	27 97       	sbiw	r28, 0x07	; 7
     d32:	cd bf       	out	0x3d, r28	; 61
     d34:	de bf       	out	0x3e, r29	; 62
     d36:	00 97       	sbiw	r24, 0x00	; 0
     d38:	09 f4       	brne	.+2      	; 0xd3c <mcp794xx_get_time_and_date+0x1e>
     d3a:	5e c0       	rjmp	.+188    	; 0xdf8 <mcp794xx_get_time_and_date+0xda>
     d3c:	fc 01       	movw	r30, r24
     d3e:	21 89       	ldd	r18, Z+17	; 0x11
     d40:	21 30       	cpi	r18, 0x01	; 1
     d42:	09 f0       	breq	.+2      	; 0xd46 <mcp794xx_get_time_and_date+0x28>
     d44:	5c c0       	rjmp	.+184    	; 0xdfe <mcp794xx_get_time_and_date+0xe0>
     d46:	8b 01       	movw	r16, r22
     d48:	7c 01       	movw	r14, r24
     d4a:	27 e0       	ldi	r18, 0x07	; 7
     d4c:	ae 01       	movw	r20, r28
     d4e:	4f 5f       	subi	r20, 0xFF	; 255
     d50:	5f 4f       	sbci	r21, 0xFF	; 255
     d52:	60 e0       	ldi	r22, 0x00	; 0
     d54:	70 e0       	ldi	r23, 0x00	; 0
     d56:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
     d5a:	d8 2e       	mov	r13, r24
     d5c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
     d60:	88 23       	and	r24, r24
     d62:	41 f0       	breq	.+16     	; 0xd74 <mcp794xx_get_time_and_date+0x56>
     d64:	68 e5       	ldi	r22, 0x58	; 88
     d66:	7f e8       	ldi	r23, 0x8F	; 143
     d68:	c7 01       	movw	r24, r14
     d6a:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
     d6e:	dd 24       	eor	r13, r13
     d70:	d3 94       	inc	r13
     d72:	47 c0       	rjmp	.+142    	; 0xe02 <mcp794xx_get_time_and_date+0xe4>
     d74:	89 81       	ldd	r24, Y+1	; 0x01
     d76:	8f 77       	andi	r24, 0x7F	; 127
     d78:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
     d7c:	f8 01       	movw	r30, r16
     d7e:	85 83       	std	Z+5, r24	; 0x05
     d80:	8a 81       	ldd	r24, Y+2	; 0x02
     d82:	8f 77       	andi	r24, 0x7F	; 127
     d84:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
     d88:	f8 01       	movw	r30, r16
     d8a:	84 83       	std	Z+4, r24	; 0x04
     d8c:	f7 01       	movw	r30, r14
     d8e:	e2 5a       	subi	r30, 0xA2	; 162
     d90:	ff 4f       	sbci	r31, 0xFF	; 255
     d92:	80 81       	ld	r24, Z
     d94:	81 11       	cpse	r24, r1
     d96:	07 c0       	rjmp	.+14     	; 0xda6 <mcp794xx_get_time_and_date+0x88>
     d98:	8b 81       	ldd	r24, Y+3	; 0x03
     d9a:	8f 73       	andi	r24, 0x3F	; 63
     d9c:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
     da0:	f8 01       	movw	r30, r16
     da2:	83 83       	std	Z+3, r24	; 0x03
     da4:	0d c0       	rjmp	.+26     	; 0xdc0 <mcp794xx_get_time_and_date+0xa2>
     da6:	81 30       	cpi	r24, 0x01	; 1
     da8:	59 f4       	brne	.+22     	; 0xdc0 <mcp794xx_get_time_and_date+0xa2>
     daa:	fb 80       	ldd	r15, Y+3	; 0x03
     dac:	8f 2d       	mov	r24, r15
     dae:	8f 71       	andi	r24, 0x1F	; 31
     db0:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
     db4:	f8 01       	movw	r30, r16
     db6:	83 83       	std	Z+3, r24	; 0x03
     db8:	f5 fa       	bst	r15, 5
     dba:	ff 24       	eor	r15, r15
     dbc:	f0 f8       	bld	r15, 0
     dbe:	f1 86       	std	Z+9, r15	; 0x09
     dc0:	8c 81       	ldd	r24, Y+4	; 0x04
     dc2:	87 70       	andi	r24, 0x07	; 7
     dc4:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
     dc8:	f8 01       	movw	r30, r16
     dca:	87 83       	std	Z+7, r24	; 0x07
     dcc:	8d 81       	ldd	r24, Y+5	; 0x05
     dce:	8f 73       	andi	r24, 0x3F	; 63
     dd0:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
     dd4:	f8 01       	movw	r30, r16
     dd6:	82 83       	std	Z+2, r24	; 0x02
     dd8:	8e 81       	ldd	r24, Y+6	; 0x06
     dda:	8f 71       	andi	r24, 0x1F	; 31
     ddc:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
     de0:	f8 01       	movw	r30, r16
     de2:	86 83       	std	Z+6, r24	; 0x06
     de4:	8f 81       	ldd	r24, Y+7	; 0x07
     de6:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
     dea:	90 e0       	ldi	r25, 0x00	; 0
     dec:	80 53       	subi	r24, 0x30	; 48
     dee:	98 4f       	sbci	r25, 0xF8	; 248
     df0:	f8 01       	movw	r30, r16
     df2:	80 83       	st	Z, r24
     df4:	91 83       	std	Z+1, r25	; 0x01
     df6:	05 c0       	rjmp	.+10     	; 0xe02 <mcp794xx_get_time_and_date+0xe4>
     df8:	92 e0       	ldi	r25, 0x02	; 2
     dfa:	d9 2e       	mov	r13, r25
     dfc:	02 c0       	rjmp	.+4      	; 0xe02 <mcp794xx_get_time_and_date+0xe4>
     dfe:	83 e0       	ldi	r24, 0x03	; 3
     e00:	d8 2e       	mov	r13, r24
     e02:	8d 2d       	mov	r24, r13
     e04:	27 96       	adiw	r28, 0x07	; 7
     e06:	cd bf       	out	0x3d, r28	; 61
     e08:	de bf       	out	0x3e, r29	; 62
     e0a:	df 91       	pop	r29
     e0c:	cf 91       	pop	r28
     e0e:	1f 91       	pop	r17
     e10:	0f 91       	pop	r16
     e12:	ff 90       	pop	r15
     e14:	ef 90       	pop	r14
     e16:	df 90       	pop	r13
     e18:	08 95       	ret

00000e1a <mcp794xx_set_hour_format>:
     e1a:	df 92       	push	r13
     e1c:	ef 92       	push	r14
     e1e:	ff 92       	push	r15
     e20:	0f 93       	push	r16
     e22:	1f 93       	push	r17
     e24:	cf 93       	push	r28
     e26:	df 93       	push	r29
     e28:	1f 92       	push	r1
     e2a:	cd b7       	in	r28, 0x3d	; 61
     e2c:	de b7       	in	r29, 0x3e	; 62
     e2e:	00 97       	sbiw	r24, 0x00	; 0
     e30:	b1 f1       	breq	.+108    	; 0xe9e <mcp794xx_set_hour_format+0x84>
     e32:	fc 01       	movw	r30, r24
     e34:	f1 88       	ldd	r15, Z+17	; 0x11
     e36:	f1 e0       	ldi	r31, 0x01	; 1
     e38:	ff 12       	cpse	r15, r31
     e3a:	34 c0       	rjmp	.+104    	; 0xea4 <mcp794xx_set_hour_format+0x8a>
     e3c:	e4 2e       	mov	r14, r20
     e3e:	d6 2e       	mov	r13, r22
     e40:	8c 01       	movw	r16, r24
     e42:	70 e0       	ldi	r23, 0x00	; 0
     e44:	21 e0       	ldi	r18, 0x01	; 1
     e46:	ae 01       	movw	r20, r28
     e48:	4f 5f       	subi	r20, 0xFF	; 255
     e4a:	5f 4f       	sbci	r21, 0xFF	; 255
     e4c:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
     e50:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
     e54:	88 23       	and	r24, r24
     e56:	19 f0       	breq	.+6      	; 0xe5e <mcp794xx_set_hour_format+0x44>
     e58:	6b e6       	ldi	r22, 0x6B	; 107
     e5a:	7f e8       	ldi	r23, 0x8F	; 143
     e5c:	16 c0       	rjmp	.+44     	; 0xe8a <mcp794xx_set_hour_format+0x70>
     e5e:	89 81       	ldd	r24, Y+1	; 0x01
     e60:	28 2f       	mov	r18, r24
     e62:	2f 7b       	andi	r18, 0xBF	; 191
     e64:	30 e4       	ldi	r19, 0x40	; 64
     e66:	e3 9e       	mul	r14, r19
     e68:	c0 01       	movw	r24, r0
     e6a:	11 24       	eor	r1, r1
     e6c:	82 2b       	or	r24, r18
     e6e:	89 83       	std	Y+1, r24	; 0x01
     e70:	ae 01       	movw	r20, r28
     e72:	4f 5f       	subi	r20, 0xFF	; 255
     e74:	5f 4f       	sbci	r21, 0xFF	; 255
     e76:	6d 2d       	mov	r22, r13
     e78:	c8 01       	movw	r24, r16
     e7a:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
     e7e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
     e82:	88 23       	and	r24, r24
     e84:	31 f0       	breq	.+12     	; 0xe92 <mcp794xx_set_hour_format+0x78>
     e86:	69 e8       	ldi	r22, 0x89	; 137
     e88:	7f e8       	ldi	r23, 0x8F	; 143
     e8a:	c8 01       	movw	r24, r16
     e8c:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
     e90:	0b c0       	rjmp	.+22     	; 0xea8 <mcp794xx_set_hour_format+0x8e>
     e92:	f8 01       	movw	r30, r16
     e94:	e2 5a       	subi	r30, 0xA2	; 162
     e96:	ff 4f       	sbci	r31, 0xFF	; 255
     e98:	e0 82       	st	Z, r14
     e9a:	f1 2c       	mov	r15, r1
     e9c:	05 c0       	rjmp	.+10     	; 0xea8 <mcp794xx_set_hour_format+0x8e>
     e9e:	92 e0       	ldi	r25, 0x02	; 2
     ea0:	f9 2e       	mov	r15, r25
     ea2:	02 c0       	rjmp	.+4      	; 0xea8 <mcp794xx_set_hour_format+0x8e>
     ea4:	83 e0       	ldi	r24, 0x03	; 3
     ea6:	f8 2e       	mov	r15, r24
     ea8:	8f 2d       	mov	r24, r15
     eaa:	0f 90       	pop	r0
     eac:	df 91       	pop	r29
     eae:	cf 91       	pop	r28
     eb0:	1f 91       	pop	r17
     eb2:	0f 91       	pop	r16
     eb4:	ff 90       	pop	r15
     eb6:	ef 90       	pop	r14
     eb8:	df 90       	pop	r13
     eba:	08 95       	ret

00000ebc <mcp794xx_get_hour_format>:
     ebc:	ef 92       	push	r14
     ebe:	ff 92       	push	r15
     ec0:	0f 93       	push	r16
     ec2:	1f 93       	push	r17
     ec4:	cf 93       	push	r28
     ec6:	df 93       	push	r29
     ec8:	1f 92       	push	r1
     eca:	cd b7       	in	r28, 0x3d	; 61
     ecc:	de b7       	in	r29, 0x3e	; 62
     ece:	00 97       	sbiw	r24, 0x00	; 0
     ed0:	11 f1       	breq	.+68     	; 0xf16 <mcp794xx_get_hour_format+0x5a>
     ed2:	fc 01       	movw	r30, r24
     ed4:	21 89       	ldd	r18, Z+17	; 0x11
     ed6:	21 30       	cpi	r18, 0x01	; 1
     ed8:	01 f5       	brne	.+64     	; 0xf1a <mcp794xx_get_hour_format+0x5e>
     eda:	7a 01       	movw	r14, r20
     edc:	8c 01       	movw	r16, r24
     ede:	70 e0       	ldi	r23, 0x00	; 0
     ee0:	ae 01       	movw	r20, r28
     ee2:	4f 5f       	subi	r20, 0xFF	; 255
     ee4:	5f 4f       	sbci	r21, 0xFF	; 255
     ee6:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
     eea:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
     eee:	88 23       	and	r24, r24
     ef0:	39 f0       	breq	.+14     	; 0xf00 <mcp794xx_get_hour_format+0x44>
     ef2:	6a e9       	ldi	r22, 0x9A	; 154
     ef4:	7f e8       	ldi	r23, 0x8F	; 143
     ef6:	c8 01       	movw	r24, r16
     ef8:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
     efc:	81 e0       	ldi	r24, 0x01	; 1
     efe:	0e c0       	rjmp	.+28     	; 0xf1c <mcp794xx_get_hour_format+0x60>
     f00:	99 81       	ldd	r25, Y+1	; 0x01
     f02:	96 fb       	bst	r25, 6
     f04:	99 27       	eor	r25, r25
     f06:	90 f9       	bld	r25, 0
     f08:	f8 01       	movw	r30, r16
     f0a:	e2 5a       	subi	r30, 0xA2	; 162
     f0c:	ff 4f       	sbci	r31, 0xFF	; 255
     f0e:	90 83       	st	Z, r25
     f10:	f7 01       	movw	r30, r14
     f12:	90 83       	st	Z, r25
     f14:	03 c0       	rjmp	.+6      	; 0xf1c <mcp794xx_get_hour_format+0x60>
     f16:	82 e0       	ldi	r24, 0x02	; 2
     f18:	01 c0       	rjmp	.+2      	; 0xf1c <mcp794xx_get_hour_format+0x60>
     f1a:	83 e0       	ldi	r24, 0x03	; 3
     f1c:	0f 90       	pop	r0
     f1e:	df 91       	pop	r29
     f20:	cf 91       	pop	r28
     f22:	1f 91       	pop	r17
     f24:	0f 91       	pop	r16
     f26:	ff 90       	pop	r15
     f28:	ef 90       	pop	r14
     f2a:	08 95       	ret

00000f2c <mcp794xx_set_am_pm>:
     f2c:	ef 92       	push	r14
     f2e:	ff 92       	push	r15
     f30:	0f 93       	push	r16
     f32:	1f 93       	push	r17
     f34:	cf 93       	push	r28
     f36:	df 93       	push	r29
     f38:	1f 92       	push	r1
     f3a:	cd b7       	in	r28, 0x3d	; 61
     f3c:	de b7       	in	r29, 0x3e	; 62
     f3e:	00 97       	sbiw	r24, 0x00	; 0
     f40:	79 f1       	breq	.+94     	; 0xfa0 <mcp794xx_set_am_pm+0x74>
     f42:	fc 01       	movw	r30, r24
     f44:	21 89       	ldd	r18, Z+17	; 0x11
     f46:	21 30       	cpi	r18, 0x01	; 1
     f48:	69 f5       	brne	.+90     	; 0xfa4 <mcp794xx_set_am_pm+0x78>
     f4a:	f4 2e       	mov	r15, r20
     f4c:	e6 2e       	mov	r14, r22
     f4e:	8c 01       	movw	r16, r24
     f50:	70 e0       	ldi	r23, 0x00	; 0
     f52:	ae 01       	movw	r20, r28
     f54:	4f 5f       	subi	r20, 0xFF	; 255
     f56:	5f 4f       	sbci	r21, 0xFF	; 255
     f58:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
     f5c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
     f60:	88 23       	and	r24, r24
     f62:	19 f0       	breq	.+6      	; 0xf6a <mcp794xx_set_am_pm+0x3e>
     f64:	6a ea       	ldi	r22, 0xAA	; 170
     f66:	7f e8       	ldi	r23, 0x8F	; 143
     f68:	16 c0       	rjmp	.+44     	; 0xf96 <mcp794xx_set_am_pm+0x6a>
     f6a:	49 81       	ldd	r20, Y+1	; 0x01
     f6c:	84 2f       	mov	r24, r20
     f6e:	8f 7d       	andi	r24, 0xDF	; 223
     f70:	f0 e2       	ldi	r31, 0x20	; 32
     f72:	ff 9e       	mul	r15, r31
     f74:	a0 01       	movw	r20, r0
     f76:	11 24       	eor	r1, r1
     f78:	48 2b       	or	r20, r24
     f7a:	49 83       	std	Y+1, r20	; 0x01
     f7c:	ae 01       	movw	r20, r28
     f7e:	4f 5f       	subi	r20, 0xFF	; 255
     f80:	5f 4f       	sbci	r21, 0xFF	; 255
     f82:	6e 2d       	mov	r22, r14
     f84:	c8 01       	movw	r24, r16
     f86:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
     f8a:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
     f8e:	88 23       	and	r24, r24
     f90:	51 f0       	breq	.+20     	; 0xfa6 <mcp794xx_set_am_pm+0x7a>
     f92:	61 ed       	ldi	r22, 0xD1	; 209
     f94:	7f e8       	ldi	r23, 0x8F	; 143
     f96:	c8 01       	movw	r24, r16
     f98:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
     f9c:	81 e0       	ldi	r24, 0x01	; 1
     f9e:	03 c0       	rjmp	.+6      	; 0xfa6 <mcp794xx_set_am_pm+0x7a>
     fa0:	82 e0       	ldi	r24, 0x02	; 2
     fa2:	01 c0       	rjmp	.+2      	; 0xfa6 <mcp794xx_set_am_pm+0x7a>
     fa4:	83 e0       	ldi	r24, 0x03	; 3
     fa6:	0f 90       	pop	r0
     fa8:	df 91       	pop	r29
     faa:	cf 91       	pop	r28
     fac:	1f 91       	pop	r17
     fae:	0f 91       	pop	r16
     fb0:	ff 90       	pop	r15
     fb2:	ef 90       	pop	r14
     fb4:	08 95       	ret

00000fb6 <mcp794xx_set_time_and_date>:
     fb6:	af 92       	push	r10
     fb8:	bf 92       	push	r11
     fba:	cf 92       	push	r12
     fbc:	df 92       	push	r13
     fbe:	ef 92       	push	r14
     fc0:	ff 92       	push	r15
     fc2:	0f 93       	push	r16
     fc4:	1f 93       	push	r17
     fc6:	cf 93       	push	r28
     fc8:	df 93       	push	r29
     fca:	cd b7       	in	r28, 0x3d	; 61
     fcc:	de b7       	in	r29, 0x3e	; 62
     fce:	28 97       	sbiw	r28, 0x08	; 8
     fd0:	cd bf       	out	0x3d, r28	; 61
     fd2:	de bf       	out	0x3e, r29	; 62
     fd4:	00 97       	sbiw	r24, 0x00	; 0
     fd6:	09 f4       	brne	.+2      	; 0xfda <mcp794xx_set_time_and_date+0x24>
     fd8:	25 c1       	rjmp	.+586    	; 0x1224 <mcp794xx_set_time_and_date+0x26e>
     fda:	fc 01       	movw	r30, r24
     fdc:	d1 88       	ldd	r13, Z+17	; 0x11
     fde:	f1 e0       	ldi	r31, 0x01	; 1
     fe0:	df 12       	cpse	r13, r31
     fe2:	23 c1       	rjmp	.+582    	; 0x122a <mcp794xx_set_time_and_date+0x274>
     fe4:	7b 01       	movw	r14, r22
     fe6:	8c 01       	movw	r16, r24
     fe8:	fb 01       	movw	r30, r22
     fea:	80 81       	ld	r24, Z
     fec:	91 81       	ldd	r25, Z+1	; 0x01
     fee:	84 36       	cpi	r24, 0x64	; 100
     ff0:	91 05       	cpc	r25, r1
     ff2:	18 f0       	brcs	.+6      	; 0xffa <mcp794xx_set_time_and_date+0x44>
     ff4:	6a ee       	ldi	r22, 0xEA	; 234
     ff6:	7f e8       	ldi	r23, 0x8F	; 143
     ff8:	07 c0       	rjmp	.+14     	; 0x1008 <mcp794xx_set_time_and_date+0x52>
     ffa:	fb 01       	movw	r30, r22
     ffc:	86 81       	ldd	r24, Z+6	; 0x06
     ffe:	81 50       	subi	r24, 0x01	; 1
    1000:	8c 30       	cpi	r24, 0x0C	; 12
    1002:	40 f0       	brcs	.+16     	; 0x1014 <mcp794xx_set_time_and_date+0x5e>
    1004:	63 e2       	ldi	r22, 0x23	; 35
    1006:	70 e9       	ldi	r23, 0x90	; 144
    1008:	c8 01       	movw	r24, r16
    100a:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    100e:	24 e0       	ldi	r18, 0x04	; 4
    1010:	d2 2e       	mov	r13, r18
    1012:	0f c1       	rjmp	.+542    	; 0x1232 <mcp794xx_set_time_and_date+0x27c>
    1014:	fb 01       	movw	r30, r22
    1016:	82 81       	ldd	r24, Z+2	; 0x02
    1018:	81 50       	subi	r24, 0x01	; 1
    101a:	8f 31       	cpi	r24, 0x1F	; 31
    101c:	18 f0       	brcs	.+6      	; 0x1024 <mcp794xx_set_time_and_date+0x6e>
    101e:	6d e5       	ldi	r22, 0x5D	; 93
    1020:	70 e9       	ldi	r23, 0x90	; 144
    1022:	f2 cf       	rjmp	.-28     	; 0x1008 <mcp794xx_set_time_and_date+0x52>
    1024:	fb 01       	movw	r30, r22
    1026:	87 81       	ldd	r24, Z+7	; 0x07
    1028:	81 50       	subi	r24, 0x01	; 1
    102a:	87 30       	cpi	r24, 0x07	; 7
    102c:	18 f0       	brcs	.+6      	; 0x1034 <mcp794xx_set_time_and_date+0x7e>
    102e:	66 e9       	ldi	r22, 0x96	; 150
    1030:	70 e9       	ldi	r23, 0x90	; 144
    1032:	ea cf       	rjmp	.-44     	; 0x1008 <mcp794xx_set_time_and_date+0x52>
    1034:	fb 01       	movw	r30, r22
    1036:	84 81       	ldd	r24, Z+4	; 0x04
    1038:	8c 33       	cpi	r24, 0x3C	; 60
    103a:	18 f0       	brcs	.+6      	; 0x1042 <mcp794xx_set_time_and_date+0x8c>
    103c:	62 ed       	ldi	r22, 0xD2	; 210
    103e:	70 e9       	ldi	r23, 0x90	; 144
    1040:	e3 cf       	rjmp	.-58     	; 0x1008 <mcp794xx_set_time_and_date+0x52>
    1042:	fb 01       	movw	r30, r22
    1044:	85 81       	ldd	r24, Z+5	; 0x05
    1046:	8c 33       	cpi	r24, 0x3C	; 60
    1048:	18 f0       	brcs	.+6      	; 0x1050 <mcp794xx_set_time_and_date+0x9a>
    104a:	6d e0       	ldi	r22, 0x0D	; 13
    104c:	71 e9       	ldi	r23, 0x91	; 145
    104e:	dc cf       	rjmp	.-72     	; 0x1008 <mcp794xx_set_time_and_date+0x52>
    1050:	58 01       	movw	r10, r16
    1052:	fe e5       	ldi	r31, 0x5E	; 94
    1054:	af 0e       	add	r10, r31
    1056:	b1 1c       	adc	r11, r1
    1058:	f5 01       	movw	r30, r10
    105a:	80 81       	ld	r24, Z
    105c:	81 11       	cpse	r24, r1
    105e:	07 c0       	rjmp	.+14     	; 0x106e <mcp794xx_set_time_and_date+0xb8>
    1060:	fb 01       	movw	r30, r22
    1062:	83 81       	ldd	r24, Z+3	; 0x03
    1064:	88 31       	cpi	r24, 0x18	; 24
    1066:	80 f0       	brcs	.+32     	; 0x1088 <mcp794xx_set_time_and_date+0xd2>
    1068:	69 e4       	ldi	r22, 0x49	; 73
    106a:	71 e9       	ldi	r23, 0x91	; 145
    106c:	cd cf       	rjmp	.-102    	; 0x1008 <mcp794xx_set_time_and_date+0x52>
    106e:	81 30       	cpi	r24, 0x01	; 1
    1070:	41 f4       	brne	.+16     	; 0x1082 <mcp794xx_set_time_and_date+0xcc>
    1072:	fb 01       	movw	r30, r22
    1074:	83 81       	ldd	r24, Z+3	; 0x03
    1076:	81 50       	subi	r24, 0x01	; 1
    1078:	8c 30       	cpi	r24, 0x0C	; 12
    107a:	30 f0       	brcs	.+12     	; 0x1088 <mcp794xx_set_time_and_date+0xd2>
    107c:	62 e8       	ldi	r22, 0x82	; 130
    107e:	71 e9       	ldi	r23, 0x91	; 145
    1080:	c3 cf       	rjmp	.-122    	; 0x1008 <mcp794xx_set_time_and_date+0x52>
    1082:	6b eb       	ldi	r22, 0xBB	; 187
    1084:	71 e9       	ldi	r23, 0x91	; 145
    1086:	c0 cf       	rjmp	.-128    	; 0x1008 <mcp794xx_set_time_and_date+0x52>
    1088:	ae 01       	movw	r20, r28
    108a:	4f 5f       	subi	r20, 0xFF	; 255
    108c:	5f 4f       	sbci	r21, 0xFF	; 255
    108e:	87 e0       	ldi	r24, 0x07	; 7
    1090:	fa 01       	movw	r30, r20
    1092:	11 92       	st	Z+, r1
    1094:	8a 95       	dec	r24
    1096:	e9 f7       	brne	.-6      	; 0x1092 <mcp794xx_set_time_and_date+0xdc>
    1098:	27 e0       	ldi	r18, 0x07	; 7
    109a:	60 e0       	ldi	r22, 0x00	; 0
    109c:	70 e0       	ldi	r23, 0x00	; 0
    109e:	c8 01       	movw	r24, r16
    10a0:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    10a4:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    10a8:	88 23       	and	r24, r24
    10aa:	19 f0       	breq	.+6      	; 0x10b2 <mcp794xx_set_time_and_date+0xfc>
    10ac:	69 ed       	ldi	r22, 0xD9	; 217
    10ae:	71 e9       	ldi	r23, 0x91	; 145
    10b0:	b5 c0       	rjmp	.+362    	; 0x121c <mcp794xx_set_time_and_date+0x266>
    10b2:	f7 01       	movw	r30, r14
    10b4:	85 81       	ldd	r24, Z+5	; 0x05
    10b6:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    10ba:	99 81       	ldd	r25, Y+1	; 0x01
    10bc:	90 78       	andi	r25, 0x80	; 128
    10be:	89 2b       	or	r24, r25
    10c0:	88 87       	std	Y+8, r24	; 0x08
    10c2:	ae 01       	movw	r20, r28
    10c4:	48 5f       	subi	r20, 0xF8	; 248
    10c6:	5f 4f       	sbci	r21, 0xFF	; 255
    10c8:	60 e0       	ldi	r22, 0x00	; 0
    10ca:	c8 01       	movw	r24, r16
    10cc:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    10d0:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    10d4:	88 23       	and	r24, r24
    10d6:	19 f0       	breq	.+6      	; 0x10de <mcp794xx_set_time_and_date+0x128>
    10d8:	60 ef       	ldi	r22, 0xF0	; 240
    10da:	71 e9       	ldi	r23, 0x91	; 145
    10dc:	9f c0       	rjmp	.+318    	; 0x121c <mcp794xx_set_time_and_date+0x266>
    10de:	f7 01       	movw	r30, r14
    10e0:	84 81       	ldd	r24, Z+4	; 0x04
    10e2:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    10e6:	88 87       	std	Y+8, r24	; 0x08
    10e8:	ae 01       	movw	r20, r28
    10ea:	48 5f       	subi	r20, 0xF8	; 248
    10ec:	5f 4f       	sbci	r21, 0xFF	; 255
    10ee:	61 e0       	ldi	r22, 0x01	; 1
    10f0:	c8 01       	movw	r24, r16
    10f2:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    10f6:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    10fa:	88 23       	and	r24, r24
    10fc:	19 f0       	breq	.+6      	; 0x1104 <mcp794xx_set_time_and_date+0x14e>
    10fe:	61 e0       	ldi	r22, 0x01	; 1
    1100:	72 e9       	ldi	r23, 0x92	; 146
    1102:	8c c0       	rjmp	.+280    	; 0x121c <mcp794xx_set_time_and_date+0x266>
    1104:	f5 01       	movw	r30, r10
    1106:	80 81       	ld	r24, Z
    1108:	81 11       	cpse	r24, r1
    110a:	26 c0       	rjmp	.+76     	; 0x1158 <mcp794xx_set_time_and_date+0x1a2>
    110c:	f7 01       	movw	r30, r14
    110e:	83 81       	ldd	r24, Z+3	; 0x03
    1110:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    1114:	88 87       	std	Y+8, r24	; 0x08
    1116:	ae 01       	movw	r20, r28
    1118:	48 5f       	subi	r20, 0xF8	; 248
    111a:	5f 4f       	sbci	r21, 0xFF	; 255
    111c:	62 e0       	ldi	r22, 0x02	; 2
    111e:	c8 01       	movw	r24, r16
    1120:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    1124:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1128:	81 11       	cpse	r24, r1
    112a:	2b c0       	rjmp	.+86     	; 0x1182 <mcp794xx_set_time_and_date+0x1cc>
    112c:	f7 01       	movw	r30, r14
    112e:	87 81       	ldd	r24, Z+7	; 0x07
    1130:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    1134:	9c 81       	ldd	r25, Y+4	; 0x04
    1136:	98 73       	andi	r25, 0x38	; 56
    1138:	89 2b       	or	r24, r25
    113a:	88 87       	std	Y+8, r24	; 0x08
    113c:	ae 01       	movw	r20, r28
    113e:	48 5f       	subi	r20, 0xF8	; 248
    1140:	5f 4f       	sbci	r21, 0xFF	; 255
    1142:	63 e0       	ldi	r22, 0x03	; 3
    1144:	c8 01       	movw	r24, r16
    1146:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    114a:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    114e:	88 23       	and	r24, r24
    1150:	39 f1       	breq	.+78     	; 0x11a0 <mcp794xx_set_time_and_date+0x1ea>
    1152:	61 e2       	ldi	r22, 0x21	; 33
    1154:	72 e9       	ldi	r23, 0x92	; 146
    1156:	62 c0       	rjmp	.+196    	; 0x121c <mcp794xx_set_time_and_date+0x266>
    1158:	81 30       	cpi	r24, 0x01	; 1
    115a:	41 f7       	brne	.-48     	; 0x112c <mcp794xx_set_time_and_date+0x176>
    115c:	f7 01       	movw	r30, r14
    115e:	83 81       	ldd	r24, Z+3	; 0x03
    1160:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    1164:	9b 81       	ldd	r25, Y+3	; 0x03
    1166:	90 76       	andi	r25, 0x60	; 96
    1168:	89 2b       	or	r24, r25
    116a:	88 87       	std	Y+8, r24	; 0x08
    116c:	ae 01       	movw	r20, r28
    116e:	48 5f       	subi	r20, 0xF8	; 248
    1170:	5f 4f       	sbci	r21, 0xFF	; 255
    1172:	62 e0       	ldi	r22, 0x02	; 2
    1174:	c8 01       	movw	r24, r16
    1176:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    117a:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    117e:	88 23       	and	r24, r24
    1180:	19 f0       	breq	.+6      	; 0x1188 <mcp794xx_set_time_and_date+0x1d2>
    1182:	62 e1       	ldi	r22, 0x12	; 18
    1184:	72 e9       	ldi	r23, 0x92	; 146
    1186:	4a c0       	rjmp	.+148    	; 0x121c <mcp794xx_set_time_and_date+0x266>
    1188:	f7 01       	movw	r30, r14
    118a:	41 85       	ldd	r20, Z+9	; 0x09
    118c:	62 e0       	ldi	r22, 0x02	; 2
    118e:	c8 01       	movw	r24, r16
    1190:	0e 94 96 07 	call	0xf2c	; 0xf2c <mcp794xx_set_am_pm>
    1194:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1198:	88 23       	and	r24, r24
    119a:	41 f2       	breq	.-112    	; 0x112c <mcp794xx_set_time_and_date+0x176>
    119c:	d8 2e       	mov	r13, r24
    119e:	49 c0       	rjmp	.+146    	; 0x1232 <mcp794xx_set_time_and_date+0x27c>
    11a0:	f7 01       	movw	r30, r14
    11a2:	82 81       	ldd	r24, Z+2	; 0x02
    11a4:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    11a8:	88 87       	std	Y+8, r24	; 0x08
    11aa:	ae 01       	movw	r20, r28
    11ac:	48 5f       	subi	r20, 0xF8	; 248
    11ae:	5f 4f       	sbci	r21, 0xFF	; 255
    11b0:	64 e0       	ldi	r22, 0x04	; 4
    11b2:	c8 01       	movw	r24, r16
    11b4:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    11b8:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    11bc:	88 23       	and	r24, r24
    11be:	19 f0       	breq	.+6      	; 0x11c6 <mcp794xx_set_time_and_date+0x210>
    11c0:	63 e3       	ldi	r22, 0x33	; 51
    11c2:	72 e9       	ldi	r23, 0x92	; 146
    11c4:	2b c0       	rjmp	.+86     	; 0x121c <mcp794xx_set_time_and_date+0x266>
    11c6:	f7 01       	movw	r30, r14
    11c8:	86 81       	ldd	r24, Z+6	; 0x06
    11ca:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    11ce:	c8 2e       	mov	r12, r24
    11d0:	8e 81       	ldd	r24, Y+6	; 0x06
    11d2:	80 72       	andi	r24, 0x20	; 32
    11d4:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
    11d8:	8c 29       	or	r24, r12
    11da:	88 87       	std	Y+8, r24	; 0x08
    11dc:	ae 01       	movw	r20, r28
    11de:	48 5f       	subi	r20, 0xF8	; 248
    11e0:	5f 4f       	sbci	r21, 0xFF	; 255
    11e2:	65 e0       	ldi	r22, 0x05	; 5
    11e4:	c8 01       	movw	r24, r16
    11e6:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    11ea:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    11ee:	88 23       	and	r24, r24
    11f0:	19 f0       	breq	.+6      	; 0x11f8 <mcp794xx_set_time_and_date+0x242>
    11f2:	61 e4       	ldi	r22, 0x41	; 65
    11f4:	72 e9       	ldi	r23, 0x92	; 146
    11f6:	12 c0       	rjmp	.+36     	; 0x121c <mcp794xx_set_time_and_date+0x266>
    11f8:	f7 01       	movw	r30, r14
    11fa:	80 81       	ld	r24, Z
    11fc:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    1200:	88 87       	std	Y+8, r24	; 0x08
    1202:	ae 01       	movw	r20, r28
    1204:	48 5f       	subi	r20, 0xF8	; 248
    1206:	5f 4f       	sbci	r21, 0xFF	; 255
    1208:	66 e0       	ldi	r22, 0x06	; 6
    120a:	c8 01       	movw	r24, r16
    120c:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    1210:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1214:	88 23       	and	r24, r24
    1216:	61 f0       	breq	.+24     	; 0x1230 <mcp794xx_set_time_and_date+0x27a>
    1218:	60 e5       	ldi	r22, 0x50	; 80
    121a:	72 e9       	ldi	r23, 0x92	; 146
    121c:	c8 01       	movw	r24, r16
    121e:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1222:	07 c0       	rjmp	.+14     	; 0x1232 <mcp794xx_set_time_and_date+0x27c>
    1224:	92 e0       	ldi	r25, 0x02	; 2
    1226:	d9 2e       	mov	r13, r25
    1228:	04 c0       	rjmp	.+8      	; 0x1232 <mcp794xx_set_time_and_date+0x27c>
    122a:	83 e0       	ldi	r24, 0x03	; 3
    122c:	d8 2e       	mov	r13, r24
    122e:	01 c0       	rjmp	.+2      	; 0x1232 <mcp794xx_set_time_and_date+0x27c>
    1230:	d1 2c       	mov	r13, r1
    1232:	8d 2d       	mov	r24, r13
    1234:	28 96       	adiw	r28, 0x08	; 8
    1236:	cd bf       	out	0x3d, r28	; 61
    1238:	de bf       	out	0x3e, r29	; 62
    123a:	df 91       	pop	r29
    123c:	cf 91       	pop	r28
    123e:	1f 91       	pop	r17
    1240:	0f 91       	pop	r16
    1242:	ff 90       	pop	r15
    1244:	ef 90       	pop	r14
    1246:	df 90       	pop	r13
    1248:	cf 90       	pop	r12
    124a:	bf 90       	pop	r11
    124c:	af 90       	pop	r10
    124e:	08 95       	ret

00001250 <mcp794xx_get_am_pm>:
    1250:	ef 92       	push	r14
    1252:	ff 92       	push	r15
    1254:	0f 93       	push	r16
    1256:	1f 93       	push	r17
    1258:	cf 93       	push	r28
    125a:	df 93       	push	r29
    125c:	1f 92       	push	r1
    125e:	cd b7       	in	r28, 0x3d	; 61
    1260:	de b7       	in	r29, 0x3e	; 62
    1262:	00 97       	sbiw	r24, 0x00	; 0
    1264:	f1 f0       	breq	.+60     	; 0x12a2 <mcp794xx_get_am_pm+0x52>
    1266:	fc 01       	movw	r30, r24
    1268:	21 89       	ldd	r18, Z+17	; 0x11
    126a:	21 30       	cpi	r18, 0x01	; 1
    126c:	e1 f4       	brne	.+56     	; 0x12a6 <mcp794xx_get_am_pm+0x56>
    126e:	7a 01       	movw	r14, r20
    1270:	8c 01       	movw	r16, r24
    1272:	70 e0       	ldi	r23, 0x00	; 0
    1274:	ae 01       	movw	r20, r28
    1276:	4f 5f       	subi	r20, 0xFF	; 255
    1278:	5f 4f       	sbci	r21, 0xFF	; 255
    127a:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    127e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1282:	88 23       	and	r24, r24
    1284:	39 f0       	breq	.+14     	; 0x1294 <mcp794xx_get_am_pm+0x44>
    1286:	6e e5       	ldi	r22, 0x5E	; 94
    1288:	72 e9       	ldi	r23, 0x92	; 146
    128a:	c8 01       	movw	r24, r16
    128c:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1290:	81 e0       	ldi	r24, 0x01	; 1
    1292:	0a c0       	rjmp	.+20     	; 0x12a8 <mcp794xx_get_am_pm+0x58>
    1294:	99 81       	ldd	r25, Y+1	; 0x01
    1296:	95 fb       	bst	r25, 5
    1298:	99 27       	eor	r25, r25
    129a:	90 f9       	bld	r25, 0
    129c:	f7 01       	movw	r30, r14
    129e:	90 83       	st	Z, r25
    12a0:	03 c0       	rjmp	.+6      	; 0x12a8 <mcp794xx_get_am_pm+0x58>
    12a2:	82 e0       	ldi	r24, 0x02	; 2
    12a4:	01 c0       	rjmp	.+2      	; 0x12a8 <mcp794xx_get_am_pm+0x58>
    12a6:	83 e0       	ldi	r24, 0x03	; 3
    12a8:	0f 90       	pop	r0
    12aa:	df 91       	pop	r29
    12ac:	cf 91       	pop	r28
    12ae:	1f 91       	pop	r17
    12b0:	0f 91       	pop	r16
    12b2:	ff 90       	pop	r15
    12b4:	ef 90       	pop	r14
    12b6:	08 95       	ret

000012b8 <mcp794xx_set_osc_status>:
    12b8:	ff 92       	push	r15
    12ba:	0f 93       	push	r16
    12bc:	1f 93       	push	r17
    12be:	cf 93       	push	r28
    12c0:	df 93       	push	r29
    12c2:	1f 92       	push	r1
    12c4:	cd b7       	in	r28, 0x3d	; 61
    12c6:	de b7       	in	r29, 0x3e	; 62
    12c8:	00 97       	sbiw	r24, 0x00	; 0
    12ca:	51 f1       	breq	.+84     	; 0x1320 <mcp794xx_set_osc_status+0x68>
    12cc:	fc 01       	movw	r30, r24
    12ce:	21 89       	ldd	r18, Z+17	; 0x11
    12d0:	21 30       	cpi	r18, 0x01	; 1
    12d2:	41 f5       	brne	.+80     	; 0x1324 <mcp794xx_set_osc_status+0x6c>
    12d4:	f6 2e       	mov	r15, r22
    12d6:	8c 01       	movw	r16, r24
    12d8:	ae 01       	movw	r20, r28
    12da:	4f 5f       	subi	r20, 0xFF	; 255
    12dc:	5f 4f       	sbci	r21, 0xFF	; 255
    12de:	60 e0       	ldi	r22, 0x00	; 0
    12e0:	70 e0       	ldi	r23, 0x00	; 0
    12e2:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    12e6:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    12ea:	88 23       	and	r24, r24
    12ec:	19 f0       	breq	.+6      	; 0x12f4 <mcp794xx_set_osc_status+0x3c>
    12ee:	68 e7       	ldi	r22, 0x78	; 120
    12f0:	72 e9       	ldi	r23, 0x92	; 146
    12f2:	11 c0       	rjmp	.+34     	; 0x1316 <mcp794xx_set_osc_status+0x5e>
    12f4:	89 81       	ldd	r24, Y+1	; 0x01
    12f6:	f0 fa       	bst	r15, 0
    12f8:	87 f9       	bld	r24, 7
    12fa:	89 83       	std	Y+1, r24	; 0x01
    12fc:	ae 01       	movw	r20, r28
    12fe:	4f 5f       	subi	r20, 0xFF	; 255
    1300:	5f 4f       	sbci	r21, 0xFF	; 255
    1302:	60 e0       	ldi	r22, 0x00	; 0
    1304:	c8 01       	movw	r24, r16
    1306:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    130a:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    130e:	88 23       	and	r24, r24
    1310:	51 f0       	breq	.+20     	; 0x1326 <mcp794xx_set_osc_status+0x6e>
    1312:	6c e9       	ldi	r22, 0x9C	; 156
    1314:	72 e9       	ldi	r23, 0x92	; 146
    1316:	c8 01       	movw	r24, r16
    1318:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    131c:	81 e0       	ldi	r24, 0x01	; 1
    131e:	03 c0       	rjmp	.+6      	; 0x1326 <mcp794xx_set_osc_status+0x6e>
    1320:	82 e0       	ldi	r24, 0x02	; 2
    1322:	01 c0       	rjmp	.+2      	; 0x1326 <mcp794xx_set_osc_status+0x6e>
    1324:	83 e0       	ldi	r24, 0x03	; 3
    1326:	0f 90       	pop	r0
    1328:	df 91       	pop	r29
    132a:	cf 91       	pop	r28
    132c:	1f 91       	pop	r17
    132e:	0f 91       	pop	r16
    1330:	ff 90       	pop	r15
    1332:	08 95       	ret

00001334 <mcp794xx_get_pwr_fail_time_stamp>:
    1334:	df 92       	push	r13
    1336:	ef 92       	push	r14
    1338:	ff 92       	push	r15
    133a:	0f 93       	push	r16
    133c:	1f 93       	push	r17
    133e:	cf 93       	push	r28
    1340:	df 93       	push	r29
    1342:	00 d0       	rcall	.+0      	; 0x1344 <mcp794xx_get_pwr_fail_time_stamp+0x10>
    1344:	00 d0       	rcall	.+0      	; 0x1346 <mcp794xx_get_pwr_fail_time_stamp+0x12>
    1346:	cd b7       	in	r28, 0x3d	; 61
    1348:	de b7       	in	r29, 0x3e	; 62
    134a:	00 97       	sbiw	r24, 0x00	; 0
    134c:	09 f4       	brne	.+2      	; 0x1350 <mcp794xx_get_pwr_fail_time_stamp+0x1c>
    134e:	6c c0       	rjmp	.+216    	; 0x1428 <mcp794xx_get_pwr_fail_time_stamp+0xf4>
    1350:	fc 01       	movw	r30, r24
    1352:	d1 88       	ldd	r13, Z+17	; 0x11
    1354:	f1 e0       	ldi	r31, 0x01	; 1
    1356:	df 12       	cpse	r13, r31
    1358:	6a c0       	rjmp	.+212    	; 0x142e <mcp794xx_get_pwr_fail_time_stamp+0xfa>
    135a:	7a 01       	movw	r14, r20
    135c:	8c 01       	movw	r16, r24
    135e:	fc 01       	movw	r30, r24
    1360:	80 89       	ldd	r24, Z+16	; 0x10
    1362:	83 30       	cpi	r24, 0x03	; 3
    1364:	19 f4       	brne	.+6      	; 0x136c <mcp794xx_get_pwr_fail_time_stamp+0x38>
    1366:	68 e6       	ldi	r22, 0x68	; 104
    1368:	73 e9       	ldi	r23, 0x93	; 147
    136a:	2a c0       	rjmp	.+84     	; 0x13c0 <mcp794xx_get_pwr_fail_time_stamp+0x8c>
    136c:	66 23       	and	r22, r22
    136e:	19 f0       	breq	.+6      	; 0x1376 <mcp794xx_get_pwr_fail_time_stamp+0x42>
    1370:	61 30       	cpi	r22, 0x01	; 1
    1372:	89 f0       	breq	.+34     	; 0x1396 <mcp794xx_get_pwr_fail_time_stamp+0x62>
    1374:	23 c0       	rjmp	.+70     	; 0x13bc <mcp794xx_get_pwr_fail_time_stamp+0x88>
    1376:	24 e0       	ldi	r18, 0x04	; 4
    1378:	ae 01       	movw	r20, r28
    137a:	4f 5f       	subi	r20, 0xFF	; 255
    137c:	5f 4f       	sbci	r21, 0xFF	; 255
    137e:	68 e1       	ldi	r22, 0x18	; 24
    1380:	70 e0       	ldi	r23, 0x00	; 0
    1382:	c8 01       	movw	r24, r16
    1384:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    1388:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    138c:	88 23       	and	r24, r24
    138e:	f1 f0       	breq	.+60     	; 0x13cc <mcp794xx_get_pwr_fail_time_stamp+0x98>
    1390:	69 ea       	ldi	r22, 0xA9	; 169
    1392:	73 e9       	ldi	r23, 0x93	; 147
    1394:	0f c0       	rjmp	.+30     	; 0x13b4 <mcp794xx_get_pwr_fail_time_stamp+0x80>
    1396:	24 e0       	ldi	r18, 0x04	; 4
    1398:	ae 01       	movw	r20, r28
    139a:	4f 5f       	subi	r20, 0xFF	; 255
    139c:	5f 4f       	sbci	r21, 0xFF	; 255
    139e:	6c e1       	ldi	r22, 0x1C	; 28
    13a0:	70 e0       	ldi	r23, 0x00	; 0
    13a2:	c8 01       	movw	r24, r16
    13a4:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    13a8:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    13ac:	88 23       	and	r24, r24
    13ae:	71 f0       	breq	.+28     	; 0x13cc <mcp794xx_get_pwr_fail_time_stamp+0x98>
    13b0:	64 ec       	ldi	r22, 0xC4	; 196
    13b2:	73 e9       	ldi	r23, 0x93	; 147
    13b4:	c8 01       	movw	r24, r16
    13b6:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    13ba:	3b c0       	rjmp	.+118    	; 0x1432 <mcp794xx_get_pwr_fail_time_stamp+0xfe>
    13bc:	6d ed       	ldi	r22, 0xDD	; 221
    13be:	73 e9       	ldi	r23, 0x93	; 147
    13c0:	c8 01       	movw	r24, r16
    13c2:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    13c6:	24 e0       	ldi	r18, 0x04	; 4
    13c8:	d2 2e       	mov	r13, r18
    13ca:	33 c0       	rjmp	.+102    	; 0x1432 <mcp794xx_get_pwr_fail_time_stamp+0xfe>
    13cc:	89 81       	ldd	r24, Y+1	; 0x01
    13ce:	8f 77       	andi	r24, 0x7F	; 127
    13d0:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
    13d4:	f7 01       	movw	r30, r14
    13d6:	84 83       	std	Z+4, r24	; 0x04
    13d8:	f8 01       	movw	r30, r16
    13da:	e2 5a       	subi	r30, 0xA2	; 162
    13dc:	ff 4f       	sbci	r31, 0xFF	; 255
    13de:	80 81       	ld	r24, Z
    13e0:	81 11       	cpse	r24, r1
    13e2:	07 c0       	rjmp	.+14     	; 0x13f2 <mcp794xx_get_pwr_fail_time_stamp+0xbe>
    13e4:	8a 81       	ldd	r24, Y+2	; 0x02
    13e6:	8f 73       	andi	r24, 0x3F	; 63
    13e8:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
    13ec:	f7 01       	movw	r30, r14
    13ee:	83 83       	std	Z+3, r24	; 0x03
    13f0:	0d c0       	rjmp	.+26     	; 0x140c <mcp794xx_get_pwr_fail_time_stamp+0xd8>
    13f2:	81 30       	cpi	r24, 0x01	; 1
    13f4:	59 f4       	brne	.+22     	; 0x140c <mcp794xx_get_pwr_fail_time_stamp+0xd8>
    13f6:	1a 81       	ldd	r17, Y+2	; 0x02
    13f8:	81 2f       	mov	r24, r17
    13fa:	8f 71       	andi	r24, 0x1F	; 31
    13fc:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
    1400:	f7 01       	movw	r30, r14
    1402:	83 83       	std	Z+3, r24	; 0x03
    1404:	15 fb       	bst	r17, 5
    1406:	11 27       	eor	r17, r17
    1408:	10 f9       	bld	r17, 0
    140a:	11 87       	std	Z+9, r17	; 0x09
    140c:	8b 81       	ldd	r24, Y+3	; 0x03
    140e:	8f 73       	andi	r24, 0x3F	; 63
    1410:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
    1414:	f7 01       	movw	r30, r14
    1416:	82 83       	std	Z+2, r24	; 0x02
    1418:	8c 81       	ldd	r24, Y+4	; 0x04
    141a:	8f 71       	andi	r24, 0x1F	; 31
    141c:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
    1420:	f7 01       	movw	r30, r14
    1422:	86 83       	std	Z+6, r24	; 0x06
    1424:	d1 2c       	mov	r13, r1
    1426:	05 c0       	rjmp	.+10     	; 0x1432 <mcp794xx_get_pwr_fail_time_stamp+0xfe>
    1428:	92 e0       	ldi	r25, 0x02	; 2
    142a:	d9 2e       	mov	r13, r25
    142c:	02 c0       	rjmp	.+4      	; 0x1432 <mcp794xx_get_pwr_fail_time_stamp+0xfe>
    142e:	83 e0       	ldi	r24, 0x03	; 3
    1430:	d8 2e       	mov	r13, r24
    1432:	8d 2d       	mov	r24, r13
    1434:	24 96       	adiw	r28, 0x04	; 4
    1436:	cd bf       	out	0x3d, r28	; 61
    1438:	de bf       	out	0x3e, r29	; 62
    143a:	df 91       	pop	r29
    143c:	cf 91       	pop	r28
    143e:	1f 91       	pop	r17
    1440:	0f 91       	pop	r16
    1442:	ff 90       	pop	r15
    1444:	ef 90       	pop	r14
    1446:	df 90       	pop	r13
    1448:	08 95       	ret

0000144a <mcp794xx_set_pwr_fail_time_param>:
    144a:	0f 93       	push	r16
    144c:	1f 93       	push	r17
    144e:	cf 93       	push	r28
    1450:	df 93       	push	r29
    1452:	00 d0       	rcall	.+0      	; 0x1454 <mcp794xx_set_pwr_fail_time_param+0xa>
    1454:	cd b7       	in	r28, 0x3d	; 61
    1456:	de b7       	in	r29, 0x3e	; 62
    1458:	8c 01       	movw	r16, r24
    145a:	fc 01       	movw	r30, r24
    145c:	80 89       	ldd	r24, Z+16	; 0x10
    145e:	83 30       	cpi	r24, 0x03	; 3
    1460:	39 f4       	brne	.+14     	; 0x1470 <mcp794xx_set_pwr_fail_time_param+0x26>
    1462:	6c ef       	ldi	r22, 0xFC	; 252
    1464:	73 e9       	ldi	r23, 0x93	; 147
    1466:	c8 01       	movw	r24, r16
    1468:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    146c:	84 e0       	ldi	r24, 0x04	; 4
    146e:	38 c0       	rjmp	.+112    	; 0x14e0 <mcp794xx_set_pwr_fail_time_param+0x96>
    1470:	ae 01       	movw	r20, r28
    1472:	4e 5f       	subi	r20, 0xFE	; 254
    1474:	5f 4f       	sbci	r21, 0xFF	; 255
    1476:	62 e0       	ldi	r22, 0x02	; 2
    1478:	c8 01       	movw	r24, r16
    147a:	0e 94 5e 07 	call	0xebc	; 0xebc <mcp794xx_get_hour_format>
    147e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1482:	81 11       	cpse	r24, r1
    1484:	2d c0       	rjmp	.+90     	; 0x14e0 <mcp794xx_set_pwr_fail_time_param+0x96>
    1486:	ae 01       	movw	r20, r28
    1488:	4f 5f       	subi	r20, 0xFF	; 255
    148a:	5f 4f       	sbci	r21, 0xFF	; 255
    148c:	62 e0       	ldi	r22, 0x02	; 2
    148e:	c8 01       	movw	r24, r16
    1490:	0e 94 28 09 	call	0x1250	; 0x1250 <mcp794xx_get_am_pm>
    1494:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1498:	81 11       	cpse	r24, r1
    149a:	22 c0       	rjmp	.+68     	; 0x14e0 <mcp794xx_set_pwr_fail_time_param+0x96>
    149c:	4a 81       	ldd	r20, Y+2	; 0x02
    149e:	69 e1       	ldi	r22, 0x19	; 25
    14a0:	c8 01       	movw	r24, r16
    14a2:	0e 94 0d 07 	call	0xe1a	; 0xe1a <mcp794xx_set_hour_format>
    14a6:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    14aa:	81 11       	cpse	r24, r1
    14ac:	19 c0       	rjmp	.+50     	; 0x14e0 <mcp794xx_set_pwr_fail_time_param+0x96>
    14ae:	4a 81       	ldd	r20, Y+2	; 0x02
    14b0:	6d e1       	ldi	r22, 0x1D	; 29
    14b2:	c8 01       	movw	r24, r16
    14b4:	0e 94 0d 07 	call	0xe1a	; 0xe1a <mcp794xx_set_hour_format>
    14b8:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    14bc:	81 11       	cpse	r24, r1
    14be:	10 c0       	rjmp	.+32     	; 0x14e0 <mcp794xx_set_pwr_fail_time_param+0x96>
    14c0:	49 81       	ldd	r20, Y+1	; 0x01
    14c2:	69 e1       	ldi	r22, 0x19	; 25
    14c4:	c8 01       	movw	r24, r16
    14c6:	0e 94 96 07 	call	0xf2c	; 0xf2c <mcp794xx_set_am_pm>
    14ca:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    14ce:	81 11       	cpse	r24, r1
    14d0:	07 c0       	rjmp	.+14     	; 0x14e0 <mcp794xx_set_pwr_fail_time_param+0x96>
    14d2:	49 81       	ldd	r20, Y+1	; 0x01
    14d4:	6d e1       	ldi	r22, 0x1D	; 29
    14d6:	c8 01       	movw	r24, r16
    14d8:	0e 94 96 07 	call	0xf2c	; 0xf2c <mcp794xx_set_am_pm>
    14dc:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    14e0:	0f 90       	pop	r0
    14e2:	0f 90       	pop	r0
    14e4:	df 91       	pop	r29
    14e6:	cf 91       	pop	r28
    14e8:	1f 91       	pop	r17
    14ea:	0f 91       	pop	r16
    14ec:	08 95       	ret

000014ee <mcp794xx_set_alarm_enable_status>:
    14ee:	df 92       	push	r13
    14f0:	ef 92       	push	r14
    14f2:	ff 92       	push	r15
    14f4:	0f 93       	push	r16
    14f6:	1f 93       	push	r17
    14f8:	cf 93       	push	r28
    14fa:	df 93       	push	r29
    14fc:	1f 92       	push	r1
    14fe:	cd b7       	in	r28, 0x3d	; 61
    1500:	de b7       	in	r29, 0x3e	; 62
    1502:	00 97       	sbiw	r24, 0x00	; 0
    1504:	09 f4       	brne	.+2      	; 0x1508 <mcp794xx_set_alarm_enable_status+0x1a>
    1506:	4b c0       	rjmp	.+150    	; 0x159e <mcp794xx_set_alarm_enable_status+0xb0>
    1508:	fc 01       	movw	r30, r24
    150a:	21 89       	ldd	r18, Z+17	; 0x11
    150c:	21 30       	cpi	r18, 0x01	; 1
    150e:	09 f0       	breq	.+2      	; 0x1512 <mcp794xx_set_alarm_enable_status+0x24>
    1510:	48 c0       	rjmp	.+144    	; 0x15a2 <mcp794xx_set_alarm_enable_status+0xb4>
    1512:	04 2f       	mov	r16, r20
    1514:	d6 2e       	mov	r13, r22
    1516:	7c 01       	movw	r14, r24
    1518:	ae 01       	movw	r20, r28
    151a:	4f 5f       	subi	r20, 0xFF	; 255
    151c:	5f 4f       	sbci	r21, 0xFF	; 255
    151e:	67 e0       	ldi	r22, 0x07	; 7
    1520:	70 e0       	ldi	r23, 0x00	; 0
    1522:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    1526:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    152a:	88 23       	and	r24, r24
    152c:	19 f0       	breq	.+6      	; 0x1534 <mcp794xx_set_alarm_enable_status+0x46>
    152e:	6b e4       	ldi	r22, 0x4B	; 75
    1530:	74 e9       	ldi	r23, 0x94	; 148
    1532:	1b c0       	rjmp	.+54     	; 0x156a <mcp794xx_set_alarm_enable_status+0x7c>
    1534:	10 e0       	ldi	r17, 0x00	; 0
    1536:	d1 10       	cpse	r13, r1
    1538:	1d c0       	rjmp	.+58     	; 0x1574 <mcp794xx_set_alarm_enable_status+0x86>
    153a:	89 81       	ldd	r24, Y+1	; 0x01
    153c:	28 2f       	mov	r18, r24
    153e:	2f 7e       	andi	r18, 0xEF	; 239
    1540:	c8 01       	movw	r24, r16
    1542:	34 e0       	ldi	r19, 0x04	; 4
    1544:	88 0f       	add	r24, r24
    1546:	99 1f       	adc	r25, r25
    1548:	3a 95       	dec	r19
    154a:	e1 f7       	brne	.-8      	; 0x1544 <mcp794xx_set_alarm_enable_status+0x56>
    154c:	82 2b       	or	r24, r18
    154e:	89 83       	std	Y+1, r24	; 0x01
    1550:	ae 01       	movw	r20, r28
    1552:	4f 5f       	subi	r20, 0xFF	; 255
    1554:	5f 4f       	sbci	r21, 0xFF	; 255
    1556:	67 e0       	ldi	r22, 0x07	; 7
    1558:	c7 01       	movw	r24, r14
    155a:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    155e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1562:	88 23       	and	r24, r24
    1564:	39 f0       	breq	.+14     	; 0x1574 <mcp794xx_set_alarm_enable_status+0x86>
    1566:	61 e6       	ldi	r22, 0x61	; 97
    1568:	74 e9       	ldi	r23, 0x94	; 148
    156a:	c7 01       	movw	r24, r14
    156c:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1570:	81 e0       	ldi	r24, 0x01	; 1
    1572:	18 c0       	rjmp	.+48     	; 0x15a4 <mcp794xx_set_alarm_enable_status+0xb6>
    1574:	49 81       	ldd	r20, Y+1	; 0x01
    1576:	4f 7d       	andi	r20, 0xDF	; 223
    1578:	85 e0       	ldi	r24, 0x05	; 5
    157a:	00 0f       	add	r16, r16
    157c:	11 1f       	adc	r17, r17
    157e:	8a 95       	dec	r24
    1580:	e1 f7       	brne	.-8      	; 0x157a <mcp794xx_set_alarm_enable_status+0x8c>
    1582:	04 2b       	or	r16, r20
    1584:	09 83       	std	Y+1, r16	; 0x01
    1586:	ae 01       	movw	r20, r28
    1588:	4f 5f       	subi	r20, 0xFF	; 255
    158a:	5f 4f       	sbci	r21, 0xFF	; 255
    158c:	67 e0       	ldi	r22, 0x07	; 7
    158e:	c7 01       	movw	r24, r14
    1590:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    1594:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1598:	88 23       	and	r24, r24
    159a:	21 f0       	breq	.+8      	; 0x15a4 <mcp794xx_set_alarm_enable_status+0xb6>
    159c:	e4 cf       	rjmp	.-56     	; 0x1566 <mcp794xx_set_alarm_enable_status+0x78>
    159e:	82 e0       	ldi	r24, 0x02	; 2
    15a0:	01 c0       	rjmp	.+2      	; 0x15a4 <mcp794xx_set_alarm_enable_status+0xb6>
    15a2:	83 e0       	ldi	r24, 0x03	; 3
    15a4:	0f 90       	pop	r0
    15a6:	df 91       	pop	r29
    15a8:	cf 91       	pop	r28
    15aa:	1f 91       	pop	r17
    15ac:	0f 91       	pop	r16
    15ae:	ff 90       	pop	r15
    15b0:	ef 90       	pop	r14
    15b2:	df 90       	pop	r13
    15b4:	08 95       	ret

000015b6 <mcp794xx_set_alarm_interrupt_output_polarity>:
    15b6:	ef 92       	push	r14
    15b8:	ff 92       	push	r15
    15ba:	0f 93       	push	r16
    15bc:	1f 93       	push	r17
    15be:	cf 93       	push	r28
    15c0:	df 93       	push	r29
    15c2:	1f 92       	push	r1
    15c4:	cd b7       	in	r28, 0x3d	; 61
    15c6:	de b7       	in	r29, 0x3e	; 62
    15c8:	00 97       	sbiw	r24, 0x00	; 0
    15ca:	09 f4       	brne	.+2      	; 0x15ce <mcp794xx_set_alarm_interrupt_output_polarity+0x18>
    15cc:	4e c0       	rjmp	.+156    	; 0x166a <mcp794xx_set_alarm_interrupt_output_polarity+0xb4>
    15ce:	fc 01       	movw	r30, r24
    15d0:	f1 88       	ldd	r15, Z+17	; 0x11
    15d2:	f1 e0       	ldi	r31, 0x01	; 1
    15d4:	ff 12       	cpse	r15, r31
    15d6:	4c c0       	rjmp	.+152    	; 0x1670 <mcp794xx_set_alarm_interrupt_output_polarity+0xba>
    15d8:	e4 2e       	mov	r14, r20
    15da:	8c 01       	movw	r16, r24
    15dc:	66 23       	and	r22, r22
    15de:	19 f0       	breq	.+6      	; 0x15e6 <mcp794xx_set_alarm_interrupt_output_polarity+0x30>
    15e0:	61 30       	cpi	r22, 0x01	; 1
    15e2:	c9 f0       	breq	.+50     	; 0x1616 <mcp794xx_set_alarm_interrupt_output_polarity+0x60>
    15e4:	3b c0       	rjmp	.+118    	; 0x165c <mcp794xx_set_alarm_interrupt_output_polarity+0xa6>
    15e6:	21 e0       	ldi	r18, 0x01	; 1
    15e8:	ae 01       	movw	r20, r28
    15ea:	4f 5f       	subi	r20, 0xFF	; 255
    15ec:	5f 4f       	sbci	r21, 0xFF	; 255
    15ee:	6d e0       	ldi	r22, 0x0D	; 13
    15f0:	70 e0       	ldi	r23, 0x00	; 0
    15f2:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    15f6:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    15fa:	88 23       	and	r24, r24
    15fc:	19 f0       	breq	.+6      	; 0x1604 <mcp794xx_set_alarm_interrupt_output_polarity+0x4e>
    15fe:	66 e9       	ldi	r22, 0x96	; 150
    1600:	74 e9       	ldi	r23, 0x94	; 148
    1602:	17 c0       	rjmp	.+46     	; 0x1632 <mcp794xx_set_alarm_interrupt_output_polarity+0x7c>
    1604:	89 81       	ldd	r24, Y+1	; 0x01
    1606:	e0 fa       	bst	r14, 0
    1608:	87 f9       	bld	r24, 7
    160a:	89 83       	std	Y+1, r24	; 0x01
    160c:	ae 01       	movw	r20, r28
    160e:	4f 5f       	subi	r20, 0xFF	; 255
    1610:	5f 4f       	sbci	r21, 0xFF	; 255
    1612:	6d e0       	ldi	r22, 0x0D	; 13
    1614:	1a c0       	rjmp	.+52     	; 0x164a <mcp794xx_set_alarm_interrupt_output_polarity+0x94>
    1616:	21 e0       	ldi	r18, 0x01	; 1
    1618:	ae 01       	movw	r20, r28
    161a:	4f 5f       	subi	r20, 0xFF	; 255
    161c:	5f 4f       	sbci	r21, 0xFF	; 255
    161e:	64 e1       	ldi	r22, 0x14	; 20
    1620:	70 e0       	ldi	r23, 0x00	; 0
    1622:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    1626:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    162a:	88 23       	and	r24, r24
    162c:	31 f0       	breq	.+12     	; 0x163a <mcp794xx_set_alarm_interrupt_output_polarity+0x84>
    162e:	65 eb       	ldi	r22, 0xB5	; 181
    1630:	74 e9       	ldi	r23, 0x94	; 148
    1632:	c8 01       	movw	r24, r16
    1634:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1638:	1d c0       	rjmp	.+58     	; 0x1674 <mcp794xx_set_alarm_interrupt_output_polarity+0xbe>
    163a:	89 81       	ldd	r24, Y+1	; 0x01
    163c:	e0 fa       	bst	r14, 0
    163e:	87 f9       	bld	r24, 7
    1640:	89 83       	std	Y+1, r24	; 0x01
    1642:	ae 01       	movw	r20, r28
    1644:	4f 5f       	subi	r20, 0xFF	; 255
    1646:	5f 4f       	sbci	r21, 0xFF	; 255
    1648:	64 e1       	ldi	r22, 0x14	; 20
    164a:	c8 01       	movw	r24, r16
    164c:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    1650:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1654:	81 11       	cpse	r24, r1
    1656:	d3 cf       	rjmp	.-90     	; 0x15fe <mcp794xx_set_alarm_interrupt_output_polarity+0x48>
    1658:	f1 2c       	mov	r15, r1
    165a:	0c c0       	rjmp	.+24     	; 0x1674 <mcp794xx_set_alarm_interrupt_output_polarity+0xbe>
    165c:	64 ed       	ldi	r22, 0xD4	; 212
    165e:	74 e9       	ldi	r23, 0x94	; 148
    1660:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1664:	24 e0       	ldi	r18, 0x04	; 4
    1666:	f2 2e       	mov	r15, r18
    1668:	05 c0       	rjmp	.+10     	; 0x1674 <mcp794xx_set_alarm_interrupt_output_polarity+0xbe>
    166a:	92 e0       	ldi	r25, 0x02	; 2
    166c:	f9 2e       	mov	r15, r25
    166e:	02 c0       	rjmp	.+4      	; 0x1674 <mcp794xx_set_alarm_interrupt_output_polarity+0xbe>
    1670:	83 e0       	ldi	r24, 0x03	; 3
    1672:	f8 2e       	mov	r15, r24
    1674:	8f 2d       	mov	r24, r15
    1676:	0f 90       	pop	r0
    1678:	df 91       	pop	r29
    167a:	cf 91       	pop	r28
    167c:	1f 91       	pop	r17
    167e:	0f 91       	pop	r16
    1680:	ff 90       	pop	r15
    1682:	ef 90       	pop	r14
    1684:	08 95       	ret

00001686 <mcp794xx_set_alarm_time_date>:
    1686:	af 92       	push	r10
    1688:	bf 92       	push	r11
    168a:	df 92       	push	r13
    168c:	ef 92       	push	r14
    168e:	ff 92       	push	r15
    1690:	0f 93       	push	r16
    1692:	1f 93       	push	r17
    1694:	cf 93       	push	r28
    1696:	df 93       	push	r29
    1698:	cd b7       	in	r28, 0x3d	; 61
    169a:	de b7       	in	r29, 0x3e	; 62
    169c:	28 97       	sbiw	r28, 0x08	; 8
    169e:	cd bf       	out	0x3d, r28	; 61
    16a0:	de bf       	out	0x3e, r29	; 62
    16a2:	00 97       	sbiw	r24, 0x00	; 0
    16a4:	09 f4       	brne	.+2      	; 0x16a8 <mcp794xx_set_alarm_time_date+0x22>
    16a6:	b9 c1       	rjmp	.+882    	; 0x1a1a <__DATA_REGION_LENGTH__+0x21a>
    16a8:	fc 01       	movw	r30, r24
    16aa:	d1 88       	ldd	r13, Z+17	; 0x11
    16ac:	f1 e0       	ldi	r31, 0x01	; 1
    16ae:	df 12       	cpse	r13, r31
    16b0:	b7 c1       	rjmp	.+878    	; 0x1a20 <__DATA_REGION_LENGTH__+0x220>
    16b2:	7a 01       	movw	r14, r20
    16b4:	8c 01       	movw	r16, r24
    16b6:	5c 01       	movw	r10, r24
    16b8:	2e e5       	ldi	r18, 0x5E	; 94
    16ba:	a2 0e       	add	r10, r18
    16bc:	b1 1c       	adc	r11, r1
    16be:	f5 01       	movw	r30, r10
    16c0:	80 81       	ld	r24, Z
    16c2:	81 11       	cpse	r24, r1
    16c4:	2d c0       	rjmp	.+90     	; 0x1720 <mcp794xx_set_alarm_time_date+0x9a>
    16c6:	fa 01       	movw	r30, r20
    16c8:	86 81       	ldd	r24, Z+6	; 0x06
    16ca:	81 50       	subi	r24, 0x01	; 1
    16cc:	8c 30       	cpi	r24, 0x0C	; 12
    16ce:	18 f0       	brcs	.+6      	; 0x16d6 <mcp794xx_set_alarm_time_date+0x50>
    16d0:	6b ee       	ldi	r22, 0xEB	; 235
    16d2:	74 e9       	ldi	r23, 0x94	; 148
    16d4:	9a c1       	rjmp	.+820    	; 0x1a0a <__DATA_REGION_LENGTH__+0x20a>
    16d6:	fa 01       	movw	r30, r20
    16d8:	82 81       	ldd	r24, Z+2	; 0x02
    16da:	81 50       	subi	r24, 0x01	; 1
    16dc:	8f 31       	cpi	r24, 0x1F	; 31
    16de:	18 f0       	brcs	.+6      	; 0x16e6 <mcp794xx_set_alarm_time_date+0x60>
    16e0:	6b e2       	ldi	r22, 0x2B	; 43
    16e2:	75 e9       	ldi	r23, 0x95	; 149
    16e4:	92 c1       	rjmp	.+804    	; 0x1a0a <__DATA_REGION_LENGTH__+0x20a>
    16e6:	fa 01       	movw	r30, r20
    16e8:	87 81       	ldd	r24, Z+7	; 0x07
    16ea:	81 50       	subi	r24, 0x01	; 1
    16ec:	87 30       	cpi	r24, 0x07	; 7
    16ee:	18 f0       	brcs	.+6      	; 0x16f6 <mcp794xx_set_alarm_time_date+0x70>
    16f0:	6a e6       	ldi	r22, 0x6A	; 106
    16f2:	75 e9       	ldi	r23, 0x95	; 149
    16f4:	8a c1       	rjmp	.+788    	; 0x1a0a <__DATA_REGION_LENGTH__+0x20a>
    16f6:	fa 01       	movw	r30, r20
    16f8:	83 81       	ldd	r24, Z+3	; 0x03
    16fa:	88 31       	cpi	r24, 0x18	; 24
    16fc:	18 f0       	brcs	.+6      	; 0x1704 <mcp794xx_set_alarm_time_date+0x7e>
    16fe:	6c ea       	ldi	r22, 0xAC	; 172
    1700:	75 e9       	ldi	r23, 0x95	; 149
    1702:	83 c1       	rjmp	.+774    	; 0x1a0a <__DATA_REGION_LENGTH__+0x20a>
    1704:	f7 01       	movw	r30, r14
    1706:	84 81       	ldd	r24, Z+4	; 0x04
    1708:	8c 33       	cpi	r24, 0x3C	; 60
    170a:	18 f0       	brcs	.+6      	; 0x1712 <mcp794xx_set_alarm_time_date+0x8c>
    170c:	6b ee       	ldi	r22, 0xEB	; 235
    170e:	75 e9       	ldi	r23, 0x95	; 149
    1710:	7c c1       	rjmp	.+760    	; 0x1a0a <__DATA_REGION_LENGTH__+0x20a>
    1712:	f7 01       	movw	r30, r14
    1714:	85 81       	ldd	r24, Z+5	; 0x05
    1716:	8c 33       	cpi	r24, 0x3C	; 60
    1718:	d8 f0       	brcs	.+54     	; 0x1750 <mcp794xx_set_alarm_time_date+0xca>
    171a:	6c e2       	ldi	r22, 0x2C	; 44
    171c:	76 e9       	ldi	r23, 0x96	; 150
    171e:	75 c1       	rjmp	.+746    	; 0x1a0a <__DATA_REGION_LENGTH__+0x20a>
    1720:	81 30       	cpi	r24, 0x01	; 1
    1722:	99 f4       	brne	.+38     	; 0x174a <mcp794xx_set_alarm_time_date+0xc4>
    1724:	fa 01       	movw	r30, r20
    1726:	86 81       	ldd	r24, Z+6	; 0x06
    1728:	8d 30       	cpi	r24, 0x0D	; 13
    172a:	90 f6       	brcc	.-92     	; 0x16d0 <mcp794xx_set_alarm_time_date+0x4a>
    172c:	82 81       	ldd	r24, Z+2	; 0x02
    172e:	81 50       	subi	r24, 0x01	; 1
    1730:	8f 31       	cpi	r24, 0x1F	; 31
    1732:	b0 f6       	brcc	.-84     	; 0x16e0 <mcp794xx_set_alarm_time_date+0x5a>
    1734:	87 81       	ldd	r24, Z+7	; 0x07
    1736:	81 50       	subi	r24, 0x01	; 1
    1738:	87 30       	cpi	r24, 0x07	; 7
    173a:	d0 f6       	brcc	.-76     	; 0x16f0 <mcp794xx_set_alarm_time_date+0x6a>
    173c:	83 81       	ldd	r24, Z+3	; 0x03
    173e:	81 50       	subi	r24, 0x01	; 1
    1740:	8c 30       	cpi	r24, 0x0C	; 12
    1742:	00 f3       	brcs	.-64     	; 0x1704 <mcp794xx_set_alarm_time_date+0x7e>
    1744:	6e e6       	ldi	r22, 0x6E	; 110
    1746:	76 e9       	ldi	r23, 0x96	; 150
    1748:	60 c1       	rjmp	.+704    	; 0x1a0a <__DATA_REGION_LENGTH__+0x20a>
    174a:	6d ea       	ldi	r22, 0xAD	; 173
    174c:	76 e9       	ldi	r23, 0x96	; 150
    174e:	5d c1       	rjmp	.+698    	; 0x1a0a <__DATA_REGION_LENGTH__+0x20a>
    1750:	ae 01       	movw	r20, r28
    1752:	4f 5f       	subi	r20, 0xFF	; 255
    1754:	5f 4f       	sbci	r21, 0xFF	; 255
    1756:	87 e0       	ldi	r24, 0x07	; 7
    1758:	fa 01       	movw	r30, r20
    175a:	11 92       	st	Z+, r1
    175c:	8a 95       	dec	r24
    175e:	e9 f7       	brne	.-6      	; 0x175a <mcp794xx_set_alarm_time_date+0xd4>
    1760:	61 11       	cpse	r22, r1
    1762:	a6 c0       	rjmp	.+332    	; 0x18b0 <__DATA_REGION_LENGTH__+0xb0>
    1764:	26 e0       	ldi	r18, 0x06	; 6
    1766:	6a e0       	ldi	r22, 0x0A	; 10
    1768:	70 e0       	ldi	r23, 0x00	; 0
    176a:	c8 01       	movw	r24, r16
    176c:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    1770:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1774:	f7 01       	movw	r30, r14
    1776:	85 81       	ldd	r24, Z+5	; 0x05
    1778:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    177c:	88 87       	std	Y+8, r24	; 0x08
    177e:	ae 01       	movw	r20, r28
    1780:	48 5f       	subi	r20, 0xF8	; 248
    1782:	5f 4f       	sbci	r21, 0xFF	; 255
    1784:	6a e0       	ldi	r22, 0x0A	; 10
    1786:	c8 01       	movw	r24, r16
    1788:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    178c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1790:	88 23       	and	r24, r24
    1792:	19 f0       	breq	.+6      	; 0x179a <mcp794xx_set_alarm_time_date+0x114>
    1794:	61 ed       	ldi	r22, 0xD1	; 209
    1796:	76 e9       	ldi	r23, 0x96	; 150
    1798:	32 c1       	rjmp	.+612    	; 0x19fe <__DATA_REGION_LENGTH__+0x1fe>
    179a:	f7 01       	movw	r30, r14
    179c:	84 81       	ldd	r24, Z+4	; 0x04
    179e:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    17a2:	88 87       	std	Y+8, r24	; 0x08
    17a4:	ae 01       	movw	r20, r28
    17a6:	48 5f       	subi	r20, 0xF8	; 248
    17a8:	5f 4f       	sbci	r21, 0xFF	; 255
    17aa:	6b e0       	ldi	r22, 0x0B	; 11
    17ac:	c8 01       	movw	r24, r16
    17ae:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    17b2:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    17b6:	88 23       	and	r24, r24
    17b8:	19 f0       	breq	.+6      	; 0x17c0 <mcp794xx_set_alarm_time_date+0x13a>
    17ba:	6a ee       	ldi	r22, 0xEA	; 234
    17bc:	76 e9       	ldi	r23, 0x96	; 150
    17be:	1f c1       	rjmp	.+574    	; 0x19fe <__DATA_REGION_LENGTH__+0x1fe>
    17c0:	f5 01       	movw	r30, r10
    17c2:	80 81       	ld	r24, Z
    17c4:	81 11       	cpse	r24, r1
    17c6:	29 c0       	rjmp	.+82     	; 0x181a <__DATA_REGION_LENGTH__+0x1a>
    17c8:	f7 01       	movw	r30, r14
    17ca:	83 81       	ldd	r24, Z+3	; 0x03
    17cc:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    17d0:	9b 81       	ldd	r25, Y+3	; 0x03
    17d2:	90 74       	andi	r25, 0x40	; 64
    17d4:	89 2b       	or	r24, r25
    17d6:	88 87       	std	Y+8, r24	; 0x08
    17d8:	ae 01       	movw	r20, r28
    17da:	48 5f       	subi	r20, 0xF8	; 248
    17dc:	5f 4f       	sbci	r21, 0xFF	; 255
    17de:	6c e0       	ldi	r22, 0x0C	; 12
    17e0:	c8 01       	movw	r24, r16
    17e2:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    17e6:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    17ea:	81 11       	cpse	r24, r1
    17ec:	2b c0       	rjmp	.+86     	; 0x1844 <__DATA_REGION_LENGTH__+0x44>
    17ee:	f7 01       	movw	r30, r14
    17f0:	87 81       	ldd	r24, Z+7	; 0x07
    17f2:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    17f6:	9c 81       	ldd	r25, Y+4	; 0x04
    17f8:	98 7f       	andi	r25, 0xF8	; 248
    17fa:	89 2b       	or	r24, r25
    17fc:	88 87       	std	Y+8, r24	; 0x08
    17fe:	ae 01       	movw	r20, r28
    1800:	48 5f       	subi	r20, 0xF8	; 248
    1802:	5f 4f       	sbci	r21, 0xFF	; 255
    1804:	6d e0       	ldi	r22, 0x0D	; 13
    1806:	c8 01       	movw	r24, r16
    1808:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    180c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1810:	88 23       	and	r24, r24
    1812:	31 f1       	breq	.+76     	; 0x1860 <__DATA_REGION_LENGTH__+0x60>
    1814:	6a e1       	ldi	r22, 0x1A	; 26
    1816:	77 e9       	ldi	r23, 0x97	; 151
    1818:	f2 c0       	rjmp	.+484    	; 0x19fe <__DATA_REGION_LENGTH__+0x1fe>
    181a:	81 30       	cpi	r24, 0x01	; 1
    181c:	41 f7       	brne	.-48     	; 0x17ee <mcp794xx_set_alarm_time_date+0x168>
    181e:	f7 01       	movw	r30, r14
    1820:	83 81       	ldd	r24, Z+3	; 0x03
    1822:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    1826:	9b 81       	ldd	r25, Y+3	; 0x03
    1828:	90 76       	andi	r25, 0x60	; 96
    182a:	89 2b       	or	r24, r25
    182c:	88 87       	std	Y+8, r24	; 0x08
    182e:	ae 01       	movw	r20, r28
    1830:	48 5f       	subi	r20, 0xF8	; 248
    1832:	5f 4f       	sbci	r21, 0xFF	; 255
    1834:	6c e0       	ldi	r22, 0x0C	; 12
    1836:	c8 01       	movw	r24, r16
    1838:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    183c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1840:	88 23       	and	r24, r24
    1842:	19 f0       	breq	.+6      	; 0x184a <__DATA_REGION_LENGTH__+0x4a>
    1844:	63 e0       	ldi	r22, 0x03	; 3
    1846:	77 e9       	ldi	r23, 0x97	; 151
    1848:	da c0       	rjmp	.+436    	; 0x19fe <__DATA_REGION_LENGTH__+0x1fe>
    184a:	f7 01       	movw	r30, r14
    184c:	41 85       	ldd	r20, Z+9	; 0x09
    184e:	6c e0       	ldi	r22, 0x0C	; 12
    1850:	c8 01       	movw	r24, r16
    1852:	0e 94 96 07 	call	0xf2c	; 0xf2c <mcp794xx_set_am_pm>
    1856:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    185a:	88 23       	and	r24, r24
    185c:	41 f2       	breq	.-112    	; 0x17ee <mcp794xx_set_alarm_time_date+0x168>
    185e:	db c0       	rjmp	.+438    	; 0x1a16 <__DATA_REGION_LENGTH__+0x216>
    1860:	f7 01       	movw	r30, r14
    1862:	82 81       	ldd	r24, Z+2	; 0x02
    1864:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    1868:	88 87       	std	Y+8, r24	; 0x08
    186a:	ae 01       	movw	r20, r28
    186c:	48 5f       	subi	r20, 0xF8	; 248
    186e:	5f 4f       	sbci	r21, 0xFF	; 255
    1870:	6e e0       	ldi	r22, 0x0E	; 14
    1872:	c8 01       	movw	r24, r16
    1874:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    1878:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    187c:	88 23       	and	r24, r24
    187e:	19 f0       	breq	.+6      	; 0x1886 <__DATA_REGION_LENGTH__+0x86>
    1880:	64 e3       	ldi	r22, 0x34	; 52
    1882:	77 e9       	ldi	r23, 0x97	; 151
    1884:	bc c0       	rjmp	.+376    	; 0x19fe <__DATA_REGION_LENGTH__+0x1fe>
    1886:	f7 01       	movw	r30, r14
    1888:	86 81       	ldd	r24, Z+6	; 0x06
    188a:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    188e:	88 87       	std	Y+8, r24	; 0x08
    1890:	ae 01       	movw	r20, r28
    1892:	48 5f       	subi	r20, 0xF8	; 248
    1894:	5f 4f       	sbci	r21, 0xFF	; 255
    1896:	6f e0       	ldi	r22, 0x0F	; 15
    1898:	c8 01       	movw	r24, r16
    189a:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    189e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    18a2:	81 11       	cpse	r24, r1
    18a4:	02 c0       	rjmp	.+4      	; 0x18aa <__DATA_REGION_LENGTH__+0xaa>
    18a6:	d1 2c       	mov	r13, r1
    18a8:	bd c0       	rjmp	.+378    	; 0x1a24 <__DATA_REGION_LENGTH__+0x224>
    18aa:	6a e4       	ldi	r22, 0x4A	; 74
    18ac:	77 e9       	ldi	r23, 0x97	; 151
    18ae:	a7 c0       	rjmp	.+334    	; 0x19fe <__DATA_REGION_LENGTH__+0x1fe>
    18b0:	61 30       	cpi	r22, 0x01	; 1
    18b2:	09 f0       	breq	.+2      	; 0x18b6 <__DATA_REGION_LENGTH__+0xb6>
    18b4:	a8 c0       	rjmp	.+336    	; 0x1a06 <__DATA_REGION_LENGTH__+0x206>
    18b6:	26 e0       	ldi	r18, 0x06	; 6
    18b8:	61 e1       	ldi	r22, 0x11	; 17
    18ba:	70 e0       	ldi	r23, 0x00	; 0
    18bc:	c8 01       	movw	r24, r16
    18be:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    18c2:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    18c6:	f7 01       	movw	r30, r14
    18c8:	85 81       	ldd	r24, Z+5	; 0x05
    18ca:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    18ce:	88 87       	std	Y+8, r24	; 0x08
    18d0:	ae 01       	movw	r20, r28
    18d2:	48 5f       	subi	r20, 0xF8	; 248
    18d4:	5f 4f       	sbci	r21, 0xFF	; 255
    18d6:	61 e1       	ldi	r22, 0x11	; 17
    18d8:	c8 01       	movw	r24, r16
    18da:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    18de:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    18e2:	88 23       	and	r24, r24
    18e4:	19 f0       	breq	.+6      	; 0x18ec <__DATA_REGION_LENGTH__+0xec>
    18e6:	61 e6       	ldi	r22, 0x61	; 97
    18e8:	77 e9       	ldi	r23, 0x97	; 151
    18ea:	89 c0       	rjmp	.+274    	; 0x19fe <__DATA_REGION_LENGTH__+0x1fe>
    18ec:	f7 01       	movw	r30, r14
    18ee:	84 81       	ldd	r24, Z+4	; 0x04
    18f0:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    18f4:	88 87       	std	Y+8, r24	; 0x08
    18f6:	ae 01       	movw	r20, r28
    18f8:	48 5f       	subi	r20, 0xF8	; 248
    18fa:	5f 4f       	sbci	r21, 0xFF	; 255
    18fc:	62 e1       	ldi	r22, 0x12	; 18
    18fe:	c8 01       	movw	r24, r16
    1900:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    1904:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1908:	88 23       	and	r24, r24
    190a:	19 f0       	breq	.+6      	; 0x1912 <__DATA_REGION_LENGTH__+0x112>
    190c:	6a e7       	ldi	r22, 0x7A	; 122
    190e:	77 e9       	ldi	r23, 0x97	; 151
    1910:	76 c0       	rjmp	.+236    	; 0x19fe <__DATA_REGION_LENGTH__+0x1fe>
    1912:	f5 01       	movw	r30, r10
    1914:	80 81       	ld	r24, Z
    1916:	81 11       	cpse	r24, r1
    1918:	29 c0       	rjmp	.+82     	; 0x196c <__DATA_REGION_LENGTH__+0x16c>
    191a:	f7 01       	movw	r30, r14
    191c:	83 81       	ldd	r24, Z+3	; 0x03
    191e:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    1922:	9b 81       	ldd	r25, Y+3	; 0x03
    1924:	90 74       	andi	r25, 0x40	; 64
    1926:	89 2b       	or	r24, r25
    1928:	88 87       	std	Y+8, r24	; 0x08
    192a:	ae 01       	movw	r20, r28
    192c:	48 5f       	subi	r20, 0xF8	; 248
    192e:	5f 4f       	sbci	r21, 0xFF	; 255
    1930:	63 e1       	ldi	r22, 0x13	; 19
    1932:	c8 01       	movw	r24, r16
    1934:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    1938:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    193c:	81 11       	cpse	r24, r1
    193e:	2b c0       	rjmp	.+86     	; 0x1996 <__DATA_REGION_LENGTH__+0x196>
    1940:	f7 01       	movw	r30, r14
    1942:	87 81       	ldd	r24, Z+7	; 0x07
    1944:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    1948:	9c 81       	ldd	r25, Y+4	; 0x04
    194a:	98 7f       	andi	r25, 0xF8	; 248
    194c:	89 2b       	or	r24, r25
    194e:	88 87       	std	Y+8, r24	; 0x08
    1950:	ae 01       	movw	r20, r28
    1952:	48 5f       	subi	r20, 0xF8	; 248
    1954:	5f 4f       	sbci	r21, 0xFF	; 255
    1956:	64 e1       	ldi	r22, 0x14	; 20
    1958:	c8 01       	movw	r24, r16
    195a:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    195e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1962:	88 23       	and	r24, r24
    1964:	31 f1       	breq	.+76     	; 0x19b2 <__DATA_REGION_LENGTH__+0x1b2>
    1966:	6a ea       	ldi	r22, 0xAA	; 170
    1968:	77 e9       	ldi	r23, 0x97	; 151
    196a:	49 c0       	rjmp	.+146    	; 0x19fe <__DATA_REGION_LENGTH__+0x1fe>
    196c:	81 30       	cpi	r24, 0x01	; 1
    196e:	41 f7       	brne	.-48     	; 0x1940 <__DATA_REGION_LENGTH__+0x140>
    1970:	f7 01       	movw	r30, r14
    1972:	83 81       	ldd	r24, Z+3	; 0x03
    1974:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    1978:	9b 81       	ldd	r25, Y+3	; 0x03
    197a:	90 76       	andi	r25, 0x60	; 96
    197c:	89 2b       	or	r24, r25
    197e:	88 87       	std	Y+8, r24	; 0x08
    1980:	ae 01       	movw	r20, r28
    1982:	48 5f       	subi	r20, 0xF8	; 248
    1984:	5f 4f       	sbci	r21, 0xFF	; 255
    1986:	63 e1       	ldi	r22, 0x13	; 19
    1988:	c8 01       	movw	r24, r16
    198a:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    198e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1992:	88 23       	and	r24, r24
    1994:	19 f0       	breq	.+6      	; 0x199c <__DATA_REGION_LENGTH__+0x19c>
    1996:	63 e9       	ldi	r22, 0x93	; 147
    1998:	77 e9       	ldi	r23, 0x97	; 151
    199a:	31 c0       	rjmp	.+98     	; 0x19fe <__DATA_REGION_LENGTH__+0x1fe>
    199c:	f7 01       	movw	r30, r14
    199e:	41 85       	ldd	r20, Z+9	; 0x09
    19a0:	63 e1       	ldi	r22, 0x13	; 19
    19a2:	c8 01       	movw	r24, r16
    19a4:	0e 94 96 07 	call	0xf2c	; 0xf2c <mcp794xx_set_am_pm>
    19a8:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    19ac:	88 23       	and	r24, r24
    19ae:	41 f2       	breq	.-112    	; 0x1940 <__DATA_REGION_LENGTH__+0x140>
    19b0:	32 c0       	rjmp	.+100    	; 0x1a16 <__DATA_REGION_LENGTH__+0x216>
    19b2:	f7 01       	movw	r30, r14
    19b4:	82 81       	ldd	r24, Z+2	; 0x02
    19b6:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    19ba:	88 87       	std	Y+8, r24	; 0x08
    19bc:	ae 01       	movw	r20, r28
    19be:	48 5f       	subi	r20, 0xF8	; 248
    19c0:	5f 4f       	sbci	r21, 0xFF	; 255
    19c2:	65 e1       	ldi	r22, 0x15	; 21
    19c4:	c8 01       	movw	r24, r16
    19c6:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    19ca:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    19ce:	88 23       	and	r24, r24
    19d0:	19 f0       	breq	.+6      	; 0x19d8 <__DATA_REGION_LENGTH__+0x1d8>
    19d2:	64 ec       	ldi	r22, 0xC4	; 196
    19d4:	77 e9       	ldi	r23, 0x97	; 151
    19d6:	13 c0       	rjmp	.+38     	; 0x19fe <__DATA_REGION_LENGTH__+0x1fe>
    19d8:	f7 01       	movw	r30, r14
    19da:	86 81       	ldd	r24, Z+6	; 0x06
    19dc:	0e 94 f7 05 	call	0xbee	; 0xbee <a_pcf85xxx_dec2bcd>
    19e0:	88 87       	std	Y+8, r24	; 0x08
    19e2:	ae 01       	movw	r20, r28
    19e4:	48 5f       	subi	r20, 0xF8	; 248
    19e6:	5f 4f       	sbci	r21, 0xFF	; 255
    19e8:	66 e1       	ldi	r22, 0x16	; 22
    19ea:	c8 01       	movw	r24, r16
    19ec:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    19f0:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    19f4:	88 23       	and	r24, r24
    19f6:	09 f4       	brne	.+2      	; 0x19fa <__DATA_REGION_LENGTH__+0x1fa>
    19f8:	56 cf       	rjmp	.-340    	; 0x18a6 <__DATA_REGION_LENGTH__+0xa6>
    19fa:	6a ed       	ldi	r22, 0xDA	; 218
    19fc:	77 e9       	ldi	r23, 0x97	; 151
    19fe:	c8 01       	movw	r24, r16
    1a00:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1a04:	0f c0       	rjmp	.+30     	; 0x1a24 <__DATA_REGION_LENGTH__+0x224>
    1a06:	64 ed       	ldi	r22, 0xD4	; 212
    1a08:	74 e9       	ldi	r23, 0x94	; 148
    1a0a:	c8 01       	movw	r24, r16
    1a0c:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1a10:	24 e0       	ldi	r18, 0x04	; 4
    1a12:	d2 2e       	mov	r13, r18
    1a14:	07 c0       	rjmp	.+14     	; 0x1a24 <__DATA_REGION_LENGTH__+0x224>
    1a16:	d8 2e       	mov	r13, r24
    1a18:	05 c0       	rjmp	.+10     	; 0x1a24 <__DATA_REGION_LENGTH__+0x224>
    1a1a:	92 e0       	ldi	r25, 0x02	; 2
    1a1c:	d9 2e       	mov	r13, r25
    1a1e:	02 c0       	rjmp	.+4      	; 0x1a24 <__DATA_REGION_LENGTH__+0x224>
    1a20:	83 e0       	ldi	r24, 0x03	; 3
    1a22:	d8 2e       	mov	r13, r24
    1a24:	8d 2d       	mov	r24, r13
    1a26:	28 96       	adiw	r28, 0x08	; 8
    1a28:	cd bf       	out	0x3d, r28	; 61
    1a2a:	de bf       	out	0x3e, r29	; 62
    1a2c:	df 91       	pop	r29
    1a2e:	cf 91       	pop	r28
    1a30:	1f 91       	pop	r17
    1a32:	0f 91       	pop	r16
    1a34:	ff 90       	pop	r15
    1a36:	ef 90       	pop	r14
    1a38:	df 90       	pop	r13
    1a3a:	bf 90       	pop	r11
    1a3c:	af 90       	pop	r10
    1a3e:	08 95       	ret

00001a40 <mcp794xx_set_alarm>:
    1a40:	cf 92       	push	r12
    1a42:	df 92       	push	r13
    1a44:	ef 92       	push	r14
    1a46:	ff 92       	push	r15
    1a48:	0f 93       	push	r16
    1a4a:	1f 93       	push	r17
    1a4c:	cf 93       	push	r28
    1a4e:	df 93       	push	r29
    1a50:	1f 92       	push	r1
    1a52:	cd b7       	in	r28, 0x3d	; 61
    1a54:	de b7       	in	r29, 0x3e	; 62
    1a56:	00 97       	sbiw	r24, 0x00	; 0
    1a58:	09 f4       	brne	.+2      	; 0x1a5c <mcp794xx_set_alarm+0x1c>
    1a5a:	7c c0       	rjmp	.+248    	; 0x1b54 <mcp794xx_set_alarm+0x114>
    1a5c:	fc 01       	movw	r30, r24
    1a5e:	e1 88       	ldd	r14, Z+17	; 0x11
    1a60:	f1 e0       	ldi	r31, 0x01	; 1
    1a62:	ef 12       	cpse	r14, r31
    1a64:	7a c0       	rjmp	.+244    	; 0x1b5a <mcp794xx_set_alarm+0x11a>
    1a66:	69 01       	movw	r12, r18
    1a68:	f4 2e       	mov	r15, r20
    1a6a:	8c 01       	movw	r16, r24
    1a6c:	66 23       	and	r22, r22
    1a6e:	19 f0       	breq	.+6      	; 0x1a76 <mcp794xx_set_alarm+0x36>
    1a70:	61 30       	cpi	r22, 0x01	; 1
    1a72:	91 f1       	breq	.+100    	; 0x1ad8 <mcp794xx_set_alarm+0x98>
    1a74:	68 c0       	rjmp	.+208    	; 0x1b46 <mcp794xx_set_alarm+0x106>
    1a76:	21 e0       	ldi	r18, 0x01	; 1
    1a78:	ae 01       	movw	r20, r28
    1a7a:	4f 5f       	subi	r20, 0xFF	; 255
    1a7c:	5f 4f       	sbci	r21, 0xFF	; 255
    1a7e:	6d e0       	ldi	r22, 0x0D	; 13
    1a80:	70 e0       	ldi	r23, 0x00	; 0
    1a82:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    1a86:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1a8a:	88 23       	and	r24, r24
    1a8c:	19 f0       	breq	.+6      	; 0x1a94 <mcp794xx_set_alarm+0x54>
    1a8e:	61 ef       	ldi	r22, 0xF1	; 241
    1a90:	77 e9       	ldi	r23, 0x97	; 151
    1a92:	30 c0       	rjmp	.+96     	; 0x1af4 <mcp794xx_set_alarm+0xb4>
    1a94:	49 81       	ldd	r20, Y+1	; 0x01
    1a96:	84 2f       	mov	r24, r20
    1a98:	8f 78       	andi	r24, 0x8F	; 143
    1a9a:	90 e1       	ldi	r25, 0x10	; 16
    1a9c:	f9 9e       	mul	r15, r25
    1a9e:	a0 01       	movw	r20, r0
    1aa0:	11 24       	eor	r1, r1
    1aa2:	48 2b       	or	r20, r24
    1aa4:	49 83       	std	Y+1, r20	; 0x01
    1aa6:	ae 01       	movw	r20, r28
    1aa8:	4f 5f       	subi	r20, 0xFF	; 255
    1aaa:	5f 4f       	sbci	r21, 0xFF	; 255
    1aac:	6d e0       	ldi	r22, 0x0D	; 13
    1aae:	c8 01       	movw	r24, r16
    1ab0:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    1ab4:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1ab8:	81 11       	cpse	r24, r1
    1aba:	e9 cf       	rjmp	.-46     	; 0x1a8e <mcp794xx_set_alarm+0x4e>
    1abc:	a6 01       	movw	r20, r12
    1abe:	60 e0       	ldi	r22, 0x00	; 0
    1ac0:	c8 01       	movw	r24, r16
    1ac2:	0e 94 43 0b 	call	0x1686	; 0x1686 <mcp794xx_set_alarm_time_date>
    1ac6:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1aca:	81 11       	cpse	r24, r1
    1acc:	02 c0       	rjmp	.+4      	; 0x1ad2 <mcp794xx_set_alarm+0x92>
    1ace:	e1 2c       	mov	r14, r1
    1ad0:	46 c0       	rjmp	.+140    	; 0x1b5e <mcp794xx_set_alarm+0x11e>
    1ad2:	6c e0       	ldi	r22, 0x0C	; 12
    1ad4:	78 e9       	ldi	r23, 0x98	; 152
    1ad6:	31 c0       	rjmp	.+98     	; 0x1b3a <mcp794xx_set_alarm+0xfa>
    1ad8:	21 e0       	ldi	r18, 0x01	; 1
    1ada:	ae 01       	movw	r20, r28
    1adc:	4f 5f       	subi	r20, 0xFF	; 255
    1ade:	5f 4f       	sbci	r21, 0xFF	; 255
    1ae0:	64 e1       	ldi	r22, 0x14	; 20
    1ae2:	70 e0       	ldi	r23, 0x00	; 0
    1ae4:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    1ae8:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1aec:	88 23       	and	r24, r24
    1aee:	31 f0       	breq	.+12     	; 0x1afc <mcp794xx_set_alarm+0xbc>
    1af0:	62 e2       	ldi	r22, 0x22	; 34
    1af2:	78 e9       	ldi	r23, 0x98	; 152
    1af4:	c8 01       	movw	r24, r16
    1af6:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1afa:	31 c0       	rjmp	.+98     	; 0x1b5e <mcp794xx_set_alarm+0x11e>
    1afc:	49 81       	ldd	r20, Y+1	; 0x01
    1afe:	84 2f       	mov	r24, r20
    1b00:	8f 78       	andi	r24, 0x8F	; 143
    1b02:	e0 e1       	ldi	r30, 0x10	; 16
    1b04:	fe 9e       	mul	r15, r30
    1b06:	a0 01       	movw	r20, r0
    1b08:	11 24       	eor	r1, r1
    1b0a:	48 2b       	or	r20, r24
    1b0c:	49 83       	std	Y+1, r20	; 0x01
    1b0e:	ae 01       	movw	r20, r28
    1b10:	4f 5f       	subi	r20, 0xFF	; 255
    1b12:	5f 4f       	sbci	r21, 0xFF	; 255
    1b14:	64 e1       	ldi	r22, 0x14	; 20
    1b16:	c8 01       	movw	r24, r16
    1b18:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    1b1c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1b20:	81 11       	cpse	r24, r1
    1b22:	e6 cf       	rjmp	.-52     	; 0x1af0 <mcp794xx_set_alarm+0xb0>
    1b24:	a6 01       	movw	r20, r12
    1b26:	61 e0       	ldi	r22, 0x01	; 1
    1b28:	c8 01       	movw	r24, r16
    1b2a:	0e 94 43 0b 	call	0x1686	; 0x1686 <mcp794xx_set_alarm_time_date>
    1b2e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1b32:	88 23       	and	r24, r24
    1b34:	61 f2       	breq	.-104    	; 0x1ace <mcp794xx_set_alarm+0x8e>
    1b36:	6d e3       	ldi	r22, 0x3D	; 61
    1b38:	78 e9       	ldi	r23, 0x98	; 152
    1b3a:	c8 01       	movw	r24, r16
    1b3c:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1b40:	e0 90 b4 28 	lds	r14, 0x28B4	; 0x8028b4 <err>
    1b44:	0c c0       	rjmp	.+24     	; 0x1b5e <mcp794xx_set_alarm+0x11e>
    1b46:	64 ed       	ldi	r22, 0xD4	; 212
    1b48:	74 e9       	ldi	r23, 0x94	; 148
    1b4a:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1b4e:	24 e0       	ldi	r18, 0x04	; 4
    1b50:	e2 2e       	mov	r14, r18
    1b52:	05 c0       	rjmp	.+10     	; 0x1b5e <mcp794xx_set_alarm+0x11e>
    1b54:	92 e0       	ldi	r25, 0x02	; 2
    1b56:	e9 2e       	mov	r14, r25
    1b58:	02 c0       	rjmp	.+4      	; 0x1b5e <mcp794xx_set_alarm+0x11e>
    1b5a:	83 e0       	ldi	r24, 0x03	; 3
    1b5c:	e8 2e       	mov	r14, r24
    1b5e:	8e 2d       	mov	r24, r14
    1b60:	0f 90       	pop	r0
    1b62:	df 91       	pop	r29
    1b64:	cf 91       	pop	r28
    1b66:	1f 91       	pop	r17
    1b68:	0f 91       	pop	r16
    1b6a:	ff 90       	pop	r15
    1b6c:	ef 90       	pop	r14
    1b6e:	df 90       	pop	r13
    1b70:	cf 90       	pop	r12
    1b72:	08 95       	ret

00001b74 <mcp794xx_get_alarm_time_date>:
    1b74:	df 92       	push	r13
    1b76:	ef 92       	push	r14
    1b78:	ff 92       	push	r15
    1b7a:	0f 93       	push	r16
    1b7c:	1f 93       	push	r17
    1b7e:	cf 93       	push	r28
    1b80:	df 93       	push	r29
    1b82:	cd b7       	in	r28, 0x3d	; 61
    1b84:	de b7       	in	r29, 0x3e	; 62
    1b86:	27 97       	sbiw	r28, 0x07	; 7
    1b88:	cd bf       	out	0x3d, r28	; 61
    1b8a:	de bf       	out	0x3e, r29	; 62
    1b8c:	00 97       	sbiw	r24, 0x00	; 0
    1b8e:	09 f4       	brne	.+2      	; 0x1b92 <mcp794xx_get_alarm_time_date+0x1e>
    1b90:	72 c0       	rjmp	.+228    	; 0x1c76 <mcp794xx_get_alarm_time_date+0x102>
    1b92:	fc 01       	movw	r30, r24
    1b94:	d1 88       	ldd	r13, Z+17	; 0x11
    1b96:	f1 e0       	ldi	r31, 0x01	; 1
    1b98:	df 12       	cpse	r13, r31
    1b9a:	70 c0       	rjmp	.+224    	; 0x1c7c <mcp794xx_get_alarm_time_date+0x108>
    1b9c:	7a 01       	movw	r14, r20
    1b9e:	8c 01       	movw	r16, r24
    1ba0:	ae 01       	movw	r20, r28
    1ba2:	4f 5f       	subi	r20, 0xFF	; 255
    1ba4:	5f 4f       	sbci	r21, 0xFF	; 255
    1ba6:	87 e0       	ldi	r24, 0x07	; 7
    1ba8:	fa 01       	movw	r30, r20
    1baa:	11 92       	st	Z+, r1
    1bac:	8a 95       	dec	r24
    1bae:	e9 f7       	brne	.-6      	; 0x1baa <mcp794xx_get_alarm_time_date+0x36>
    1bb0:	61 11       	cpse	r22, r1
    1bb2:	0d c0       	rjmp	.+26     	; 0x1bce <mcp794xx_get_alarm_time_date+0x5a>
    1bb4:	26 e0       	ldi	r18, 0x06	; 6
    1bb6:	6a e0       	ldi	r22, 0x0A	; 10
    1bb8:	70 e0       	ldi	r23, 0x00	; 0
    1bba:	c8 01       	movw	r24, r16
    1bbc:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    1bc0:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1bc4:	88 23       	and	r24, r24
    1bc6:	e9 f0       	breq	.+58     	; 0x1c02 <mcp794xx_get_alarm_time_date+0x8e>
    1bc8:	63 e5       	ldi	r22, 0x53	; 83
    1bca:	78 e9       	ldi	r23, 0x98	; 152
    1bcc:	0e c0       	rjmp	.+28     	; 0x1bea <mcp794xx_get_alarm_time_date+0x76>
    1bce:	61 30       	cpi	r22, 0x01	; 1
    1bd0:	81 f4       	brne	.+32     	; 0x1bf2 <mcp794xx_get_alarm_time_date+0x7e>
    1bd2:	26 e0       	ldi	r18, 0x06	; 6
    1bd4:	61 e1       	ldi	r22, 0x11	; 17
    1bd6:	70 e0       	ldi	r23, 0x00	; 0
    1bd8:	c8 01       	movw	r24, r16
    1bda:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    1bde:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1be2:	88 23       	and	r24, r24
    1be4:	71 f0       	breq	.+28     	; 0x1c02 <mcp794xx_get_alarm_time_date+0x8e>
    1be6:	6e e6       	ldi	r22, 0x6E	; 110
    1be8:	78 e9       	ldi	r23, 0x98	; 152
    1bea:	c8 01       	movw	r24, r16
    1bec:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1bf0:	47 c0       	rjmp	.+142    	; 0x1c80 <mcp794xx_get_alarm_time_date+0x10c>
    1bf2:	64 ed       	ldi	r22, 0xD4	; 212
    1bf4:	74 e9       	ldi	r23, 0x94	; 148
    1bf6:	c8 01       	movw	r24, r16
    1bf8:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1bfc:	24 e0       	ldi	r18, 0x04	; 4
    1bfe:	d2 2e       	mov	r13, r18
    1c00:	3f c0       	rjmp	.+126    	; 0x1c80 <mcp794xx_get_alarm_time_date+0x10c>
    1c02:	89 81       	ldd	r24, Y+1	; 0x01
    1c04:	8f 77       	andi	r24, 0x7F	; 127
    1c06:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
    1c0a:	f7 01       	movw	r30, r14
    1c0c:	85 83       	std	Z+5, r24	; 0x05
    1c0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1c10:	8f 77       	andi	r24, 0x7F	; 127
    1c12:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
    1c16:	f7 01       	movw	r30, r14
    1c18:	84 83       	std	Z+4, r24	; 0x04
    1c1a:	f8 01       	movw	r30, r16
    1c1c:	e2 5a       	subi	r30, 0xA2	; 162
    1c1e:	ff 4f       	sbci	r31, 0xFF	; 255
    1c20:	80 81       	ld	r24, Z
    1c22:	81 11       	cpse	r24, r1
    1c24:	07 c0       	rjmp	.+14     	; 0x1c34 <mcp794xx_get_alarm_time_date+0xc0>
    1c26:	8b 81       	ldd	r24, Y+3	; 0x03
    1c28:	8f 73       	andi	r24, 0x3F	; 63
    1c2a:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
    1c2e:	f7 01       	movw	r30, r14
    1c30:	83 83       	std	Z+3, r24	; 0x03
    1c32:	0d c0       	rjmp	.+26     	; 0x1c4e <mcp794xx_get_alarm_time_date+0xda>
    1c34:	81 30       	cpi	r24, 0x01	; 1
    1c36:	59 f4       	brne	.+22     	; 0x1c4e <mcp794xx_get_alarm_time_date+0xda>
    1c38:	1b 81       	ldd	r17, Y+3	; 0x03
    1c3a:	81 2f       	mov	r24, r17
    1c3c:	8f 71       	andi	r24, 0x1F	; 31
    1c3e:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
    1c42:	f7 01       	movw	r30, r14
    1c44:	83 83       	std	Z+3, r24	; 0x03
    1c46:	15 fb       	bst	r17, 5
    1c48:	11 27       	eor	r17, r17
    1c4a:	10 f9       	bld	r17, 0
    1c4c:	11 87       	std	Z+9, r17	; 0x09
    1c4e:	8c 81       	ldd	r24, Y+4	; 0x04
    1c50:	87 70       	andi	r24, 0x07	; 7
    1c52:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
    1c56:	f7 01       	movw	r30, r14
    1c58:	87 83       	std	Z+7, r24	; 0x07
    1c5a:	8d 81       	ldd	r24, Y+5	; 0x05
    1c5c:	8f 73       	andi	r24, 0x3F	; 63
    1c5e:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
    1c62:	f7 01       	movw	r30, r14
    1c64:	82 83       	std	Z+2, r24	; 0x02
    1c66:	8e 81       	ldd	r24, Y+6	; 0x06
    1c68:	8f 71       	andi	r24, 0x1F	; 31
    1c6a:	0e 94 01 06 	call	0xc02	; 0xc02 <a_pcf85xxx_bcd2dec>
    1c6e:	f7 01       	movw	r30, r14
    1c70:	86 83       	std	Z+6, r24	; 0x06
    1c72:	d1 2c       	mov	r13, r1
    1c74:	05 c0       	rjmp	.+10     	; 0x1c80 <mcp794xx_get_alarm_time_date+0x10c>
    1c76:	92 e0       	ldi	r25, 0x02	; 2
    1c78:	d9 2e       	mov	r13, r25
    1c7a:	02 c0       	rjmp	.+4      	; 0x1c80 <mcp794xx_get_alarm_time_date+0x10c>
    1c7c:	83 e0       	ldi	r24, 0x03	; 3
    1c7e:	d8 2e       	mov	r13, r24
    1c80:	8d 2d       	mov	r24, r13
    1c82:	27 96       	adiw	r28, 0x07	; 7
    1c84:	cd bf       	out	0x3d, r28	; 61
    1c86:	de bf       	out	0x3e, r29	; 62
    1c88:	df 91       	pop	r29
    1c8a:	cf 91       	pop	r28
    1c8c:	1f 91       	pop	r17
    1c8e:	0f 91       	pop	r16
    1c90:	ff 90       	pop	r15
    1c92:	ef 90       	pop	r14
    1c94:	df 90       	pop	r13
    1c96:	08 95       	ret

00001c98 <mcp794xx_get_alarm>:
    1c98:	cf 92       	push	r12
    1c9a:	df 92       	push	r13
    1c9c:	ef 92       	push	r14
    1c9e:	ff 92       	push	r15
    1ca0:	0f 93       	push	r16
    1ca2:	1f 93       	push	r17
    1ca4:	cf 93       	push	r28
    1ca6:	df 93       	push	r29
    1ca8:	1f 92       	push	r1
    1caa:	cd b7       	in	r28, 0x3d	; 61
    1cac:	de b7       	in	r29, 0x3e	; 62
    1cae:	00 97       	sbiw	r24, 0x00	; 0
    1cb0:	09 f4       	brne	.+2      	; 0x1cb4 <mcp794xx_get_alarm+0x1c>
    1cb2:	47 c0       	rjmp	.+142    	; 0x1d42 <mcp794xx_get_alarm+0xaa>
    1cb4:	fc 01       	movw	r30, r24
    1cb6:	71 89       	ldd	r23, Z+17	; 0x11
    1cb8:	71 30       	cpi	r23, 0x01	; 1
    1cba:	09 f0       	breq	.+2      	; 0x1cbe <mcp794xx_get_alarm+0x26>
    1cbc:	45 c0       	rjmp	.+138    	; 0x1d48 <mcp794xx_get_alarm+0xb0>
    1cbe:	6a 01       	movw	r12, r20
    1cc0:	e6 2e       	mov	r14, r22
    1cc2:	8c 01       	movw	r16, r24
    1cc4:	a9 01       	movw	r20, r18
    1cc6:	0e 94 ba 0d 	call	0x1b74	; 0x1b74 <mcp794xx_get_alarm_time_date>
    1cca:	f8 2e       	mov	r15, r24
    1ccc:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1cd0:	88 23       	and	r24, r24
    1cd2:	19 f0       	breq	.+6      	; 0x1cda <mcp794xx_get_alarm+0x42>
    1cd4:	69 e8       	ldi	r22, 0x89	; 137
    1cd6:	78 e9       	ldi	r23, 0x98	; 152
    1cd8:	11 c0       	rjmp	.+34     	; 0x1cfc <mcp794xx_get_alarm+0x64>
    1cda:	e1 10       	cpse	r14, r1
    1cdc:	15 c0       	rjmp	.+42     	; 0x1d08 <mcp794xx_get_alarm+0x70>
    1cde:	21 e0       	ldi	r18, 0x01	; 1
    1ce0:	ae 01       	movw	r20, r28
    1ce2:	4f 5f       	subi	r20, 0xFF	; 255
    1ce4:	5f 4f       	sbci	r21, 0xFF	; 255
    1ce6:	6d e0       	ldi	r22, 0x0D	; 13
    1ce8:	70 e0       	ldi	r23, 0x00	; 0
    1cea:	c8 01       	movw	r24, r16
    1cec:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    1cf0:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1cf4:	88 23       	and	r24, r24
    1cf6:	d1 f0       	breq	.+52     	; 0x1d2c <mcp794xx_get_alarm+0x94>
    1cf8:	6b ea       	ldi	r22, 0xAB	; 171
    1cfa:	78 e9       	ldi	r23, 0x98	; 152
    1cfc:	c8 01       	movw	r24, r16
    1cfe:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1d02:	f0 90 b4 28 	lds	r15, 0x28B4	; 0x8028b4 <err>
    1d06:	22 c0       	rjmp	.+68     	; 0x1d4c <mcp794xx_get_alarm+0xb4>
    1d08:	f1 e0       	ldi	r31, 0x01	; 1
    1d0a:	ef 12       	cpse	r14, r31
    1d0c:	07 c0       	rjmp	.+14     	; 0x1d1c <mcp794xx_get_alarm+0x84>
    1d0e:	21 e0       	ldi	r18, 0x01	; 1
    1d10:	ae 01       	movw	r20, r28
    1d12:	4f 5f       	subi	r20, 0xFF	; 255
    1d14:	5f 4f       	sbci	r21, 0xFF	; 255
    1d16:	64 e1       	ldi	r22, 0x14	; 20
    1d18:	70 e0       	ldi	r23, 0x00	; 0
    1d1a:	e7 cf       	rjmp	.-50     	; 0x1cea <mcp794xx_get_alarm+0x52>
    1d1c:	64 ed       	ldi	r22, 0xD4	; 212
    1d1e:	74 e9       	ldi	r23, 0x94	; 148
    1d20:	c8 01       	movw	r24, r16
    1d22:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1d26:	34 e0       	ldi	r19, 0x04	; 4
    1d28:	f3 2e       	mov	r15, r19
    1d2a:	10 c0       	rjmp	.+32     	; 0x1d4c <mcp794xx_get_alarm+0xb4>
    1d2c:	89 81       	ldd	r24, Y+1	; 0x01
    1d2e:	80 77       	andi	r24, 0x70	; 112
    1d30:	90 e0       	ldi	r25, 0x00	; 0
    1d32:	24 e0       	ldi	r18, 0x04	; 4
    1d34:	95 95       	asr	r25
    1d36:	87 95       	ror	r24
    1d38:	2a 95       	dec	r18
    1d3a:	e1 f7       	brne	.-8      	; 0x1d34 <mcp794xx_get_alarm+0x9c>
    1d3c:	f6 01       	movw	r30, r12
    1d3e:	80 83       	st	Z, r24
    1d40:	05 c0       	rjmp	.+10     	; 0x1d4c <mcp794xx_get_alarm+0xb4>
    1d42:	92 e0       	ldi	r25, 0x02	; 2
    1d44:	f9 2e       	mov	r15, r25
    1d46:	02 c0       	rjmp	.+4      	; 0x1d4c <mcp794xx_get_alarm+0xb4>
    1d48:	83 e0       	ldi	r24, 0x03	; 3
    1d4a:	f8 2e       	mov	r15, r24
    1d4c:	8f 2d       	mov	r24, r15
    1d4e:	0f 90       	pop	r0
    1d50:	df 91       	pop	r29
    1d52:	cf 91       	pop	r28
    1d54:	1f 91       	pop	r17
    1d56:	0f 91       	pop	r16
    1d58:	ff 90       	pop	r15
    1d5a:	ef 90       	pop	r14
    1d5c:	df 90       	pop	r13
    1d5e:	cf 90       	pop	r12
    1d60:	08 95       	ret

00001d62 <mcp794xx_get_alarm_interrupt_flag>:
    1d62:	cf 92       	push	r12
    1d64:	df 92       	push	r13
    1d66:	ff 92       	push	r15
    1d68:	0f 93       	push	r16
    1d6a:	1f 93       	push	r17
    1d6c:	cf 93       	push	r28
    1d6e:	df 93       	push	r29
    1d70:	1f 92       	push	r1
    1d72:	cd b7       	in	r28, 0x3d	; 61
    1d74:	de b7       	in	r29, 0x3e	; 62
    1d76:	00 97       	sbiw	r24, 0x00	; 0
    1d78:	d9 f1       	breq	.+118    	; 0x1df0 <mcp794xx_get_alarm_interrupt_flag+0x8e>
    1d7a:	fc 01       	movw	r30, r24
    1d7c:	f1 88       	ldd	r15, Z+17	; 0x11
    1d7e:	f1 e0       	ldi	r31, 0x01	; 1
    1d80:	ff 12       	cpse	r15, r31
    1d82:	39 c0       	rjmp	.+114    	; 0x1df6 <mcp794xx_get_alarm_interrupt_flag+0x94>
    1d84:	6a 01       	movw	r12, r20
    1d86:	8c 01       	movw	r16, r24
    1d88:	61 11       	cpse	r22, r1
    1d8a:	0f c0       	rjmp	.+30     	; 0x1daa <mcp794xx_get_alarm_interrupt_flag+0x48>
    1d8c:	21 e0       	ldi	r18, 0x01	; 1
    1d8e:	ae 01       	movw	r20, r28
    1d90:	4f 5f       	subi	r20, 0xFF	; 255
    1d92:	5f 4f       	sbci	r21, 0xFF	; 255
    1d94:	6d e0       	ldi	r22, 0x0D	; 13
    1d96:	70 e0       	ldi	r23, 0x00	; 0
    1d98:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    1d9c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1da0:	88 23       	and	r24, r24
    1da2:	b9 f0       	breq	.+46     	; 0x1dd2 <mcp794xx_get_alarm_interrupt_flag+0x70>
    1da4:	62 ec       	ldi	r22, 0xC2	; 194
    1da6:	78 e9       	ldi	r23, 0x98	; 152
    1da8:	10 c0       	rjmp	.+32     	; 0x1dca <mcp794xx_get_alarm_interrupt_flag+0x68>
    1daa:	61 30       	cpi	r22, 0x01	; 1
    1dac:	d1 f4       	brne	.+52     	; 0x1de2 <mcp794xx_get_alarm_interrupt_flag+0x80>
    1dae:	21 e0       	ldi	r18, 0x01	; 1
    1db0:	ae 01       	movw	r20, r28
    1db2:	4f 5f       	subi	r20, 0xFF	; 255
    1db4:	5f 4f       	sbci	r21, 0xFF	; 255
    1db6:	64 e1       	ldi	r22, 0x14	; 20
    1db8:	70 e0       	ldi	r23, 0x00	; 0
    1dba:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    1dbe:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1dc2:	88 23       	and	r24, r24
    1dc4:	31 f0       	breq	.+12     	; 0x1dd2 <mcp794xx_get_alarm_interrupt_flag+0x70>
    1dc6:	68 ee       	ldi	r22, 0xE8	; 232
    1dc8:	78 e9       	ldi	r23, 0x98	; 152
    1dca:	c8 01       	movw	r24, r16
    1dcc:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1dd0:	14 c0       	rjmp	.+40     	; 0x1dfa <mcp794xx_get_alarm_interrupt_flag+0x98>
    1dd2:	89 81       	ldd	r24, Y+1	; 0x01
    1dd4:	83 fb       	bst	r24, 3
    1dd6:	88 27       	eor	r24, r24
    1dd8:	80 f9       	bld	r24, 0
    1dda:	f6 01       	movw	r30, r12
    1ddc:	80 83       	st	Z, r24
    1dde:	f1 2c       	mov	r15, r1
    1de0:	0c c0       	rjmp	.+24     	; 0x1dfa <mcp794xx_get_alarm_interrupt_flag+0x98>
    1de2:	64 ed       	ldi	r22, 0xD4	; 212
    1de4:	74 e9       	ldi	r23, 0x94	; 148
    1de6:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1dea:	24 e0       	ldi	r18, 0x04	; 4
    1dec:	f2 2e       	mov	r15, r18
    1dee:	05 c0       	rjmp	.+10     	; 0x1dfa <mcp794xx_get_alarm_interrupt_flag+0x98>
    1df0:	92 e0       	ldi	r25, 0x02	; 2
    1df2:	f9 2e       	mov	r15, r25
    1df4:	02 c0       	rjmp	.+4      	; 0x1dfa <mcp794xx_get_alarm_interrupt_flag+0x98>
    1df6:	83 e0       	ldi	r24, 0x03	; 3
    1df8:	f8 2e       	mov	r15, r24
    1dfa:	8f 2d       	mov	r24, r15
    1dfc:	0f 90       	pop	r0
    1dfe:	df 91       	pop	r29
    1e00:	cf 91       	pop	r28
    1e02:	1f 91       	pop	r17
    1e04:	0f 91       	pop	r16
    1e06:	ff 90       	pop	r15
    1e08:	df 90       	pop	r13
    1e0a:	cf 90       	pop	r12
    1e0c:	08 95       	ret

00001e0e <mcp794xx_clr_alarm_interrupt_flag>:
    1e0e:	ff 92       	push	r15
    1e10:	0f 93       	push	r16
    1e12:	1f 93       	push	r17
    1e14:	cf 93       	push	r28
    1e16:	df 93       	push	r29
    1e18:	1f 92       	push	r1
    1e1a:	cd b7       	in	r28, 0x3d	; 61
    1e1c:	de b7       	in	r29, 0x3e	; 62
    1e1e:	00 97       	sbiw	r24, 0x00	; 0
    1e20:	09 f4       	brne	.+2      	; 0x1e24 <mcp794xx_clr_alarm_interrupt_flag+0x16>
    1e22:	54 c0       	rjmp	.+168    	; 0x1ecc <mcp794xx_clr_alarm_interrupt_flag+0xbe>
    1e24:	fc 01       	movw	r30, r24
    1e26:	f1 88       	ldd	r15, Z+17	; 0x11
    1e28:	f1 e0       	ldi	r31, 0x01	; 1
    1e2a:	ff 12       	cpse	r15, r31
    1e2c:	52 c0       	rjmp	.+164    	; 0x1ed2 <mcp794xx_clr_alarm_interrupt_flag+0xc4>
    1e2e:	8c 01       	movw	r16, r24
    1e30:	61 11       	cpse	r22, r1
    1e32:	20 c0       	rjmp	.+64     	; 0x1e74 <mcp794xx_clr_alarm_interrupt_flag+0x66>
    1e34:	21 e0       	ldi	r18, 0x01	; 1
    1e36:	ae 01       	movw	r20, r28
    1e38:	4f 5f       	subi	r20, 0xFF	; 255
    1e3a:	5f 4f       	sbci	r21, 0xFF	; 255
    1e3c:	6d e0       	ldi	r22, 0x0D	; 13
    1e3e:	70 e0       	ldi	r23, 0x00	; 0
    1e40:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    1e44:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1e48:	88 23       	and	r24, r24
    1e4a:	19 f0       	breq	.+6      	; 0x1e52 <mcp794xx_clr_alarm_interrupt_flag+0x44>
    1e4c:	6e e0       	ldi	r22, 0x0E	; 14
    1e4e:	79 e9       	ldi	r23, 0x99	; 153
    1e50:	32 c0       	rjmp	.+100    	; 0x1eb6 <mcp794xx_clr_alarm_interrupt_flag+0xa8>
    1e52:	89 81       	ldd	r24, Y+1	; 0x01
    1e54:	87 7f       	andi	r24, 0xF7	; 247
    1e56:	89 83       	std	Y+1, r24	; 0x01
    1e58:	ae 01       	movw	r20, r28
    1e5a:	4f 5f       	subi	r20, 0xFF	; 255
    1e5c:	5f 4f       	sbci	r21, 0xFF	; 255
    1e5e:	6d e0       	ldi	r22, 0x0D	; 13
    1e60:	c8 01       	movw	r24, r16
    1e62:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    1e66:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1e6a:	88 23       	and	r24, r24
    1e6c:	a9 f1       	breq	.+106    	; 0x1ed8 <mcp794xx_clr_alarm_interrupt_flag+0xca>
    1e6e:	63 e3       	ldi	r22, 0x33	; 51
    1e70:	79 e9       	ldi	r23, 0x99	; 153
    1e72:	21 c0       	rjmp	.+66     	; 0x1eb6 <mcp794xx_clr_alarm_interrupt_flag+0xa8>
    1e74:	61 30       	cpi	r22, 0x01	; 1
    1e76:	19 f5       	brne	.+70     	; 0x1ebe <mcp794xx_clr_alarm_interrupt_flag+0xb0>
    1e78:	21 e0       	ldi	r18, 0x01	; 1
    1e7a:	ae 01       	movw	r20, r28
    1e7c:	4f 5f       	subi	r20, 0xFF	; 255
    1e7e:	5f 4f       	sbci	r21, 0xFF	; 255
    1e80:	64 e1       	ldi	r22, 0x14	; 20
    1e82:	70 e0       	ldi	r23, 0x00	; 0
    1e84:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    1e88:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1e8c:	88 23       	and	r24, r24
    1e8e:	19 f0       	breq	.+6      	; 0x1e96 <mcp794xx_clr_alarm_interrupt_flag+0x88>
    1e90:	64 e5       	ldi	r22, 0x54	; 84
    1e92:	79 e9       	ldi	r23, 0x99	; 153
    1e94:	10 c0       	rjmp	.+32     	; 0x1eb6 <mcp794xx_clr_alarm_interrupt_flag+0xa8>
    1e96:	89 81       	ldd	r24, Y+1	; 0x01
    1e98:	87 7f       	andi	r24, 0xF7	; 247
    1e9a:	89 83       	std	Y+1, r24	; 0x01
    1e9c:	ae 01       	movw	r20, r28
    1e9e:	4f 5f       	subi	r20, 0xFF	; 255
    1ea0:	5f 4f       	sbci	r21, 0xFF	; 255
    1ea2:	64 e1       	ldi	r22, 0x14	; 20
    1ea4:	c8 01       	movw	r24, r16
    1ea6:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    1eaa:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1eae:	88 23       	and	r24, r24
    1eb0:	99 f0       	breq	.+38     	; 0x1ed8 <mcp794xx_clr_alarm_interrupt_flag+0xca>
    1eb2:	69 e7       	ldi	r22, 0x79	; 121
    1eb4:	79 e9       	ldi	r23, 0x99	; 153
    1eb6:	c8 01       	movw	r24, r16
    1eb8:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1ebc:	0e c0       	rjmp	.+28     	; 0x1eda <mcp794xx_clr_alarm_interrupt_flag+0xcc>
    1ebe:	64 ed       	ldi	r22, 0xD4	; 212
    1ec0:	74 e9       	ldi	r23, 0x94	; 148
    1ec2:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1ec6:	24 e0       	ldi	r18, 0x04	; 4
    1ec8:	f2 2e       	mov	r15, r18
    1eca:	07 c0       	rjmp	.+14     	; 0x1eda <mcp794xx_clr_alarm_interrupt_flag+0xcc>
    1ecc:	92 e0       	ldi	r25, 0x02	; 2
    1ece:	f9 2e       	mov	r15, r25
    1ed0:	04 c0       	rjmp	.+8      	; 0x1eda <mcp794xx_clr_alarm_interrupt_flag+0xcc>
    1ed2:	83 e0       	ldi	r24, 0x03	; 3
    1ed4:	f8 2e       	mov	r15, r24
    1ed6:	01 c0       	rjmp	.+2      	; 0x1eda <mcp794xx_clr_alarm_interrupt_flag+0xcc>
    1ed8:	f1 2c       	mov	r15, r1
    1eda:	8f 2d       	mov	r24, r15
    1edc:	0f 90       	pop	r0
    1ede:	df 91       	pop	r29
    1ee0:	cf 91       	pop	r28
    1ee2:	1f 91       	pop	r17
    1ee4:	0f 91       	pop	r16
    1ee6:	ff 90       	pop	r15
    1ee8:	08 95       	ret

00001eea <mcp794xx_set_mfp_logic_level>:
    1eea:	ff 92       	push	r15
    1eec:	0f 93       	push	r16
    1eee:	1f 93       	push	r17
    1ef0:	cf 93       	push	r28
    1ef2:	df 93       	push	r29
    1ef4:	1f 92       	push	r1
    1ef6:	cd b7       	in	r28, 0x3d	; 61
    1ef8:	de b7       	in	r29, 0x3e	; 62
    1efa:	00 97       	sbiw	r24, 0x00	; 0
    1efc:	51 f1       	breq	.+84     	; 0x1f52 <mcp794xx_set_mfp_logic_level+0x68>
    1efe:	fc 01       	movw	r30, r24
    1f00:	21 89       	ldd	r18, Z+17	; 0x11
    1f02:	21 30       	cpi	r18, 0x01	; 1
    1f04:	41 f5       	brne	.+80     	; 0x1f56 <mcp794xx_set_mfp_logic_level+0x6c>
    1f06:	f6 2e       	mov	r15, r22
    1f08:	8c 01       	movw	r16, r24
    1f0a:	ae 01       	movw	r20, r28
    1f0c:	4f 5f       	subi	r20, 0xFF	; 255
    1f0e:	5f 4f       	sbci	r21, 0xFF	; 255
    1f10:	67 e0       	ldi	r22, 0x07	; 7
    1f12:	70 e0       	ldi	r23, 0x00	; 0
    1f14:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    1f18:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1f1c:	88 23       	and	r24, r24
    1f1e:	19 f0       	breq	.+6      	; 0x1f26 <mcp794xx_set_mfp_logic_level+0x3c>
    1f20:	6a e9       	ldi	r22, 0x9A	; 154
    1f22:	79 e9       	ldi	r23, 0x99	; 153
    1f24:	11 c0       	rjmp	.+34     	; 0x1f48 <mcp794xx_set_mfp_logic_level+0x5e>
    1f26:	89 81       	ldd	r24, Y+1	; 0x01
    1f28:	f0 fa       	bst	r15, 0
    1f2a:	87 f9       	bld	r24, 7
    1f2c:	89 83       	std	Y+1, r24	; 0x01
    1f2e:	ae 01       	movw	r20, r28
    1f30:	4f 5f       	subi	r20, 0xFF	; 255
    1f32:	5f 4f       	sbci	r21, 0xFF	; 255
    1f34:	67 e0       	ldi	r22, 0x07	; 7
    1f36:	c8 01       	movw	r24, r16
    1f38:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    1f3c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1f40:	88 23       	and	r24, r24
    1f42:	51 f0       	breq	.+20     	; 0x1f58 <mcp794xx_set_mfp_logic_level+0x6e>
    1f44:	6d ea       	ldi	r22, 0xAD	; 173
    1f46:	79 e9       	ldi	r23, 0x99	; 153
    1f48:	c8 01       	movw	r24, r16
    1f4a:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1f4e:	81 e0       	ldi	r24, 0x01	; 1
    1f50:	03 c0       	rjmp	.+6      	; 0x1f58 <mcp794xx_set_mfp_logic_level+0x6e>
    1f52:	82 e0       	ldi	r24, 0x02	; 2
    1f54:	01 c0       	rjmp	.+2      	; 0x1f58 <mcp794xx_set_mfp_logic_level+0x6e>
    1f56:	83 e0       	ldi	r24, 0x03	; 3
    1f58:	0f 90       	pop	r0
    1f5a:	df 91       	pop	r29
    1f5c:	cf 91       	pop	r28
    1f5e:	1f 91       	pop	r17
    1f60:	0f 91       	pop	r16
    1f62:	ff 90       	pop	r15
    1f64:	08 95       	ret

00001f66 <mcp94xx_set_sqr_wave_output_freq>:
    1f66:	ef 92       	push	r14
    1f68:	ff 92       	push	r15
    1f6a:	0f 93       	push	r16
    1f6c:	1f 93       	push	r17
    1f6e:	cf 93       	push	r28
    1f70:	df 93       	push	r29
    1f72:	1f 92       	push	r1
    1f74:	cd b7       	in	r28, 0x3d	; 61
    1f76:	de b7       	in	r29, 0x3e	; 62
    1f78:	00 97       	sbiw	r24, 0x00	; 0
    1f7a:	59 f1       	breq	.+86     	; 0x1fd2 <mcp94xx_set_sqr_wave_output_freq+0x6c>
    1f7c:	fc 01       	movw	r30, r24
    1f7e:	f1 88       	ldd	r15, Z+17	; 0x11
    1f80:	f1 e0       	ldi	r31, 0x01	; 1
    1f82:	ff 12       	cpse	r15, r31
    1f84:	29 c0       	rjmp	.+82     	; 0x1fd8 <mcp94xx_set_sqr_wave_output_freq+0x72>
    1f86:	e6 2e       	mov	r14, r22
    1f88:	8c 01       	movw	r16, r24
    1f8a:	21 e0       	ldi	r18, 0x01	; 1
    1f8c:	ae 01       	movw	r20, r28
    1f8e:	4f 5f       	subi	r20, 0xFF	; 255
    1f90:	5f 4f       	sbci	r21, 0xFF	; 255
    1f92:	67 e0       	ldi	r22, 0x07	; 7
    1f94:	70 e0       	ldi	r23, 0x00	; 0
    1f96:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    1f9a:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1f9e:	88 23       	and	r24, r24
    1fa0:	19 f0       	breq	.+6      	; 0x1fa8 <mcp94xx_set_sqr_wave_output_freq+0x42>
    1fa2:	6a e9       	ldi	r22, 0x9A	; 154
    1fa4:	79 e9       	ldi	r23, 0x99	; 153
    1fa6:	11 c0       	rjmp	.+34     	; 0x1fca <mcp94xx_set_sqr_wave_output_freq+0x64>
    1fa8:	69 81       	ldd	r22, Y+1	; 0x01
    1faa:	6c 7f       	andi	r22, 0xFC	; 252
    1fac:	e6 2a       	or	r14, r22
    1fae:	e9 82       	std	Y+1, r14	; 0x01
    1fb0:	ae 01       	movw	r20, r28
    1fb2:	4f 5f       	subi	r20, 0xFF	; 255
    1fb4:	5f 4f       	sbci	r21, 0xFF	; 255
    1fb6:	67 e0       	ldi	r22, 0x07	; 7
    1fb8:	c8 01       	movw	r24, r16
    1fba:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    1fbe:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    1fc2:	88 23       	and	r24, r24
    1fc4:	61 f0       	breq	.+24     	; 0x1fde <mcp94xx_set_sqr_wave_output_freq+0x78>
    1fc6:	6d ea       	ldi	r22, 0xAD	; 173
    1fc8:	79 e9       	ldi	r23, 0x99	; 153
    1fca:	c8 01       	movw	r24, r16
    1fcc:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    1fd0:	07 c0       	rjmp	.+14     	; 0x1fe0 <mcp94xx_set_sqr_wave_output_freq+0x7a>
    1fd2:	92 e0       	ldi	r25, 0x02	; 2
    1fd4:	f9 2e       	mov	r15, r25
    1fd6:	04 c0       	rjmp	.+8      	; 0x1fe0 <mcp94xx_set_sqr_wave_output_freq+0x7a>
    1fd8:	83 e0       	ldi	r24, 0x03	; 3
    1fda:	f8 2e       	mov	r15, r24
    1fdc:	01 c0       	rjmp	.+2      	; 0x1fe0 <mcp94xx_set_sqr_wave_output_freq+0x7a>
    1fde:	f1 2c       	mov	r15, r1
    1fe0:	8f 2d       	mov	r24, r15
    1fe2:	0f 90       	pop	r0
    1fe4:	df 91       	pop	r29
    1fe6:	cf 91       	pop	r28
    1fe8:	1f 91       	pop	r17
    1fea:	0f 91       	pop	r16
    1fec:	ff 90       	pop	r15
    1fee:	ef 90       	pop	r14
    1ff0:	08 95       	ret

00001ff2 <mcp794xx_set_sqr_wave_enable_status>:
    1ff2:	ff 92       	push	r15
    1ff4:	0f 93       	push	r16
    1ff6:	1f 93       	push	r17
    1ff8:	cf 93       	push	r28
    1ffa:	df 93       	push	r29
    1ffc:	1f 92       	push	r1
    1ffe:	cd b7       	in	r28, 0x3d	; 61
    2000:	de b7       	in	r29, 0x3e	; 62
    2002:	00 97       	sbiw	r24, 0x00	; 0
    2004:	79 f1       	breq	.+94     	; 0x2064 <mcp794xx_set_sqr_wave_enable_status+0x72>
    2006:	fc 01       	movw	r30, r24
    2008:	21 89       	ldd	r18, Z+17	; 0x11
    200a:	21 30       	cpi	r18, 0x01	; 1
    200c:	69 f5       	brne	.+90     	; 0x2068 <mcp794xx_set_sqr_wave_enable_status+0x76>
    200e:	f6 2e       	mov	r15, r22
    2010:	8c 01       	movw	r16, r24
    2012:	ae 01       	movw	r20, r28
    2014:	4f 5f       	subi	r20, 0xFF	; 255
    2016:	5f 4f       	sbci	r21, 0xFF	; 255
    2018:	67 e0       	ldi	r22, 0x07	; 7
    201a:	70 e0       	ldi	r23, 0x00	; 0
    201c:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    2020:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2024:	88 23       	and	r24, r24
    2026:	19 f0       	breq	.+6      	; 0x202e <mcp794xx_set_sqr_wave_enable_status+0x3c>
    2028:	6a e9       	ldi	r22, 0x9A	; 154
    202a:	79 e9       	ldi	r23, 0x99	; 153
    202c:	16 c0       	rjmp	.+44     	; 0x205a <mcp794xx_set_sqr_wave_enable_status+0x68>
    202e:	69 81       	ldd	r22, Y+1	; 0x01
    2030:	86 2f       	mov	r24, r22
    2032:	8f 7b       	andi	r24, 0xBF	; 191
    2034:	f0 e4       	ldi	r31, 0x40	; 64
    2036:	ff 9e       	mul	r15, r31
    2038:	b0 01       	movw	r22, r0
    203a:	11 24       	eor	r1, r1
    203c:	68 2b       	or	r22, r24
    203e:	69 83       	std	Y+1, r22	; 0x01
    2040:	ae 01       	movw	r20, r28
    2042:	4f 5f       	subi	r20, 0xFF	; 255
    2044:	5f 4f       	sbci	r21, 0xFF	; 255
    2046:	67 e0       	ldi	r22, 0x07	; 7
    2048:	c8 01       	movw	r24, r16
    204a:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    204e:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2052:	88 23       	and	r24, r24
    2054:	51 f0       	breq	.+20     	; 0x206a <mcp794xx_set_sqr_wave_enable_status+0x78>
    2056:	6d ea       	ldi	r22, 0xAD	; 173
    2058:	79 e9       	ldi	r23, 0x99	; 153
    205a:	c8 01       	movw	r24, r16
    205c:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2060:	81 e0       	ldi	r24, 0x01	; 1
    2062:	03 c0       	rjmp	.+6      	; 0x206a <mcp794xx_set_sqr_wave_enable_status+0x78>
    2064:	82 e0       	ldi	r24, 0x02	; 2
    2066:	01 c0       	rjmp	.+2      	; 0x206a <mcp794xx_set_sqr_wave_enable_status+0x78>
    2068:	83 e0       	ldi	r24, 0x03	; 3
    206a:	0f 90       	pop	r0
    206c:	df 91       	pop	r29
    206e:	cf 91       	pop	r28
    2070:	1f 91       	pop	r17
    2072:	0f 91       	pop	r16
    2074:	ff 90       	pop	r15
    2076:	08 95       	ret

00002078 <mcp794xx_set_coarse_trim_mode_status>:
    2078:	ff 92       	push	r15
    207a:	0f 93       	push	r16
    207c:	1f 93       	push	r17
    207e:	cf 93       	push	r28
    2080:	df 93       	push	r29
    2082:	1f 92       	push	r1
    2084:	cd b7       	in	r28, 0x3d	; 61
    2086:	de b7       	in	r29, 0x3e	; 62
    2088:	00 97       	sbiw	r24, 0x00	; 0
    208a:	79 f1       	breq	.+94     	; 0x20ea <mcp794xx_set_coarse_trim_mode_status+0x72>
    208c:	fc 01       	movw	r30, r24
    208e:	21 89       	ldd	r18, Z+17	; 0x11
    2090:	21 30       	cpi	r18, 0x01	; 1
    2092:	69 f5       	brne	.+90     	; 0x20ee <mcp794xx_set_coarse_trim_mode_status+0x76>
    2094:	f6 2e       	mov	r15, r22
    2096:	8c 01       	movw	r16, r24
    2098:	ae 01       	movw	r20, r28
    209a:	4f 5f       	subi	r20, 0xFF	; 255
    209c:	5f 4f       	sbci	r21, 0xFF	; 255
    209e:	67 e0       	ldi	r22, 0x07	; 7
    20a0:	70 e0       	ldi	r23, 0x00	; 0
    20a2:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    20a6:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    20aa:	88 23       	and	r24, r24
    20ac:	19 f0       	breq	.+6      	; 0x20b4 <mcp794xx_set_coarse_trim_mode_status+0x3c>
    20ae:	6a e9       	ldi	r22, 0x9A	; 154
    20b0:	79 e9       	ldi	r23, 0x99	; 153
    20b2:	16 c0       	rjmp	.+44     	; 0x20e0 <mcp794xx_set_coarse_trim_mode_status+0x68>
    20b4:	69 81       	ldd	r22, Y+1	; 0x01
    20b6:	86 2f       	mov	r24, r22
    20b8:	8b 7f       	andi	r24, 0xFB	; 251
    20ba:	f4 e0       	ldi	r31, 0x04	; 4
    20bc:	ff 9e       	mul	r15, r31
    20be:	b0 01       	movw	r22, r0
    20c0:	11 24       	eor	r1, r1
    20c2:	68 2b       	or	r22, r24
    20c4:	69 83       	std	Y+1, r22	; 0x01
    20c6:	ae 01       	movw	r20, r28
    20c8:	4f 5f       	subi	r20, 0xFF	; 255
    20ca:	5f 4f       	sbci	r21, 0xFF	; 255
    20cc:	67 e0       	ldi	r22, 0x07	; 7
    20ce:	c8 01       	movw	r24, r16
    20d0:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    20d4:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    20d8:	88 23       	and	r24, r24
    20da:	51 f0       	breq	.+20     	; 0x20f0 <mcp794xx_set_coarse_trim_mode_status+0x78>
    20dc:	6d ea       	ldi	r22, 0xAD	; 173
    20de:	79 e9       	ldi	r23, 0x99	; 153
    20e0:	c8 01       	movw	r24, r16
    20e2:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    20e6:	81 e0       	ldi	r24, 0x01	; 1
    20e8:	03 c0       	rjmp	.+6      	; 0x20f0 <mcp794xx_set_coarse_trim_mode_status+0x78>
    20ea:	82 e0       	ldi	r24, 0x02	; 2
    20ec:	01 c0       	rjmp	.+2      	; 0x20f0 <mcp794xx_set_coarse_trim_mode_status+0x78>
    20ee:	83 e0       	ldi	r24, 0x03	; 3
    20f0:	0f 90       	pop	r0
    20f2:	df 91       	pop	r29
    20f4:	cf 91       	pop	r28
    20f6:	1f 91       	pop	r17
    20f8:	0f 91       	pop	r16
    20fa:	ff 90       	pop	r15
    20fc:	08 95       	ret

000020fe <mcp794xx_set_ext_batt_enable_status>:
    20fe:	ff 92       	push	r15
    2100:	0f 93       	push	r16
    2102:	1f 93       	push	r17
    2104:	cf 93       	push	r28
    2106:	df 93       	push	r29
    2108:	1f 92       	push	r1
    210a:	cd b7       	in	r28, 0x3d	; 61
    210c:	de b7       	in	r29, 0x3e	; 62
    210e:	00 97       	sbiw	r24, 0x00	; 0
    2110:	d9 f1       	breq	.+118    	; 0x2188 <mcp794xx_set_ext_batt_enable_status+0x8a>
    2112:	fc 01       	movw	r30, r24
    2114:	21 89       	ldd	r18, Z+17	; 0x11
    2116:	21 30       	cpi	r18, 0x01	; 1
    2118:	c9 f5       	brne	.+114    	; 0x218c <mcp794xx_set_ext_batt_enable_status+0x8e>
    211a:	f6 2e       	mov	r15, r22
    211c:	8c 01       	movw	r16, r24
    211e:	80 89       	ldd	r24, Z+16	; 0x10
    2120:	83 30       	cpi	r24, 0x03	; 3
    2122:	39 f4       	brne	.+14     	; 0x2132 <mcp794xx_set_ext_batt_enable_status+0x34>
    2124:	6d e2       	ldi	r22, 0x2D	; 45
    2126:	7a e9       	ldi	r23, 0x9A	; 154
    2128:	cf 01       	movw	r24, r30
    212a:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    212e:	84 e0       	ldi	r24, 0x04	; 4
    2130:	2e c0       	rjmp	.+92     	; 0x218e <mcp794xx_set_ext_batt_enable_status+0x90>
    2132:	21 e0       	ldi	r18, 0x01	; 1
    2134:	ae 01       	movw	r20, r28
    2136:	4f 5f       	subi	r20, 0xFF	; 255
    2138:	5f 4f       	sbci	r21, 0xFF	; 255
    213a:	63 e0       	ldi	r22, 0x03	; 3
    213c:	70 e0       	ldi	r23, 0x00	; 0
    213e:	cf 01       	movw	r24, r30
    2140:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    2144:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2148:	88 23       	and	r24, r24
    214a:	19 f0       	breq	.+6      	; 0x2152 <mcp794xx_set_ext_batt_enable_status+0x54>
    214c:	60 e7       	ldi	r22, 0x70	; 112
    214e:	7a e9       	ldi	r23, 0x9A	; 154
    2150:	16 c0       	rjmp	.+44     	; 0x217e <mcp794xx_set_ext_batt_enable_status+0x80>
    2152:	69 81       	ldd	r22, Y+1	; 0x01
    2154:	86 2f       	mov	r24, r22
    2156:	87 7f       	andi	r24, 0xF7	; 247
    2158:	f8 e0       	ldi	r31, 0x08	; 8
    215a:	ff 9e       	mul	r15, r31
    215c:	b0 01       	movw	r22, r0
    215e:	11 24       	eor	r1, r1
    2160:	68 2b       	or	r22, r24
    2162:	69 83       	std	Y+1, r22	; 0x01
    2164:	ae 01       	movw	r20, r28
    2166:	4f 5f       	subi	r20, 0xFF	; 255
    2168:	5f 4f       	sbci	r21, 0xFF	; 255
    216a:	63 e0       	ldi	r22, 0x03	; 3
    216c:	c8 01       	movw	r24, r16
    216e:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    2172:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2176:	88 23       	and	r24, r24
    2178:	51 f0       	breq	.+20     	; 0x218e <mcp794xx_set_ext_batt_enable_status+0x90>
    217a:	6b e8       	ldi	r22, 0x8B	; 139
    217c:	7a e9       	ldi	r23, 0x9A	; 154
    217e:	c8 01       	movw	r24, r16
    2180:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2184:	81 e0       	ldi	r24, 0x01	; 1
    2186:	03 c0       	rjmp	.+6      	; 0x218e <mcp794xx_set_ext_batt_enable_status+0x90>
    2188:	82 e0       	ldi	r24, 0x02	; 2
    218a:	01 c0       	rjmp	.+2      	; 0x218e <mcp794xx_set_ext_batt_enable_status+0x90>
    218c:	83 e0       	ldi	r24, 0x03	; 3
    218e:	0f 90       	pop	r0
    2190:	df 91       	pop	r29
    2192:	cf 91       	pop	r28
    2194:	1f 91       	pop	r17
    2196:	0f 91       	pop	r16
    2198:	ff 90       	pop	r15
    219a:	08 95       	ret

0000219c <mcp794xx_set_ext_osc_enable_status>:
    219c:	ff 92       	push	r15
    219e:	0f 93       	push	r16
    21a0:	1f 93       	push	r17
    21a2:	cf 93       	push	r28
    21a4:	df 93       	push	r29
    21a6:	1f 92       	push	r1
    21a8:	cd b7       	in	r28, 0x3d	; 61
    21aa:	de b7       	in	r29, 0x3e	; 62
    21ac:	00 97       	sbiw	r24, 0x00	; 0
    21ae:	69 f1       	breq	.+90     	; 0x220a <mcp794xx_set_ext_osc_enable_status+0x6e>
    21b0:	fc 01       	movw	r30, r24
    21b2:	21 89       	ldd	r18, Z+17	; 0x11
    21b4:	21 30       	cpi	r18, 0x01	; 1
    21b6:	59 f5       	brne	.+86     	; 0x220e <mcp794xx_set_ext_osc_enable_status+0x72>
    21b8:	f6 2e       	mov	r15, r22
    21ba:	8c 01       	movw	r16, r24
    21bc:	ae 01       	movw	r20, r28
    21be:	4f 5f       	subi	r20, 0xFF	; 255
    21c0:	5f 4f       	sbci	r21, 0xFF	; 255
    21c2:	67 e0       	ldi	r22, 0x07	; 7
    21c4:	70 e0       	ldi	r23, 0x00	; 0
    21c6:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    21ca:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    21ce:	88 23       	and	r24, r24
    21d0:	39 f0       	breq	.+14     	; 0x21e0 <mcp794xx_set_ext_osc_enable_status+0x44>
    21d2:	60 ed       	ldi	r22, 0xD0	; 208
    21d4:	7a e9       	ldi	r23, 0x9A	; 154
    21d6:	c8 01       	movw	r24, r16
    21d8:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    21dc:	81 e0       	ldi	r24, 0x01	; 1
    21de:	18 c0       	rjmp	.+48     	; 0x2210 <mcp794xx_set_ext_osc_enable_status+0x74>
    21e0:	69 81       	ldd	r22, Y+1	; 0x01
    21e2:	86 2f       	mov	r24, r22
    21e4:	87 7f       	andi	r24, 0xF7	; 247
    21e6:	f8 e0       	ldi	r31, 0x08	; 8
    21e8:	ff 9e       	mul	r15, r31
    21ea:	b0 01       	movw	r22, r0
    21ec:	11 24       	eor	r1, r1
    21ee:	68 2b       	or	r22, r24
    21f0:	69 83       	std	Y+1, r22	; 0x01
    21f2:	ae 01       	movw	r20, r28
    21f4:	4f 5f       	subi	r20, 0xFF	; 255
    21f6:	5f 4f       	sbci	r21, 0xFF	; 255
    21f8:	67 e0       	ldi	r22, 0x07	; 7
    21fa:	c8 01       	movw	r24, r16
    21fc:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    2200:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2204:	88 23       	and	r24, r24
    2206:	21 f0       	breq	.+8      	; 0x2210 <mcp794xx_set_ext_osc_enable_status+0x74>
    2208:	e4 cf       	rjmp	.-56     	; 0x21d2 <mcp794xx_set_ext_osc_enable_status+0x36>
    220a:	82 e0       	ldi	r24, 0x02	; 2
    220c:	01 c0       	rjmp	.+2      	; 0x2210 <mcp794xx_set_ext_osc_enable_status+0x74>
    220e:	83 e0       	ldi	r24, 0x03	; 3
    2210:	0f 90       	pop	r0
    2212:	df 91       	pop	r29
    2214:	cf 91       	pop	r28
    2216:	1f 91       	pop	r17
    2218:	0f 91       	pop	r16
    221a:	ff 90       	pop	r15
    221c:	08 95       	ret

0000221e <mcp794xx_set_osc_start_bit>:
    221e:	ff 92       	push	r15
    2220:	0f 93       	push	r16
    2222:	1f 93       	push	r17
    2224:	cf 93       	push	r28
    2226:	df 93       	push	r29
    2228:	1f 92       	push	r1
    222a:	cd b7       	in	r28, 0x3d	; 61
    222c:	de b7       	in	r29, 0x3e	; 62
    222e:	00 97       	sbiw	r24, 0x00	; 0
    2230:	41 f1       	breq	.+80     	; 0x2282 <mcp794xx_set_osc_start_bit+0x64>
    2232:	fc 01       	movw	r30, r24
    2234:	21 89       	ldd	r18, Z+17	; 0x11
    2236:	21 30       	cpi	r18, 0x01	; 1
    2238:	31 f5       	brne	.+76     	; 0x2286 <mcp794xx_set_osc_start_bit+0x68>
    223a:	f6 2e       	mov	r15, r22
    223c:	8c 01       	movw	r16, r24
    223e:	ae 01       	movw	r20, r28
    2240:	4f 5f       	subi	r20, 0xFF	; 255
    2242:	5f 4f       	sbci	r21, 0xFF	; 255
    2244:	60 e0       	ldi	r22, 0x00	; 0
    2246:	70 e0       	ldi	r23, 0x00	; 0
    2248:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    224c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2250:	88 23       	and	r24, r24
    2252:	39 f0       	breq	.+14     	; 0x2262 <mcp794xx_set_osc_start_bit+0x44>
    2254:	63 e0       	ldi	r22, 0x03	; 3
    2256:	7b e9       	ldi	r23, 0x9B	; 155
    2258:	c8 01       	movw	r24, r16
    225a:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    225e:	81 e0       	ldi	r24, 0x01	; 1
    2260:	13 c0       	rjmp	.+38     	; 0x2288 <mcp794xx_set_osc_start_bit+0x6a>
    2262:	89 81       	ldd	r24, Y+1	; 0x01
    2264:	f0 fa       	bst	r15, 0
    2266:	87 f9       	bld	r24, 7
    2268:	89 83       	std	Y+1, r24	; 0x01
    226a:	ae 01       	movw	r20, r28
    226c:	4f 5f       	subi	r20, 0xFF	; 255
    226e:	5f 4f       	sbci	r21, 0xFF	; 255
    2270:	60 e0       	ldi	r22, 0x00	; 0
    2272:	c8 01       	movw	r24, r16
    2274:	0e 94 d7 04 	call	0x9ae	; 0x9ae <rtc_mcp794xx_i2c_write>
    2278:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    227c:	88 23       	and	r24, r24
    227e:	21 f0       	breq	.+8      	; 0x2288 <mcp794xx_set_osc_start_bit+0x6a>
    2280:	e9 cf       	rjmp	.-46     	; 0x2254 <mcp794xx_set_osc_start_bit+0x36>
    2282:	82 e0       	ldi	r24, 0x02	; 2
    2284:	01 c0       	rjmp	.+2      	; 0x2288 <mcp794xx_set_osc_start_bit+0x6a>
    2286:	83 e0       	ldi	r24, 0x03	; 3
    2288:	0f 90       	pop	r0
    228a:	df 91       	pop	r29
    228c:	cf 91       	pop	r28
    228e:	1f 91       	pop	r17
    2290:	0f 91       	pop	r16
    2292:	ff 90       	pop	r15
    2294:	08 95       	ret

00002296 <mcp794xx_read_epoch_unix_time_stamp>:
    2296:	6f 92       	push	r6
    2298:	7f 92       	push	r7
    229a:	8f 92       	push	r8
    229c:	9f 92       	push	r9
    229e:	af 92       	push	r10
    22a0:	bf 92       	push	r11
    22a2:	cf 92       	push	r12
    22a4:	df 92       	push	r13
    22a6:	ef 92       	push	r14
    22a8:	ff 92       	push	r15
    22aa:	0f 93       	push	r16
    22ac:	1f 93       	push	r17
    22ae:	cf 93       	push	r28
    22b0:	df 93       	push	r29
    22b2:	eb 01       	movw	r28, r22
    22b4:	3a 01       	movw	r6, r20
    22b6:	00 97       	sbiw	r24, 0x00	; 0
    22b8:	09 f4       	brne	.+2      	; 0x22bc <mcp794xx_read_epoch_unix_time_stamp+0x26>
    22ba:	7d c0       	rjmp	.+250    	; 0x23b6 <mcp794xx_read_epoch_unix_time_stamp+0x120>
    22bc:	dc 01       	movw	r26, r24
    22be:	51 96       	adiw	r26, 0x11	; 17
    22c0:	8c 91       	ld	r24, X
    22c2:	81 30       	cpi	r24, 0x01	; 1
    22c4:	09 f0       	breq	.+2      	; 0x22c8 <mcp794xx_read_epoch_unix_time_stamp+0x32>
    22c6:	79 c0       	rjmp	.+242    	; 0x23ba <mcp794xx_read_epoch_unix_time_stamp+0x124>
    22c8:	68 81       	ld	r22, Y
    22ca:	62 5b       	subi	r22, 0xB2	; 178
    22cc:	4e 81       	ldd	r20, Y+6	; 0x06
    22ce:	41 50       	subi	r20, 0x01	; 1
    22d0:	2a 81       	ldd	r18, Y+2	; 0x02
    22d2:	21 50       	subi	r18, 0x01	; 1
    22d4:	00 e0       	ldi	r16, 0x00	; 0
    22d6:	10 e0       	ldi	r17, 0x00	; 0
    22d8:	80 e0       	ldi	r24, 0x00	; 0
    22da:	90 e0       	ldi	r25, 0x00	; 0
    22dc:	dc 01       	movw	r26, r24
    22de:	70 e0       	ldi	r23, 0x00	; 0
    22e0:	06 17       	cp	r16, r22
    22e2:	17 07       	cpc	r17, r23
    22e4:	94 f4       	brge	.+36     	; 0x230a <mcp794xx_read_epoch_unix_time_stamp+0x74>
    22e6:	78 01       	movw	r14, r16
    22e8:	e3 e0       	ldi	r30, 0x03	; 3
    22ea:	ee 22       	and	r14, r30
    22ec:	ff 24       	eor	r15, r15
    22ee:	ef 28       	or	r14, r15
    22f0:	29 f0       	breq	.+10     	; 0x22fc <mcp794xx_read_epoch_unix_time_stamp+0x66>
    22f2:	83 59       	subi	r24, 0x93	; 147
    22f4:	9e 4f       	sbci	r25, 0xFE	; 254
    22f6:	af 4f       	sbci	r26, 0xFF	; 255
    22f8:	bf 4f       	sbci	r27, 0xFF	; 255
    22fa:	04 c0       	rjmp	.+8      	; 0x2304 <mcp794xx_read_epoch_unix_time_stamp+0x6e>
    22fc:	82 59       	subi	r24, 0x92	; 146
    22fe:	9e 4f       	sbci	r25, 0xFE	; 254
    2300:	af 4f       	sbci	r26, 0xFF	; 255
    2302:	bf 4f       	sbci	r27, 0xFF	; 255
    2304:	0f 5f       	subi	r16, 0xFF	; 255
    2306:	1f 4f       	sbci	r17, 0xFF	; 255
    2308:	eb cf       	rjmp	.-42     	; 0x22e0 <mcp794xx_read_epoch_unix_time_stamp+0x4a>
    230a:	69 ef       	ldi	r22, 0xF9	; 249
    230c:	70 ea       	ldi	r23, 0xA0	; 160
    230e:	81 2c       	mov	r8, r1
    2310:	91 2c       	mov	r9, r1
    2312:	54 01       	movw	r10, r8
    2314:	50 e0       	ldi	r21, 0x00	; 0
    2316:	8b 01       	movw	r16, r22
    2318:	09 5f       	subi	r16, 0xF9	; 249
    231a:	10 4a       	sbci	r17, 0xA0	; 160
    231c:	04 17       	cp	r16, r20
    231e:	15 07       	cpc	r17, r21
    2320:	44 f4       	brge	.+16     	; 0x2332 <mcp794xx_read_epoch_unix_time_stamp+0x9c>
    2322:	fb 01       	movw	r30, r22
    2324:	31 91       	ld	r19, Z+
    2326:	bf 01       	movw	r22, r30
    2328:	83 0e       	add	r8, r19
    232a:	91 1c       	adc	r9, r1
    232c:	a1 1c       	adc	r10, r1
    232e:	b1 1c       	adc	r11, r1
    2330:	f2 cf       	rjmp	.-28     	; 0x2316 <mcp794xx_read_epoch_unix_time_stamp+0x80>
    2332:	4c 81       	ldd	r20, Y+4	; 0x04
    2334:	3b 81       	ldd	r19, Y+3	; 0x03
    2336:	60 e1       	ldi	r22, 0x10	; 16
    2338:	7e e0       	ldi	r23, 0x0E	; 14
    233a:	36 9f       	mul	r19, r22
    233c:	60 01       	movw	r12, r0
    233e:	37 9f       	mul	r19, r23
    2340:	d0 0c       	add	r13, r0
    2342:	11 24       	eor	r1, r1
    2344:	0d 2c       	mov	r0, r13
    2346:	00 0c       	add	r0, r0
    2348:	ee 08       	sbc	r14, r14
    234a:	ff 08       	sbc	r15, r15
    234c:	fc e3       	ldi	r31, 0x3C	; 60
    234e:	4f 9f       	mul	r20, r31
    2350:	a0 01       	movw	r20, r0
    2352:	11 24       	eor	r1, r1
    2354:	05 2e       	mov	r0, r21
    2356:	00 0c       	add	r0, r0
    2358:	66 0b       	sbc	r22, r22
    235a:	77 0b       	sbc	r23, r23
    235c:	c4 0e       	add	r12, r20
    235e:	d5 1e       	adc	r13, r21
    2360:	e6 1e       	adc	r14, r22
    2362:	f7 1e       	adc	r15, r23
    2364:	3d 81       	ldd	r19, Y+5	; 0x05
    2366:	c3 0e       	add	r12, r19
    2368:	d1 1c       	adc	r13, r1
    236a:	e1 1c       	adc	r14, r1
    236c:	f1 1c       	adc	r15, r1
    236e:	42 2f       	mov	r20, r18
    2370:	50 e0       	ldi	r21, 0x00	; 0
    2372:	60 e0       	ldi	r22, 0x00	; 0
    2374:	70 e0       	ldi	r23, 0x00	; 0
    2376:	41 50       	subi	r20, 0x01	; 1
    2378:	51 09       	sbc	r21, r1
    237a:	61 09       	sbc	r22, r1
    237c:	71 09       	sbc	r23, r1
    237e:	84 0f       	add	r24, r20
    2380:	95 1f       	adc	r25, r21
    2382:	a6 1f       	adc	r26, r22
    2384:	b7 1f       	adc	r27, r23
    2386:	9c 01       	movw	r18, r24
    2388:	ad 01       	movw	r20, r26
    238a:	28 0d       	add	r18, r8
    238c:	39 1d       	adc	r19, r9
    238e:	4a 1d       	adc	r20, r10
    2390:	5b 1d       	adc	r21, r11
    2392:	60 e8       	ldi	r22, 0x80	; 128
    2394:	71 e5       	ldi	r23, 0x51	; 81
    2396:	81 e0       	ldi	r24, 0x01	; 1
    2398:	90 e0       	ldi	r25, 0x00	; 0
    239a:	0e 94 b6 20 	call	0x416c	; 0x416c <__mulsi3>
    239e:	c6 0e       	add	r12, r22
    23a0:	d7 1e       	adc	r13, r23
    23a2:	e8 1e       	adc	r14, r24
    23a4:	f9 1e       	adc	r15, r25
    23a6:	d3 01       	movw	r26, r6
    23a8:	cd 92       	st	X+, r12
    23aa:	dd 92       	st	X+, r13
    23ac:	ed 92       	st	X+, r14
    23ae:	fc 92       	st	X, r15
    23b0:	13 97       	sbiw	r26, 0x03	; 3
    23b2:	80 e0       	ldi	r24, 0x00	; 0
    23b4:	03 c0       	rjmp	.+6      	; 0x23bc <mcp794xx_read_epoch_unix_time_stamp+0x126>
    23b6:	82 e0       	ldi	r24, 0x02	; 2
    23b8:	01 c0       	rjmp	.+2      	; 0x23bc <mcp794xx_read_epoch_unix_time_stamp+0x126>
    23ba:	83 e0       	ldi	r24, 0x03	; 3
    23bc:	df 91       	pop	r29
    23be:	cf 91       	pop	r28
    23c0:	1f 91       	pop	r17
    23c2:	0f 91       	pop	r16
    23c4:	ff 90       	pop	r15
    23c6:	ef 90       	pop	r14
    23c8:	df 90       	pop	r13
    23ca:	cf 90       	pop	r12
    23cc:	bf 90       	pop	r11
    23ce:	af 90       	pop	r10
    23d0:	9f 90       	pop	r9
    23d2:	8f 90       	pop	r8
    23d4:	7f 90       	pop	r7
    23d6:	6f 90       	pop	r6
    23d8:	08 95       	ret

000023da <mcp794xx_convert_epoch_unix_time_stamp>:
    23da:	8f 92       	push	r8
    23dc:	9f 92       	push	r9
    23de:	af 92       	push	r10
    23e0:	bf 92       	push	r11
    23e2:	cf 92       	push	r12
    23e4:	df 92       	push	r13
    23e6:	ef 92       	push	r14
    23e8:	ff 92       	push	r15
    23ea:	0f 93       	push	r16
    23ec:	1f 93       	push	r17
    23ee:	cf 93       	push	r28
    23f0:	df 93       	push	r29
    23f2:	6a 01       	movw	r12, r20
    23f4:	7b 01       	movw	r14, r22
    23f6:	e9 01       	movw	r28, r18
    23f8:	00 97       	sbiw	r24, 0x00	; 0
    23fa:	09 f4       	brne	.+2      	; 0x23fe <mcp794xx_convert_epoch_unix_time_stamp+0x24>
    23fc:	e0 c0       	rjmp	.+448    	; 0x25be <mcp794xx_convert_epoch_unix_time_stamp+0x1e4>
    23fe:	fc 01       	movw	r30, r24
    2400:	81 89       	ldd	r24, Z+17	; 0x11
    2402:	81 30       	cpi	r24, 0x01	; 1
    2404:	09 f0       	breq	.+2      	; 0x2408 <mcp794xx_convert_epoch_unix_time_stamp+0x2e>
    2406:	dd c0       	rjmp	.+442    	; 0x25c2 <mcp794xx_convert_epoch_unix_time_stamp+0x1e8>
    2408:	cb 01       	movw	r24, r22
    240a:	ba 01       	movw	r22, r20
    240c:	20 e8       	ldi	r18, 0x80	; 128
    240e:	31 e5       	ldi	r19, 0x51	; 81
    2410:	40 e0       	ldi	r20, 0x00	; 0
    2412:	50 e0       	ldi	r21, 0x00	; 0
    2414:	0e 94 fa 20 	call	0x41f4	; 0x41f4 <__udivmodsi4>
    2418:	20 e1       	ldi	r18, 0x10	; 16
    241a:	3e e0       	ldi	r19, 0x0E	; 14
    241c:	40 e0       	ldi	r20, 0x00	; 0
    241e:	50 e0       	ldi	r21, 0x00	; 0
    2420:	0e 94 fa 20 	call	0x41f4	; 0x41f4 <__udivmodsi4>
    2424:	2b 83       	std	Y+3, r18	; 0x03
    2426:	5c e3       	ldi	r21, 0x3C	; 60
    2428:	85 2e       	mov	r8, r21
    242a:	91 2c       	mov	r9, r1
    242c:	a1 2c       	mov	r10, r1
    242e:	b1 2c       	mov	r11, r1
    2430:	a5 01       	movw	r20, r10
    2432:	94 01       	movw	r18, r8
    2434:	0e 94 fa 20 	call	0x41f4	; 0x41f4 <__udivmodsi4>
    2438:	2c 83       	std	Y+4, r18	; 0x04
    243a:	c7 01       	movw	r24, r14
    243c:	b6 01       	movw	r22, r12
    243e:	a5 01       	movw	r20, r10
    2440:	94 01       	movw	r18, r8
    2442:	0e 94 fa 20 	call	0x41f4	; 0x41f4 <__udivmodsi4>
    2446:	6d 83       	std	Y+5, r22	; 0x05
    2448:	c7 01       	movw	r24, r14
    244a:	b6 01       	movw	r22, r12
    244c:	60 58       	subi	r22, 0x80	; 128
    244e:	73 44       	sbci	r23, 0x43	; 67
    2450:	8d 46       	sbci	r24, 0x6D	; 109
    2452:	98 43       	sbci	r25, 0x38	; 56
    2454:	20 e8       	ldi	r18, 0x80	; 128
    2456:	31 e5       	ldi	r19, 0x51	; 81
    2458:	41 e0       	ldi	r20, 0x01	; 1
    245a:	50 e0       	ldi	r21, 0x00	; 0
    245c:	0e 94 fa 20 	call	0x41f4	; 0x41f4 <__udivmodsi4>
    2460:	c9 01       	movw	r24, r18
    2462:	87 58       	subi	r24, 0x87	; 135
    2464:	9a 4f       	sbci	r25, 0xFA	; 250
    2466:	65 eb       	ldi	r22, 0xB5	; 181
    2468:	75 e0       	ldi	r23, 0x05	; 5
    246a:	0e 94 d2 20 	call	0x41a4	; 0x41a4 <__udivmodhi4>
    246e:	66 0f       	add	r22, r22
    2470:	77 1f       	adc	r23, r23
    2472:	66 0f       	add	r22, r22
    2474:	77 1f       	adc	r23, r23
    2476:	9c 01       	movw	r18, r24
    2478:	8a 3d       	cpi	r24, 0xDA	; 218
    247a:	92 40       	sbci	r25, 0x02	; 2
    247c:	20 f0       	brcs	.+8      	; 0x2486 <mcp794xx_convert_epoch_unix_time_stamp+0xac>
    247e:	2a 5d       	subi	r18, 0xDA	; 218
    2480:	32 40       	sbci	r19, 0x02	; 2
    2482:	6e 5f       	subi	r22, 0xFE	; 254
    2484:	7f 4f       	sbci	r23, 0xFF	; 255
    2486:	68 83       	st	Y, r22
    2488:	79 83       	std	Y+1, r23	; 0x01
    248a:	2d 36       	cpi	r18, 0x6D	; 109
    248c:	81 e0       	ldi	r24, 0x01	; 1
    248e:	38 07       	cpc	r19, r24
    2490:	38 f0       	brcs	.+14     	; 0x24a0 <mcp794xx_convert_epoch_unix_time_stamp+0xc6>
    2492:	2d 56       	subi	r18, 0x6D	; 109
    2494:	31 40       	sbci	r19, 0x01	; 1
    2496:	88 81       	ld	r24, Y
    2498:	99 81       	ldd	r25, Y+1	; 0x01
    249a:	01 96       	adiw	r24, 0x01	; 1
    249c:	88 83       	st	Y, r24
    249e:	99 83       	std	Y+1, r25	; 0x01
    24a0:	83 e0       	ldi	r24, 0x03	; 3
    24a2:	8e 83       	std	Y+6, r24	; 0x06
    24a4:	22 33       	cpi	r18, 0x32	; 50
    24a6:	e1 e0       	ldi	r30, 0x01	; 1
    24a8:	3e 07       	cpc	r19, r30
    24aa:	48 f0       	brcs	.+18     	; 0x24be <mcp794xx_convert_epoch_unix_time_stamp+0xe4>
    24ac:	22 53       	subi	r18, 0x32	; 50
    24ae:	31 40       	sbci	r19, 0x01	; 1
    24b0:	88 81       	ld	r24, Y
    24b2:	99 81       	ldd	r25, Y+1	; 0x01
    24b4:	01 96       	adiw	r24, 0x01	; 1
    24b6:	88 83       	st	Y, r24
    24b8:	99 83       	std	Y+1, r25	; 0x01
    24ba:	81 e0       	ldi	r24, 0x01	; 1
    24bc:	15 c0       	rjmp	.+42     	; 0x24e8 <mcp794xx_convert_epoch_unix_time_stamp+0x10e>
    24be:	29 39       	cpi	r18, 0x99	; 153
    24c0:	31 05       	cpc	r19, r1
    24c2:	20 f0       	brcs	.+8      	; 0x24cc <mcp794xx_convert_epoch_unix_time_stamp+0xf2>
    24c4:	29 59       	subi	r18, 0x99	; 153
    24c6:	31 09       	sbc	r19, r1
    24c8:	88 e0       	ldi	r24, 0x08	; 8
    24ca:	8e 83       	std	Y+6, r24	; 0x06
    24cc:	8e 81       	ldd	r24, Y+6	; 0x06
    24ce:	2a 37       	cpi	r18, 0x7A	; 122
    24d0:	31 05       	cpc	r19, r1
    24d2:	20 f0       	brcs	.+8      	; 0x24dc <mcp794xx_convert_epoch_unix_time_stamp+0x102>
    24d4:	2a 57       	subi	r18, 0x7A	; 122
    24d6:	31 09       	sbc	r19, r1
    24d8:	8c 5f       	subi	r24, 0xFC	; 252
    24da:	0e c0       	rjmp	.+28     	; 0x24f8 <mcp794xx_convert_epoch_unix_time_stamp+0x11e>
    24dc:	2d 33       	cpi	r18, 0x3D	; 61
    24de:	31 05       	cpc	r19, r1
    24e0:	20 f0       	brcs	.+8      	; 0x24ea <mcp794xx_convert_epoch_unix_time_stamp+0x110>
    24e2:	2d 53       	subi	r18, 0x3D	; 61
    24e4:	31 09       	sbc	r19, r1
    24e6:	8e 5f       	subi	r24, 0xFE	; 254
    24e8:	8e 83       	std	Y+6, r24	; 0x06
    24ea:	2f 31       	cpi	r18, 0x1F	; 31
    24ec:	31 05       	cpc	r19, r1
    24ee:	28 f0       	brcs	.+10     	; 0x24fa <mcp794xx_convert_epoch_unix_time_stamp+0x120>
    24f0:	2f 51       	subi	r18, 0x1F	; 31
    24f2:	31 09       	sbc	r19, r1
    24f4:	8e 81       	ldd	r24, Y+6	; 0x06
    24f6:	8f 5f       	subi	r24, 0xFF	; 255
    24f8:	8e 83       	std	Y+6, r24	; 0x06
    24fa:	2f 5f       	subi	r18, 0xFF	; 255
    24fc:	2a 83       	std	Y+2, r18	; 0x02
    24fe:	e8 80       	ld	r14, Y
    2500:	f9 80       	ldd	r15, Y+1	; 0x01
    2502:	f4 e3       	ldi	r31, 0x34	; 52
    2504:	ef 1a       	sub	r14, r31
    2506:	f8 ef       	ldi	r31, 0xF8	; 248
    2508:	ff 0a       	sbc	r15, r31
    250a:	e8 82       	st	Y, r14
    250c:	f9 82       	std	Y+1, r15	; 0x01
    250e:	ee 81       	ldd	r30, Y+6	; 0x06
    2510:	f0 e0       	ldi	r31, 0x00	; 0
    2512:	8e e0       	ldi	r24, 0x0E	; 14
    2514:	90 e0       	ldi	r25, 0x00	; 0
    2516:	6c 01       	movw	r12, r24
    2518:	ce 1a       	sub	r12, r30
    251a:	df 0a       	sbc	r13, r31
    251c:	c6 01       	movw	r24, r12
    251e:	64 ef       	ldi	r22, 0xF4	; 244
    2520:	7f ef       	ldi	r23, 0xFF	; 255
    2522:	0e 94 e6 20 	call	0x41cc	; 0x41cc <__divmodhi4>
    2526:	e6 0e       	add	r14, r22
    2528:	f7 1e       	adc	r15, r23
    252a:	87 01       	movw	r16, r14
    252c:	00 54       	subi	r16, 0x40	; 64
    252e:	1d 4e       	sbci	r17, 0xED	; 237
    2530:	c6 01       	movw	r24, r12
    2532:	6c e0       	ldi	r22, 0x0C	; 12
    2534:	70 e0       	ldi	r23, 0x00	; 0
    2536:	0e 94 e6 20 	call	0x41cc	; 0x41cc <__divmodhi4>
    253a:	3c e0       	ldi	r19, 0x0C	; 12
    253c:	36 9f       	mul	r19, r22
    253e:	c0 01       	movw	r24, r0
    2540:	37 9f       	mul	r19, r23
    2542:	90 0d       	add	r25, r0
    2544:	11 24       	eor	r1, r1
    2546:	e8 0f       	add	r30, r24
    2548:	f9 1f       	adc	r31, r25
    254a:	33 97       	sbiw	r30, 0x03	; 3
    254c:	39 e9       	ldi	r19, 0x99	; 153
    254e:	3e 9f       	mul	r19, r30
    2550:	c0 01       	movw	r24, r0
    2552:	3f 9f       	mul	r19, r31
    2554:	90 0d       	add	r25, r0
    2556:	11 24       	eor	r1, r1
    2558:	02 96       	adiw	r24, 0x02	; 2
    255a:	65 e0       	ldi	r22, 0x05	; 5
    255c:	70 e0       	ldi	r23, 0x00	; 0
    255e:	0e 94 e6 20 	call	0x41cc	; 0x41cc <__divmodhi4>
    2562:	fb 01       	movw	r30, r22
    2564:	e2 0f       	add	r30, r18
    2566:	f1 1d       	adc	r31, r1
    2568:	8d e6       	ldi	r24, 0x6D	; 109
    256a:	91 e0       	ldi	r25, 0x01	; 1
    256c:	e8 9e       	mul	r14, r24
    256e:	90 01       	movw	r18, r0
    2570:	e9 9e       	mul	r14, r25
    2572:	30 0d       	add	r19, r0
    2574:	f8 9e       	mul	r15, r24
    2576:	30 0d       	add	r19, r0
    2578:	11 24       	eor	r1, r1
    257a:	2d 56       	subi	r18, 0x6D	; 109
    257c:	31 4c       	sbci	r19, 0xC1	; 193
    257e:	c8 01       	movw	r24, r16
    2580:	96 95       	lsr	r25
    2582:	87 95       	ror	r24
    2584:	96 95       	lsr	r25
    2586:	87 95       	ror	r24
    2588:	28 0f       	add	r18, r24
    258a:	39 1f       	adc	r19, r25
    258c:	c8 01       	movw	r24, r16
    258e:	60 e9       	ldi	r22, 0x90	; 144
    2590:	71 e0       	ldi	r23, 0x01	; 1
    2592:	0e 94 d2 20 	call	0x41a4	; 0x41a4 <__udivmodhi4>
    2596:	26 0f       	add	r18, r22
    2598:	37 1f       	adc	r19, r23
    259a:	c8 01       	movw	r24, r16
    259c:	64 e6       	ldi	r22, 0x64	; 100
    259e:	70 e0       	ldi	r23, 0x00	; 0
    25a0:	0e 94 d2 20 	call	0x41a4	; 0x41a4 <__udivmodhi4>
    25a4:	c9 01       	movw	r24, r18
    25a6:	86 1b       	sub	r24, r22
    25a8:	97 0b       	sbc	r25, r23
    25aa:	8e 0f       	add	r24, r30
    25ac:	9f 1f       	adc	r25, r31
    25ae:	67 e0       	ldi	r22, 0x07	; 7
    25b0:	70 e0       	ldi	r23, 0x00	; 0
    25b2:	0e 94 d2 20 	call	0x41a4	; 0x41a4 <__udivmodhi4>
    25b6:	8e 5f       	subi	r24, 0xFE	; 254
    25b8:	8f 83       	std	Y+7, r24	; 0x07
    25ba:	80 e0       	ldi	r24, 0x00	; 0
    25bc:	03 c0       	rjmp	.+6      	; 0x25c4 <mcp794xx_convert_epoch_unix_time_stamp+0x1ea>
    25be:	82 e0       	ldi	r24, 0x02	; 2
    25c0:	01 c0       	rjmp	.+2      	; 0x25c4 <mcp794xx_convert_epoch_unix_time_stamp+0x1ea>
    25c2:	83 e0       	ldi	r24, 0x03	; 3
    25c4:	df 91       	pop	r29
    25c6:	cf 91       	pop	r28
    25c8:	1f 91       	pop	r17
    25ca:	0f 91       	pop	r16
    25cc:	ff 90       	pop	r15
    25ce:	ef 90       	pop	r14
    25d0:	df 90       	pop	r13
    25d2:	cf 90       	pop	r12
    25d4:	bf 90       	pop	r11
    25d6:	af 90       	pop	r10
    25d8:	9f 90       	pop	r9
    25da:	8f 90       	pop	r8
    25dc:	08 95       	ret

000025de <mcp794xx_get_compile_time_date>:
    25de:	cf 92       	push	r12
    25e0:	df 92       	push	r13
    25e2:	ef 92       	push	r14
    25e4:	ff 92       	push	r15
    25e6:	0f 93       	push	r16
    25e8:	1f 93       	push	r17
    25ea:	cf 93       	push	r28
    25ec:	df 93       	push	r29
    25ee:	cd b7       	in	r28, 0x3d	; 61
    25f0:	de b7       	in	r29, 0x3e	; 62
    25f2:	66 97       	sbiw	r28, 0x16	; 22
    25f4:	cd bf       	out	0x3d, r28	; 61
    25f6:	de bf       	out	0x3e, r29	; 62
    25f8:	7c 01       	movw	r14, r24
    25fa:	fa 01       	movw	r30, r20
    25fc:	00 97       	sbiw	r24, 0x00	; 0
    25fe:	09 f4       	brne	.+2      	; 0x2602 <mcp794xx_get_compile_time_date+0x24>
    2600:	d4 c0       	rjmp	.+424    	; 0x27aa <mcp794xx_get_compile_time_date+0x1cc>
    2602:	dc 01       	movw	r26, r24
    2604:	51 96       	adiw	r26, 0x11	; 17
    2606:	8c 91       	ld	r24, X
    2608:	81 30       	cpi	r24, 0x01	; 1
    260a:	09 f0       	breq	.+2      	; 0x260e <mcp794xx_get_compile_time_date+0x30>
    260c:	d0 c0       	rjmp	.+416    	; 0x27ae <mcp794xx_get_compile_time_date+0x1d0>
    260e:	81 85       	ldd	r24, Z+9	; 0x09
    2610:	8c 8b       	std	Y+20, r24	; 0x14
    2612:	82 85       	ldd	r24, Z+10	; 0x0a
    2614:	8d 8b       	std	Y+21, r24	; 0x15
    2616:	90 81       	ld	r25, Z
    2618:	82 eb       	ldi	r24, 0xB2	; 178
    261a:	89 0f       	add	r24, r25
    261c:	82 30       	cpi	r24, 0x02	; 2
    261e:	10 f0       	brcs	.+4      	; 0x2624 <mcp794xx_get_compile_time_date+0x46>
    2620:	94 34       	cpi	r25, 0x44	; 68
    2622:	11 f4       	brne	.+4      	; 0x2628 <mcp794xx_get_compile_time_date+0x4a>
    2624:	81 e3       	ldi	r24, 0x31	; 49
    2626:	01 c0       	rjmp	.+2      	; 0x262a <mcp794xx_get_compile_time_date+0x4c>
    2628:	80 e3       	ldi	r24, 0x30	; 48
    262a:	89 8b       	std	Y+17, r24	; 0x11
    262c:	9a 34       	cpi	r25, 0x4A	; 74
    262e:	39 f4       	brne	.+14     	; 0x263e <mcp794xx_get_compile_time_date+0x60>
    2630:	81 81       	ldd	r24, Z+1	; 0x01
    2632:	81 36       	cpi	r24, 0x61	; 97
    2634:	d9 f4       	brne	.+54     	; 0x266c <mcp794xx_get_compile_time_date+0x8e>
    2636:	82 81       	ldd	r24, Z+2	; 0x02
    2638:	8e 36       	cpi	r24, 0x6E	; 110
    263a:	b9 f5       	brne	.+110    	; 0x26aa <mcp794xx_get_compile_time_date+0xcc>
    263c:	34 c0       	rjmp	.+104    	; 0x26a6 <mcp794xx_get_compile_time_date+0xc8>
    263e:	96 34       	cpi	r25, 0x46	; 70
    2640:	51 f1       	breq	.+84     	; 0x2696 <mcp794xx_get_compile_time_date+0xb8>
    2642:	9d 34       	cpi	r25, 0x4D	; 77
    2644:	41 f4       	brne	.+16     	; 0x2656 <mcp794xx_get_compile_time_date+0x78>
    2646:	81 81       	ldd	r24, Z+1	; 0x01
    2648:	81 36       	cpi	r24, 0x61	; 97
    264a:	79 f5       	brne	.+94     	; 0x26aa <mcp794xx_get_compile_time_date+0xcc>
    264c:	82 81       	ldd	r24, Z+2	; 0x02
    264e:	82 37       	cpi	r24, 0x72	; 114
    2650:	49 f4       	brne	.+18     	; 0x2664 <mcp794xx_get_compile_time_date+0x86>
    2652:	93 e3       	ldi	r25, 0x33	; 51
    2654:	2b c0       	rjmp	.+86     	; 0x26ac <mcp794xx_get_compile_time_date+0xce>
    2656:	91 34       	cpi	r25, 0x41	; 65
    2658:	b1 f4       	brne	.+44     	; 0x2686 <mcp794xx_get_compile_time_date+0xa8>
    265a:	81 81       	ldd	r24, Z+1	; 0x01
    265c:	80 37       	cpi	r24, 0x70	; 112
    265e:	79 f4       	brne	.+30     	; 0x267e <mcp794xx_get_compile_time_date+0xa0>
    2660:	94 e3       	ldi	r25, 0x34	; 52
    2662:	24 c0       	rjmp	.+72     	; 0x26ac <mcp794xx_get_compile_time_date+0xce>
    2664:	89 37       	cpi	r24, 0x79	; 121
    2666:	09 f5       	brne	.+66     	; 0x26aa <mcp794xx_get_compile_time_date+0xcc>
    2668:	95 e3       	ldi	r25, 0x35	; 53
    266a:	20 c0       	rjmp	.+64     	; 0x26ac <mcp794xx_get_compile_time_date+0xce>
    266c:	85 37       	cpi	r24, 0x75	; 117
    266e:	e9 f4       	brne	.+58     	; 0x26aa <mcp794xx_get_compile_time_date+0xcc>
    2670:	82 81       	ldd	r24, Z+2	; 0x02
    2672:	8e 36       	cpi	r24, 0x6E	; 110
    2674:	91 f0       	breq	.+36     	; 0x269a <mcp794xx_get_compile_time_date+0xbc>
    2676:	8c 36       	cpi	r24, 0x6C	; 108
    2678:	c1 f4       	brne	.+48     	; 0x26aa <mcp794xx_get_compile_time_date+0xcc>
    267a:	97 e3       	ldi	r25, 0x37	; 55
    267c:	17 c0       	rjmp	.+46     	; 0x26ac <mcp794xx_get_compile_time_date+0xce>
    267e:	85 37       	cpi	r24, 0x75	; 117
    2680:	a1 f4       	brne	.+40     	; 0x26aa <mcp794xx_get_compile_time_date+0xcc>
    2682:	98 e3       	ldi	r25, 0x38	; 56
    2684:	13 c0       	rjmp	.+38     	; 0x26ac <mcp794xx_get_compile_time_date+0xce>
    2686:	93 35       	cpi	r25, 0x53	; 83
    2688:	51 f0       	breq	.+20     	; 0x269e <mcp794xx_get_compile_time_date+0xc0>
    268a:	9f 34       	cpi	r25, 0x4F	; 79
    268c:	51 f0       	breq	.+20     	; 0x26a2 <mcp794xx_get_compile_time_date+0xc4>
    268e:	9e 34       	cpi	r25, 0x4E	; 78
    2690:	51 f0       	breq	.+20     	; 0x26a6 <mcp794xx_get_compile_time_date+0xc8>
    2692:	94 34       	cpi	r25, 0x44	; 68
    2694:	51 f4       	brne	.+20     	; 0x26aa <mcp794xx_get_compile_time_date+0xcc>
    2696:	92 e3       	ldi	r25, 0x32	; 50
    2698:	09 c0       	rjmp	.+18     	; 0x26ac <mcp794xx_get_compile_time_date+0xce>
    269a:	96 e3       	ldi	r25, 0x36	; 54
    269c:	07 c0       	rjmp	.+14     	; 0x26ac <mcp794xx_get_compile_time_date+0xce>
    269e:	99 e3       	ldi	r25, 0x39	; 57
    26a0:	05 c0       	rjmp	.+10     	; 0x26ac <mcp794xx_get_compile_time_date+0xce>
    26a2:	90 e3       	ldi	r25, 0x30	; 48
    26a4:	03 c0       	rjmp	.+6      	; 0x26ac <mcp794xx_get_compile_time_date+0xce>
    26a6:	91 e3       	ldi	r25, 0x31	; 49
    26a8:	01 c0       	rjmp	.+2      	; 0x26ac <mcp794xx_get_compile_time_date+0xce>
    26aa:	9f e3       	ldi	r25, 0x3F	; 63
    26ac:	9a 8b       	std	Y+18, r25	; 0x12
    26ae:	84 81       	ldd	r24, Z+4	; 0x04
    26b0:	80 33       	cpi	r24, 0x30	; 48
    26b2:	08 f4       	brcc	.+2      	; 0x26b6 <mcp794xx_get_compile_time_date+0xd8>
    26b4:	80 e3       	ldi	r24, 0x30	; 48
    26b6:	89 01       	movw	r16, r18
    26b8:	db 01       	movw	r26, r22
    26ba:	8e 87       	std	Y+14, r24	; 0x0e
    26bc:	85 81       	ldd	r24, Z+5	; 0x05
    26be:	8f 87       	std	Y+15, r24	; 0x0f
    26c0:	8c 91       	ld	r24, X
    26c2:	8b 87       	std	Y+11, r24	; 0x0b
    26c4:	11 96       	adiw	r26, 0x01	; 1
    26c6:	8c 91       	ld	r24, X
    26c8:	11 97       	sbiw	r26, 0x01	; 1
    26ca:	8c 87       	std	Y+12, r24	; 0x0c
    26cc:	13 96       	adiw	r26, 0x03	; 3
    26ce:	8c 91       	ld	r24, X
    26d0:	13 97       	sbiw	r26, 0x03	; 3
    26d2:	88 87       	std	Y+8, r24	; 0x08
    26d4:	14 96       	adiw	r26, 0x04	; 4
    26d6:	8c 91       	ld	r24, X
    26d8:	14 97       	sbiw	r26, 0x04	; 4
    26da:	89 87       	std	Y+9, r24	; 0x09
    26dc:	16 96       	adiw	r26, 0x06	; 6
    26de:	8c 91       	ld	r24, X
    26e0:	16 97       	sbiw	r26, 0x06	; 6
    26e2:	8d 83       	std	Y+5, r24	; 0x05
    26e4:	17 96       	adiw	r26, 0x07	; 7
    26e6:	8c 91       	ld	r24, X
    26e8:	8e 83       	std	Y+6, r24	; 0x06
    26ea:	ce 01       	movw	r24, r28
    26ec:	44 96       	adiw	r24, 0x14	; 20
    26ee:	0e 94 79 22 	call	0x44f2	; 0x44f2 <atoi>
    26f2:	6c 01       	movw	r12, r24
    26f4:	f8 01       	movw	r30, r16
    26f6:	80 83       	st	Z, r24
    26f8:	91 83       	std	Z+1, r25	; 0x01
    26fa:	ce 01       	movw	r24, r28
    26fc:	41 96       	adiw	r24, 0x11	; 17
    26fe:	0e 94 79 22 	call	0x44f2	; 0x44f2 <atoi>
    2702:	d8 01       	movw	r26, r16
    2704:	16 96       	adiw	r26, 0x06	; 6
    2706:	8c 93       	st	X, r24
    2708:	ce 01       	movw	r24, r28
    270a:	0e 96       	adiw	r24, 0x0e	; 14
    270c:	0e 94 79 22 	call	0x44f2	; 0x44f2 <atoi>
    2710:	f8 01       	movw	r30, r16
    2712:	82 83       	std	Z+2, r24	; 0x02
    2714:	ce 01       	movw	r24, r28
    2716:	0b 96       	adiw	r24, 0x0b	; 11
    2718:	0e 94 79 22 	call	0x44f2	; 0x44f2 <atoi>
    271c:	d8 01       	movw	r26, r16
    271e:	13 96       	adiw	r26, 0x03	; 3
    2720:	8c 93       	st	X, r24
    2722:	ce 01       	movw	r24, r28
    2724:	08 96       	adiw	r24, 0x08	; 8
    2726:	0e 94 79 22 	call	0x44f2	; 0x44f2 <atoi>
    272a:	f8 01       	movw	r30, r16
    272c:	84 83       	std	Z+4, r24	; 0x04
    272e:	ce 01       	movw	r24, r28
    2730:	05 96       	adiw	r24, 0x05	; 5
    2732:	0e 94 79 22 	call	0x44f2	; 0x44f2 <atoi>
    2736:	d8 01       	movw	r26, r16
    2738:	15 96       	adiw	r26, 0x05	; 5
    273a:	8c 93       	st	X, r24
    273c:	b0 e3       	ldi	r27, 0x30	; 48
    273e:	cb 1a       	sub	r12, r27
    2740:	b8 ef       	ldi	r27, 0xF8	; 248
    2742:	db 0a       	sbc	r13, r27
    2744:	f8 01       	movw	r30, r16
    2746:	c0 82       	st	Z, r12
    2748:	d1 82       	std	Z+1, r13	; 0x01
    274a:	ae 01       	movw	r20, r28
    274c:	4f 5f       	subi	r20, 0xFF	; 255
    274e:	5f 4f       	sbci	r21, 0xFF	; 255
    2750:	b8 01       	movw	r22, r16
    2752:	c7 01       	movw	r24, r14
    2754:	0e 94 4b 11 	call	0x2296	; 0x2296 <mcp794xx_read_epoch_unix_time_stamp>
    2758:	49 81       	ldd	r20, Y+1	; 0x01
    275a:	5a 81       	ldd	r21, Y+2	; 0x02
    275c:	6b 81       	ldd	r22, Y+3	; 0x03
    275e:	7c 81       	ldd	r23, Y+4	; 0x04
    2760:	98 01       	movw	r18, r16
    2762:	c7 01       	movw	r24, r14
    2764:	0e 94 ed 11 	call	0x23da	; 0x23da <mcp794xx_convert_epoch_unix_time_stamp>
    2768:	d8 01       	movw	r26, r16
    276a:	8d 91       	ld	r24, X+
    276c:	9c 91       	ld	r25, X
    276e:	11 97       	sbiw	r26, 0x01	; 1
    2770:	80 5d       	subi	r24, 0xD0	; 208
    2772:	97 40       	sbci	r25, 0x07	; 7
    2774:	8d 93       	st	X+, r24
    2776:	9c 93       	st	X, r25
    2778:	11 97       	sbiw	r26, 0x01	; 1
    277a:	15 96       	adiw	r26, 0x05	; 5
    277c:	8c 91       	ld	r24, X
    277e:	15 97       	sbiw	r26, 0x05	; 5
    2780:	8d 32       	cpi	r24, 0x2D	; 45
    2782:	20 f4       	brcc	.+8      	; 0x278c <mcp794xx_get_compile_time_date+0x1ae>
    2784:	81 5f       	subi	r24, 0xF1	; 241
    2786:	15 96       	adiw	r26, 0x05	; 5
    2788:	8c 93       	st	X, r24
    278a:	0d c0       	rjmp	.+26     	; 0x27a6 <mcp794xx_get_compile_time_date+0x1c8>
    278c:	8d 52       	subi	r24, 0x2D	; 45
    278e:	f8 01       	movw	r30, r16
    2790:	85 83       	std	Z+5, r24	; 0x05
    2792:	84 81       	ldd	r24, Z+4	; 0x04
    2794:	8a 33       	cpi	r24, 0x3A	; 58
    2796:	18 f4       	brcc	.+6      	; 0x279e <mcp794xx_get_compile_time_date+0x1c0>
    2798:	8f 5f       	subi	r24, 0xFF	; 255
    279a:	84 83       	std	Z+4, r24	; 0x04
    279c:	04 c0       	rjmp	.+8      	; 0x27a6 <mcp794xx_get_compile_time_date+0x1c8>
    279e:	83 81       	ldd	r24, Z+3	; 0x03
    27a0:	8f 5f       	subi	r24, 0xFF	; 255
    27a2:	83 83       	std	Z+3, r24	; 0x03
    27a4:	14 82       	std	Z+4, r1	; 0x04
    27a6:	80 e0       	ldi	r24, 0x00	; 0
    27a8:	03 c0       	rjmp	.+6      	; 0x27b0 <mcp794xx_get_compile_time_date+0x1d2>
    27aa:	82 e0       	ldi	r24, 0x02	; 2
    27ac:	01 c0       	rjmp	.+2      	; 0x27b0 <mcp794xx_get_compile_time_date+0x1d2>
    27ae:	83 e0       	ldi	r24, 0x03	; 3
    27b0:	66 96       	adiw	r28, 0x16	; 22
    27b2:	cd bf       	out	0x3d, r28	; 61
    27b4:	de bf       	out	0x3e, r29	; 62
    27b6:	df 91       	pop	r29
    27b8:	cf 91       	pop	r28
    27ba:	1f 91       	pop	r17
    27bc:	0f 91       	pop	r16
    27be:	ff 90       	pop	r15
    27c0:	ef 90       	pop	r14
    27c2:	df 90       	pop	r13
    27c4:	cf 90       	pop	r12
    27c6:	08 95       	ret

000027c8 <mcp794xx_set_countdown_interrupt_enable_status>:
    27c8:	0f 93       	push	r16
    27ca:	1f 93       	push	r17
    27cc:	cf 93       	push	r28
    27ce:	df 93       	push	r29
    27d0:	00 97       	sbiw	r24, 0x00	; 0
    27d2:	01 f1       	breq	.+64     	; 0x2814 <mcp794xx_set_countdown_interrupt_enable_status+0x4c>
    27d4:	fc 01       	movw	r30, r24
    27d6:	11 89       	ldd	r17, Z+17	; 0x11
    27d8:	11 30       	cpi	r17, 0x01	; 1
    27da:	f1 f4       	brne	.+60     	; 0x2818 <mcp794xx_set_countdown_interrupt_enable_status+0x50>
    27dc:	06 2f       	mov	r16, r22
    27de:	ec 01       	movw	r28, r24
    27e0:	40 e0       	ldi	r20, 0x00	; 0
    27e2:	60 e0       	ldi	r22, 0x00	; 0
    27e4:	0e 94 77 0a 	call	0x14ee	; 0x14ee <mcp794xx_set_alarm_enable_status>
    27e8:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    27ec:	88 23       	and	r24, r24
    27ee:	19 f0       	breq	.+6      	; 0x27f6 <mcp794xx_set_countdown_interrupt_enable_status+0x2e>
    27f0:	6f e2       	ldi	r22, 0x2F	; 47
    27f2:	7b e9       	ldi	r23, 0x9B	; 155
    27f4:	0b c0       	rjmp	.+22     	; 0x280c <mcp794xx_set_countdown_interrupt_enable_status+0x44>
    27f6:	40 2f       	mov	r20, r16
    27f8:	61 e0       	ldi	r22, 0x01	; 1
    27fa:	ce 01       	movw	r24, r28
    27fc:	0e 94 77 0a 	call	0x14ee	; 0x14ee <mcp794xx_set_alarm_enable_status>
    2800:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2804:	88 23       	and	r24, r24
    2806:	51 f0       	breq	.+20     	; 0x281c <mcp794xx_set_countdown_interrupt_enable_status+0x54>
    2808:	6d e5       	ldi	r22, 0x5D	; 93
    280a:	7b e9       	ldi	r23, 0x9B	; 155
    280c:	ce 01       	movw	r24, r28
    280e:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2812:	05 c0       	rjmp	.+10     	; 0x281e <mcp794xx_set_countdown_interrupt_enable_status+0x56>
    2814:	12 e0       	ldi	r17, 0x02	; 2
    2816:	03 c0       	rjmp	.+6      	; 0x281e <mcp794xx_set_countdown_interrupt_enable_status+0x56>
    2818:	13 e0       	ldi	r17, 0x03	; 3
    281a:	01 c0       	rjmp	.+2      	; 0x281e <mcp794xx_set_countdown_interrupt_enable_status+0x56>
    281c:	10 e0       	ldi	r17, 0x00	; 0
    281e:	81 2f       	mov	r24, r17
    2820:	df 91       	pop	r29
    2822:	cf 91       	pop	r28
    2824:	1f 91       	pop	r17
    2826:	0f 91       	pop	r16
    2828:	08 95       	ret

0000282a <mcp794xx_set_countdown_interrupt_time>:
    282a:	df 92       	push	r13
    282c:	ef 92       	push	r14
    282e:	ff 92       	push	r15
    2830:	0f 93       	push	r16
    2832:	1f 93       	push	r17
    2834:	cf 93       	push	r28
    2836:	df 93       	push	r29
    2838:	cd b7       	in	r28, 0x3d	; 61
    283a:	de b7       	in	r29, 0x3e	; 62
    283c:	2e 97       	sbiw	r28, 0x0e	; 14
    283e:	cd bf       	out	0x3d, r28	; 61
    2840:	de bf       	out	0x3e, r29	; 62
    2842:	00 97       	sbiw	r24, 0x00	; 0
    2844:	09 f4       	brne	.+2      	; 0x2848 <mcp794xx_set_countdown_interrupt_time+0x1e>
    2846:	73 c0       	rjmp	.+230    	; 0x292e <mcp794xx_set_countdown_interrupt_time+0x104>
    2848:	fc 01       	movw	r30, r24
    284a:	21 89       	ldd	r18, Z+17	; 0x11
    284c:	21 30       	cpi	r18, 0x01	; 1
    284e:	09 f0       	breq	.+2      	; 0x2852 <mcp794xx_set_countdown_interrupt_time+0x28>
    2850:	70 c0       	rjmp	.+224    	; 0x2932 <mcp794xx_set_countdown_interrupt_time+0x108>
    2852:	d4 2e       	mov	r13, r20
    2854:	7b 01       	movw	r14, r22
    2856:	8c 01       	movw	r16, r24
    2858:	f2 e0       	ldi	r31, 0x02	; 2
    285a:	f4 17       	cp	r31, r20
    285c:	30 f4       	brcc	.+12     	; 0x286a <mcp794xx_set_countdown_interrupt_time+0x40>
    285e:	65 e7       	ldi	r22, 0x75	; 117
    2860:	7b e9       	ldi	r23, 0x9B	; 155
    2862:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2866:	84 e0       	ldi	r24, 0x04	; 4
    2868:	65 c0       	rjmp	.+202    	; 0x2934 <mcp794xx_set_countdown_interrupt_time+0x10a>
    286a:	61 e0       	ldi	r22, 0x01	; 1
    286c:	0e 94 07 0f 	call	0x1e0e	; 0x1e0e <mcp794xx_clr_alarm_interrupt_flag>
    2870:	be 01       	movw	r22, r28
    2872:	6f 5f       	subi	r22, 0xFF	; 255
    2874:	7f 4f       	sbci	r23, 0xFF	; 255
    2876:	c8 01       	movw	r24, r16
    2878:	0e 94 8f 06 	call	0xd1e	; 0xd1e <mcp794xx_get_time_and_date>
    287c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2880:	88 23       	and	r24, r24
    2882:	41 f0       	breq	.+16     	; 0x2894 <mcp794xx_set_countdown_interrupt_time+0x6a>
    2884:	6c e9       	ldi	r22, 0x9C	; 156
    2886:	7b e9       	ldi	r23, 0x9B	; 155
    2888:	c8 01       	movw	r24, r16
    288a:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    288e:	80 91 b4 28 	lds	r24, 0x28B4	; 0x8028b4 <err>
    2892:	50 c0       	rjmp	.+160    	; 0x2934 <mcp794xx_set_countdown_interrupt_time+0x10a>
    2894:	ae 01       	movw	r20, r28
    2896:	45 5f       	subi	r20, 0xF5	; 245
    2898:	5f 4f       	sbci	r21, 0xFF	; 255
    289a:	be 01       	movw	r22, r28
    289c:	6f 5f       	subi	r22, 0xFF	; 255
    289e:	7f 4f       	sbci	r23, 0xFF	; 255
    28a0:	c8 01       	movw	r24, r16
    28a2:	0e 94 4b 11 	call	0x2296	; 0x2296 <mcp794xx_read_epoch_unix_time_stamp>
    28a6:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    28aa:	81 11       	cpse	r24, r1
    28ac:	43 c0       	rjmp	.+134    	; 0x2934 <mcp794xx_set_countdown_interrupt_time+0x10a>
    28ae:	8b 85       	ldd	r24, Y+11	; 0x0b
    28b0:	9c 85       	ldd	r25, Y+12	; 0x0c
    28b2:	ad 85       	ldd	r26, Y+13	; 0x0d
    28b4:	be 85       	ldd	r27, Y+14	; 0x0e
    28b6:	21 e0       	ldi	r18, 0x01	; 1
    28b8:	d2 16       	cp	r13, r18
    28ba:	41 f0       	breq	.+16     	; 0x28cc <mcp794xx_set_countdown_interrupt_time+0xa2>
    28bc:	e2 e0       	ldi	r30, 0x02	; 2
    28be:	de 16       	cp	r13, r30
    28c0:	61 f0       	breq	.+24     	; 0x28da <mcp794xx_set_countdown_interrupt_time+0xb0>
    28c2:	8e 0d       	add	r24, r14
    28c4:	9f 1d       	adc	r25, r15
    28c6:	a1 1d       	adc	r26, r1
    28c8:	b1 1d       	adc	r27, r1
    28ca:	14 c0       	rjmp	.+40     	; 0x28f4 <mcp794xx_set_countdown_interrupt_time+0xca>
    28cc:	4c e3       	ldi	r20, 0x3C	; 60
    28ce:	4e 9d       	mul	r20, r14
    28d0:	90 01       	movw	r18, r0
    28d2:	4f 9d       	mul	r20, r15
    28d4:	30 0d       	add	r19, r0
    28d6:	11 24       	eor	r1, r1
    28d8:	09 c0       	rjmp	.+18     	; 0x28ec <mcp794xx_set_countdown_interrupt_time+0xc2>
    28da:	40 e1       	ldi	r20, 0x10	; 16
    28dc:	5e e0       	ldi	r21, 0x0E	; 14
    28de:	e4 9e       	mul	r14, r20
    28e0:	90 01       	movw	r18, r0
    28e2:	e5 9e       	mul	r14, r21
    28e4:	30 0d       	add	r19, r0
    28e6:	f4 9e       	mul	r15, r20
    28e8:	30 0d       	add	r19, r0
    28ea:	11 24       	eor	r1, r1
    28ec:	82 0f       	add	r24, r18
    28ee:	93 1f       	adc	r25, r19
    28f0:	a1 1d       	adc	r26, r1
    28f2:	b1 1d       	adc	r27, r1
    28f4:	8b 87       	std	Y+11, r24	; 0x0b
    28f6:	9c 87       	std	Y+12, r25	; 0x0c
    28f8:	ad 87       	std	Y+13, r26	; 0x0d
    28fa:	be 87       	std	Y+14, r27	; 0x0e
    28fc:	4b 85       	ldd	r20, Y+11	; 0x0b
    28fe:	5c 85       	ldd	r21, Y+12	; 0x0c
    2900:	6d 85       	ldd	r22, Y+13	; 0x0d
    2902:	7e 85       	ldd	r23, Y+14	; 0x0e
    2904:	9e 01       	movw	r18, r28
    2906:	2f 5f       	subi	r18, 0xFF	; 255
    2908:	3f 4f       	sbci	r19, 0xFF	; 255
    290a:	c8 01       	movw	r24, r16
    290c:	0e 94 ed 11 	call	0x23da	; 0x23da <mcp794xx_convert_epoch_unix_time_stamp>
    2910:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2914:	81 11       	cpse	r24, r1
    2916:	0e c0       	rjmp	.+28     	; 0x2934 <mcp794xx_set_countdown_interrupt_time+0x10a>
    2918:	9e 01       	movw	r18, r28
    291a:	2f 5f       	subi	r18, 0xFF	; 255
    291c:	3f 4f       	sbci	r19, 0xFF	; 255
    291e:	47 e0       	ldi	r20, 0x07	; 7
    2920:	61 e0       	ldi	r22, 0x01	; 1
    2922:	c8 01       	movw	r24, r16
    2924:	0e 94 20 0d 	call	0x1a40	; 0x1a40 <mcp794xx_set_alarm>
    2928:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    292c:	03 c0       	rjmp	.+6      	; 0x2934 <mcp794xx_set_countdown_interrupt_time+0x10a>
    292e:	82 e0       	ldi	r24, 0x02	; 2
    2930:	01 c0       	rjmp	.+2      	; 0x2934 <mcp794xx_set_countdown_interrupt_time+0x10a>
    2932:	83 e0       	ldi	r24, 0x03	; 3
    2934:	2e 96       	adiw	r28, 0x0e	; 14
    2936:	cd bf       	out	0x3d, r28	; 61
    2938:	de bf       	out	0x3e, r29	; 62
    293a:	df 91       	pop	r29
    293c:	cf 91       	pop	r28
    293e:	1f 91       	pop	r17
    2940:	0f 91       	pop	r16
    2942:	ff 90       	pop	r15
    2944:	ef 90       	pop	r14
    2946:	df 90       	pop	r13
    2948:	08 95       	ret

0000294a <mcp794xx_uid_read>:
    294a:	af 92       	push	r10
    294c:	bf 92       	push	r11
    294e:	cf 92       	push	r12
    2950:	df 92       	push	r13
    2952:	ff 92       	push	r15
    2954:	0f 93       	push	r16
    2956:	1f 93       	push	r17
    2958:	cf 93       	push	r28
    295a:	df 93       	push	r29
    295c:	cd b7       	in	r28, 0x3d	; 61
    295e:	de b7       	in	r29, 0x3e	; 62
    2960:	28 97       	sbiw	r28, 0x08	; 8
    2962:	cd bf       	out	0x3d, r28	; 61
    2964:	de bf       	out	0x3e, r29	; 62
    2966:	5b 01       	movw	r10, r22
    2968:	00 97       	sbiw	r24, 0x00	; 0
    296a:	09 f4       	brne	.+2      	; 0x296e <mcp794xx_uid_read+0x24>
    296c:	4c c0       	rjmp	.+152    	; 0x2a06 <mcp794xx_uid_read+0xbc>
    296e:	dc 01       	movw	r26, r24
    2970:	51 96       	adiw	r26, 0x11	; 17
    2972:	fc 90       	ld	r15, X
    2974:	b1 e0       	ldi	r27, 0x01	; 1
    2976:	fb 12       	cpse	r15, r27
    2978:	49 c0       	rjmp	.+146    	; 0x2a0c <mcp794xx_uid_read+0xc2>
    297a:	fe 01       	movw	r30, r28
    297c:	31 96       	adiw	r30, 0x01	; 1
    297e:	6f 01       	movw	r12, r30
    2980:	28 e0       	ldi	r18, 0x08	; 8
    2982:	df 01       	movw	r26, r30
    2984:	1d 92       	st	X+, r1
    2986:	2a 95       	dec	r18
    2988:	e9 f7       	brne	.-6      	; 0x2984 <mcp794xx_uid_read+0x3a>
    298a:	dc 01       	movw	r26, r24
    298c:	50 96       	adiw	r26, 0x10	; 16
    298e:	ec 91       	ld	r30, X
    2990:	4e 2f       	mov	r20, r30
    2992:	50 e0       	ldi	r21, 0x00	; 0
    2994:	48 30       	cpi	r20, 0x08	; 8
    2996:	51 05       	cpc	r21, r1
    2998:	e0 f5       	brcc	.+120    	; 0x2a12 <mcp794xx_uid_read+0xc8>
    299a:	8c 01       	movw	r16, r24
    299c:	fa 01       	movw	r30, r20
    299e:	e5 5a       	subi	r30, 0xA5	; 165
    29a0:	ff 4f       	sbci	r31, 0xFF	; 255
    29a2:	0c 94 1c 21 	jmp	0x4238	; 0x4238 <__tablejump2__>
    29a6:	67 eb       	ldi	r22, 0xB7	; 183
    29a8:	7b e9       	ldi	r23, 0x9B	; 155
    29aa:	29 c0       	rjmp	.+82     	; 0x29fe <mcp794xx_uid_read+0xb4>
    29ac:	26 e0       	ldi	r18, 0x06	; 6
    29ae:	a6 01       	movw	r20, r12
    29b0:	62 ef       	ldi	r22, 0xF2	; 242
    29b2:	70 e0       	ldi	r23, 0x00	; 0
    29b4:	0e 94 6e 05 	call	0xadc	; 0xadc <eeprom_mcp794xx_i2c_read>
    29b8:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    29bc:	88 23       	and	r24, r24
    29be:	19 f0       	breq	.+6      	; 0x29c6 <mcp794xx_uid_read+0x7c>
    29c0:	60 ef       	ldi	r22, 0xF0	; 240
    29c2:	7b e9       	ldi	r23, 0x9B	; 155
    29c4:	1c c0       	rjmp	.+56     	; 0x29fe <mcp794xx_uid_read+0xb4>
    29c6:	86 e0       	ldi	r24, 0x06	; 6
    29c8:	0b c0       	rjmp	.+22     	; 0x29e0 <mcp794xx_uid_read+0x96>
    29ca:	28 e0       	ldi	r18, 0x08	; 8
    29cc:	a6 01       	movw	r20, r12
    29ce:	60 ef       	ldi	r22, 0xF0	; 240
    29d0:	70 e0       	ldi	r23, 0x00	; 0
    29d2:	0e 94 6e 05 	call	0xadc	; 0xadc <eeprom_mcp794xx_i2c_read>
    29d6:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    29da:	81 11       	cpse	r24, r1
    29dc:	f1 cf       	rjmp	.-30     	; 0x29c0 <mcp794xx_uid_read+0x76>
    29de:	88 e0       	ldi	r24, 0x08	; 8
    29e0:	f6 01       	movw	r30, r12
    29e2:	d5 01       	movw	r26, r10
    29e4:	01 90       	ld	r0, Z+
    29e6:	0d 92       	st	X+, r0
    29e8:	8a 95       	dec	r24
    29ea:	e1 f7       	brne	.-8      	; 0x29e4 <mcp794xx_uid_read+0x9a>
    29ec:	12 c0       	rjmp	.+36     	; 0x2a12 <mcp794xx_uid_read+0xc8>
    29ee:	63 e0       	ldi	r22, 0x03	; 3
    29f0:	7c e9       	ldi	r23, 0x9C	; 156
    29f2:	05 c0       	rjmp	.+10     	; 0x29fe <mcp794xx_uid_read+0xb4>
    29f4:	6c e3       	ldi	r22, 0x3C	; 60
    29f6:	7c e9       	ldi	r23, 0x9C	; 156
    29f8:	02 c0       	rjmp	.+4      	; 0x29fe <mcp794xx_uid_read+0xb4>
    29fa:	65 e7       	ldi	r22, 0x75	; 117
    29fc:	7c e9       	ldi	r23, 0x9C	; 156
    29fe:	c8 01       	movw	r24, r16
    2a00:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2a04:	07 c0       	rjmp	.+14     	; 0x2a14 <mcp794xx_uid_read+0xca>
    2a06:	92 e0       	ldi	r25, 0x02	; 2
    2a08:	f9 2e       	mov	r15, r25
    2a0a:	04 c0       	rjmp	.+8      	; 0x2a14 <mcp794xx_uid_read+0xca>
    2a0c:	83 e0       	ldi	r24, 0x03	; 3
    2a0e:	f8 2e       	mov	r15, r24
    2a10:	01 c0       	rjmp	.+2      	; 0x2a14 <mcp794xx_uid_read+0xca>
    2a12:	f1 2c       	mov	r15, r1
    2a14:	8f 2d       	mov	r24, r15
    2a16:	28 96       	adiw	r28, 0x08	; 8
    2a18:	cd bf       	out	0x3d, r28	; 61
    2a1a:	de bf       	out	0x3e, r29	; 62
    2a1c:	df 91       	pop	r29
    2a1e:	cf 91       	pop	r28
    2a20:	1f 91       	pop	r17
    2a22:	0f 91       	pop	r16
    2a24:	ff 90       	pop	r15
    2a26:	df 90       	pop	r13
    2a28:	cf 90       	pop	r12
    2a2a:	bf 90       	pop	r11
    2a2c:	af 90       	pop	r10
    2a2e:	08 95       	ret

00002a30 <mcp794xx_sram_write_byte>:
    2a30:	cf 93       	push	r28
    2a32:	df 93       	push	r29
    2a34:	00 97       	sbiw	r24, 0x00	; 0
    2a36:	91 f1       	breq	.+100    	; 0x2a9c <mcp794xx_sram_write_byte+0x6c>
    2a38:	fc 01       	movw	r30, r24
    2a3a:	71 89       	ldd	r23, Z+17	; 0x11
    2a3c:	71 30       	cpi	r23, 0x01	; 1
    2a3e:	81 f5       	brne	.+96     	; 0x2aa0 <mcp794xx_sram_write_byte+0x70>
    2a40:	ec 01       	movw	r28, r24
    2a42:	80 ee       	ldi	r24, 0xE0	; 224
    2a44:	86 0f       	add	r24, r22
    2a46:	80 34       	cpi	r24, 0x40	; 64
    2a48:	38 f0       	brcs	.+14     	; 0x2a58 <mcp794xx_sram_write_byte+0x28>
    2a4a:	6e ea       	ldi	r22, 0xAE	; 174
    2a4c:	7c e9       	ldi	r23, 0x9C	; 156
    2a4e:	cf 01       	movw	r24, r30
    2a50:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2a54:	84 e0       	ldi	r24, 0x04	; 4
    2a56:	25 c0       	rjmp	.+74     	; 0x2aa2 <mcp794xx_sram_write_byte+0x72>
    2a58:	21 34       	cpi	r18, 0x41	; 65
    2a5a:	31 05       	cpc	r19, r1
    2a5c:	18 f0       	brcs	.+6      	; 0x2a64 <mcp794xx_sram_write_byte+0x34>
    2a5e:	6a ec       	ldi	r22, 0xCA	; 202
    2a60:	7c e9       	ldi	r23, 0x9C	; 156
    2a62:	09 c0       	rjmp	.+18     	; 0x2a76 <mcp794xx_sram_write_byte+0x46>
    2a64:	c9 01       	movw	r24, r18
    2a66:	80 97       	sbiw	r24, 0x20	; 32
    2a68:	86 0f       	add	r24, r22
    2a6a:	91 1d       	adc	r25, r1
    2a6c:	81 34       	cpi	r24, 0x41	; 65
    2a6e:	91 05       	cpc	r25, r1
    2a70:	38 f0       	brcs	.+14     	; 0x2a80 <mcp794xx_sram_write_byte+0x50>
    2a72:	69 ef       	ldi	r22, 0xF9	; 249
    2a74:	7c e9       	ldi	r23, 0x9C	; 156
    2a76:	ce 01       	movw	r24, r28
    2a78:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2a7c:	85 e0       	ldi	r24, 0x05	; 5
    2a7e:	11 c0       	rjmp	.+34     	; 0x2aa2 <mcp794xx_sram_write_byte+0x72>
    2a80:	cf 01       	movw	r24, r30
    2a82:	0e 94 a6 05 	call	0xb4c	; 0xb4c <sram_mcp794xx_i2c_write>
    2a86:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2a8a:	88 23       	and	r24, r24
    2a8c:	51 f0       	breq	.+20     	; 0x2aa2 <mcp794xx_sram_write_byte+0x72>
    2a8e:	6a e1       	ldi	r22, 0x1A	; 26
    2a90:	7d e9       	ldi	r23, 0x9D	; 157
    2a92:	ce 01       	movw	r24, r28
    2a94:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2a98:	81 e0       	ldi	r24, 0x01	; 1
    2a9a:	03 c0       	rjmp	.+6      	; 0x2aa2 <mcp794xx_sram_write_byte+0x72>
    2a9c:	82 e0       	ldi	r24, 0x02	; 2
    2a9e:	01 c0       	rjmp	.+2      	; 0x2aa2 <mcp794xx_sram_write_byte+0x72>
    2aa0:	83 e0       	ldi	r24, 0x03	; 3
    2aa2:	df 91       	pop	r29
    2aa4:	cf 91       	pop	r28
    2aa6:	08 95       	ret

00002aa8 <mcp794xx_sram_read_byte>:
    2aa8:	cf 93       	push	r28
    2aaa:	df 93       	push	r29
    2aac:	00 97       	sbiw	r24, 0x00	; 0
    2aae:	99 f1       	breq	.+102    	; 0x2b16 <mcp794xx_sram_read_byte+0x6e>
    2ab0:	fc 01       	movw	r30, r24
    2ab2:	71 89       	ldd	r23, Z+17	; 0x11
    2ab4:	71 30       	cpi	r23, 0x01	; 1
    2ab6:	89 f5       	brne	.+98     	; 0x2b1a <mcp794xx_sram_read_byte+0x72>
    2ab8:	ec 01       	movw	r28, r24
    2aba:	80 ee       	ldi	r24, 0xE0	; 224
    2abc:	86 0f       	add	r24, r22
    2abe:	80 34       	cpi	r24, 0x40	; 64
    2ac0:	38 f0       	brcs	.+14     	; 0x2ad0 <mcp794xx_sram_read_byte+0x28>
    2ac2:	68 e2       	ldi	r22, 0x28	; 40
    2ac4:	7d e9       	ldi	r23, 0x9D	; 157
    2ac6:	cf 01       	movw	r24, r30
    2ac8:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2acc:	84 e0       	ldi	r24, 0x04	; 4
    2ace:	26 c0       	rjmp	.+76     	; 0x2b1c <mcp794xx_sram_read_byte+0x74>
    2ad0:	21 34       	cpi	r18, 0x41	; 65
    2ad2:	31 05       	cpc	r19, r1
    2ad4:	18 f0       	brcs	.+6      	; 0x2adc <mcp794xx_sram_read_byte+0x34>
    2ad6:	63 e4       	ldi	r22, 0x43	; 67
    2ad8:	7d e9       	ldi	r23, 0x9D	; 157
    2ada:	0a c0       	rjmp	.+20     	; 0x2af0 <mcp794xx_sram_read_byte+0x48>
    2adc:	70 e0       	ldi	r23, 0x00	; 0
    2ade:	c9 01       	movw	r24, r18
    2ae0:	80 97       	sbiw	r24, 0x20	; 32
    2ae2:	86 0f       	add	r24, r22
    2ae4:	97 1f       	adc	r25, r23
    2ae6:	81 34       	cpi	r24, 0x41	; 65
    2ae8:	91 05       	cpc	r25, r1
    2aea:	38 f0       	brcs	.+14     	; 0x2afa <mcp794xx_sram_read_byte+0x52>
    2aec:	61 e7       	ldi	r22, 0x71	; 113
    2aee:	7d e9       	ldi	r23, 0x9D	; 157
    2af0:	ce 01       	movw	r24, r28
    2af2:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2af6:	85 e0       	ldi	r24, 0x05	; 5
    2af8:	11 c0       	rjmp	.+34     	; 0x2b1c <mcp794xx_sram_read_byte+0x74>
    2afa:	cf 01       	movw	r24, r30
    2afc:	0e 94 f6 04 	call	0x9ec	; 0x9ec <rtc_mcp794xx_i2c_read>
    2b00:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2b04:	88 23       	and	r24, r24
    2b06:	51 f0       	breq	.+20     	; 0x2b1c <mcp794xx_sram_read_byte+0x74>
    2b08:	61 e9       	ldi	r22, 0x91	; 145
    2b0a:	7d e9       	ldi	r23, 0x9D	; 157
    2b0c:	ce 01       	movw	r24, r28
    2b0e:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2b12:	81 e0       	ldi	r24, 0x01	; 1
    2b14:	03 c0       	rjmp	.+6      	; 0x2b1c <mcp794xx_sram_read_byte+0x74>
    2b16:	82 e0       	ldi	r24, 0x02	; 2
    2b18:	01 c0       	rjmp	.+2      	; 0x2b1c <mcp794xx_sram_read_byte+0x74>
    2b1a:	83 e0       	ldi	r24, 0x03	; 3
    2b1c:	df 91       	pop	r29
    2b1e:	cf 91       	pop	r28
    2b20:	08 95       	ret

00002b22 <mcp794xx_sram_erase_selector>:
    2b22:	af 92       	push	r10
    2b24:	bf 92       	push	r11
    2b26:	df 92       	push	r13
    2b28:	ef 92       	push	r14
    2b2a:	ff 92       	push	r15
    2b2c:	0f 93       	push	r16
    2b2e:	1f 93       	push	r17
    2b30:	cf 93       	push	r28
    2b32:	df 93       	push	r29
    2b34:	1f 92       	push	r1
    2b36:	cd b7       	in	r28, 0x3d	; 61
    2b38:	de b7       	in	r29, 0x3e	; 62
    2b3a:	19 82       	std	Y+1, r1	; 0x01
    2b3c:	00 97       	sbiw	r24, 0x00	; 0
    2b3e:	a1 f1       	breq	.+104    	; 0x2ba8 <mcp794xx_sram_erase_selector+0x86>
    2b40:	fc 01       	movw	r30, r24
    2b42:	d1 88       	ldd	r13, Z+17	; 0x11
    2b44:	f1 e0       	ldi	r31, 0x01	; 1
    2b46:	df 12       	cpse	r13, r31
    2b48:	32 c0       	rjmp	.+100    	; 0x2bae <mcp794xx_sram_erase_selector+0x8c>
    2b4a:	7c 01       	movw	r14, r24
    2b4c:	80 ee       	ldi	r24, 0xE0	; 224
    2b4e:	86 0f       	add	r24, r22
    2b50:	80 34       	cpi	r24, 0x40	; 64
    2b52:	40 f0       	brcs	.+16     	; 0x2b64 <mcp794xx_sram_erase_selector+0x42>
    2b54:	6b e9       	ldi	r22, 0x9B	; 155
    2b56:	7d e9       	ldi	r23, 0x9D	; 157
    2b58:	c7 01       	movw	r24, r14
    2b5a:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2b5e:	24 e0       	ldi	r18, 0x04	; 4
    2b60:	d2 2e       	mov	r13, r18
    2b62:	27 c0       	rjmp	.+78     	; 0x2bb2 <mcp794xx_sram_erase_selector+0x90>
    2b64:	80 ee       	ldi	r24, 0xE0	; 224
    2b66:	84 0f       	add	r24, r20
    2b68:	80 34       	cpi	r24, 0x40	; 64
    2b6a:	a0 f7       	brcc	.-24     	; 0x2b54 <mcp794xx_sram_erase_selector+0x32>
    2b6c:	06 2f       	mov	r16, r22
    2b6e:	10 e0       	ldi	r17, 0x00	; 0
    2b70:	a4 2e       	mov	r10, r20
    2b72:	b1 2c       	mov	r11, r1
    2b74:	a0 16       	cp	r10, r16
    2b76:	b1 06       	cpc	r11, r17
    2b78:	ac f0       	brlt	.+42     	; 0x2ba4 <mcp794xx_sram_erase_selector+0x82>
    2b7a:	21 e0       	ldi	r18, 0x01	; 1
    2b7c:	ae 01       	movw	r20, r28
    2b7e:	4f 5f       	subi	r20, 0xFF	; 255
    2b80:	5f 4f       	sbci	r21, 0xFF	; 255
    2b82:	60 2f       	mov	r22, r16
    2b84:	c7 01       	movw	r24, r14
    2b86:	0e 94 a6 05 	call	0xb4c	; 0xb4c <sram_mcp794xx_i2c_write>
    2b8a:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2b8e:	88 23       	and	r24, r24
    2b90:	31 f0       	breq	.+12     	; 0x2b9e <mcp794xx_sram_erase_selector+0x7c>
    2b92:	6c ec       	ldi	r22, 0xCC	; 204
    2b94:	7d e9       	ldi	r23, 0x9D	; 157
    2b96:	c7 01       	movw	r24, r14
    2b98:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2b9c:	0a c0       	rjmp	.+20     	; 0x2bb2 <mcp794xx_sram_erase_selector+0x90>
    2b9e:	0f 5f       	subi	r16, 0xFF	; 255
    2ba0:	1f 4f       	sbci	r17, 0xFF	; 255
    2ba2:	e8 cf       	rjmp	.-48     	; 0x2b74 <mcp794xx_sram_erase_selector+0x52>
    2ba4:	d1 2c       	mov	r13, r1
    2ba6:	05 c0       	rjmp	.+10     	; 0x2bb2 <mcp794xx_sram_erase_selector+0x90>
    2ba8:	92 e0       	ldi	r25, 0x02	; 2
    2baa:	d9 2e       	mov	r13, r25
    2bac:	02 c0       	rjmp	.+4      	; 0x2bb2 <mcp794xx_sram_erase_selector+0x90>
    2bae:	83 e0       	ldi	r24, 0x03	; 3
    2bb0:	d8 2e       	mov	r13, r24
    2bb2:	8d 2d       	mov	r24, r13
    2bb4:	0f 90       	pop	r0
    2bb6:	df 91       	pop	r29
    2bb8:	cf 91       	pop	r28
    2bba:	1f 91       	pop	r17
    2bbc:	0f 91       	pop	r16
    2bbe:	ff 90       	pop	r15
    2bc0:	ef 90       	pop	r14
    2bc2:	df 90       	pop	r13
    2bc4:	bf 90       	pop	r11
    2bc6:	af 90       	pop	r10
    2bc8:	08 95       	ret

00002bca <mcp794xx_wipe_sram>:
    2bca:	0f 93       	push	r16
    2bcc:	1f 93       	push	r17
    2bce:	cf 93       	push	r28
    2bd0:	df 93       	push	r29
    2bd2:	cd b7       	in	r28, 0x3d	; 61
    2bd4:	de b7       	in	r29, 0x3e	; 62
    2bd6:	c0 54       	subi	r28, 0x40	; 64
    2bd8:	d1 09       	sbc	r29, r1
    2bda:	cd bf       	out	0x3d, r28	; 61
    2bdc:	de bf       	out	0x3e, r29	; 62
    2bde:	ae 01       	movw	r20, r28
    2be0:	4f 5f       	subi	r20, 0xFF	; 255
    2be2:	5f 4f       	sbci	r21, 0xFF	; 255
    2be4:	20 e4       	ldi	r18, 0x40	; 64
    2be6:	fa 01       	movw	r30, r20
    2be8:	11 92       	st	Z+, r1
    2bea:	2a 95       	dec	r18
    2bec:	e9 f7       	brne	.-6      	; 0x2be8 <mcp794xx_wipe_sram+0x1e>
    2bee:	00 97       	sbiw	r24, 0x00	; 0
    2bf0:	a1 f0       	breq	.+40     	; 0x2c1a <mcp794xx_wipe_sram+0x50>
    2bf2:	fc 01       	movw	r30, r24
    2bf4:	21 89       	ldd	r18, Z+17	; 0x11
    2bf6:	21 30       	cpi	r18, 0x01	; 1
    2bf8:	91 f4       	brne	.+36     	; 0x2c1e <mcp794xx_wipe_sram+0x54>
    2bfa:	8c 01       	movw	r16, r24
    2bfc:	20 e4       	ldi	r18, 0x40	; 64
    2bfe:	60 e2       	ldi	r22, 0x20	; 32
    2c00:	0e 94 a6 05 	call	0xb4c	; 0xb4c <sram_mcp794xx_i2c_write>
    2c04:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2c08:	88 23       	and	r24, r24
    2c0a:	51 f0       	breq	.+20     	; 0x2c20 <mcp794xx_wipe_sram+0x56>
    2c0c:	6e ed       	ldi	r22, 0xDE	; 222
    2c0e:	7d e9       	ldi	r23, 0x9D	; 157
    2c10:	c8 01       	movw	r24, r16
    2c12:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2c16:	81 e0       	ldi	r24, 0x01	; 1
    2c18:	03 c0       	rjmp	.+6      	; 0x2c20 <mcp794xx_wipe_sram+0x56>
    2c1a:	82 e0       	ldi	r24, 0x02	; 2
    2c1c:	01 c0       	rjmp	.+2      	; 0x2c20 <mcp794xx_wipe_sram+0x56>
    2c1e:	83 e0       	ldi	r24, 0x03	; 3
    2c20:	c0 5c       	subi	r28, 0xC0	; 192
    2c22:	df 4f       	sbci	r29, 0xFF	; 255
    2c24:	cd bf       	out	0x3d, r28	; 61
    2c26:	de bf       	out	0x3e, r29	; 62
    2c28:	df 91       	pop	r29
    2c2a:	cf 91       	pop	r28
    2c2c:	1f 91       	pop	r17
    2c2e:	0f 91       	pop	r16
    2c30:	08 95       	ret

00002c32 <mcp794xx_eeprom_read_byte>:
    2c32:	cf 93       	push	r28
    2c34:	df 93       	push	r29
    2c36:	00 97       	sbiw	r24, 0x00	; 0
    2c38:	99 f1       	breq	.+102    	; 0x2ca0 <mcp794xx_eeprom_read_byte+0x6e>
    2c3a:	fc 01       	movw	r30, r24
    2c3c:	31 89       	ldd	r19, Z+17	; 0x11
    2c3e:	31 30       	cpi	r19, 0x01	; 1
    2c40:	89 f5       	brne	.+98     	; 0x2ca4 <mcp794xx_eeprom_read_byte+0x72>
    2c42:	ec 01       	movw	r28, r24
    2c44:	67 ff       	sbrs	r22, 7
    2c46:	03 c0       	rjmp	.+6      	; 0x2c4e <mcp794xx_eeprom_read_byte+0x1c>
    2c48:	68 ee       	ldi	r22, 0xE8	; 232
    2c4a:	7d e9       	ldi	r23, 0x9D	; 157
    2c4c:	09 c0       	rjmp	.+18     	; 0x2c60 <mcp794xx_eeprom_read_byte+0x2e>
    2c4e:	70 e0       	ldi	r23, 0x00	; 0
    2c50:	cb 01       	movw	r24, r22
    2c52:	82 0f       	add	r24, r18
    2c54:	91 1d       	adc	r25, r1
    2c56:	81 38       	cpi	r24, 0x81	; 129
    2c58:	91 05       	cpc	r25, r1
    2c5a:	3c f0       	brlt	.+14     	; 0x2c6a <mcp794xx_eeprom_read_byte+0x38>
    2c5c:	68 e0       	ldi	r22, 0x08	; 8
    2c5e:	7e e9       	ldi	r23, 0x9E	; 158
    2c60:	ce 01       	movw	r24, r28
    2c62:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2c66:	84 e0       	ldi	r24, 0x04	; 4
    2c68:	1e c0       	rjmp	.+60     	; 0x2ca6 <mcp794xx_eeprom_read_byte+0x74>
    2c6a:	80 89       	ldd	r24, Z+16	; 0x10
    2c6c:	88 23       	and	r24, r24
    2c6e:	19 f0       	breq	.+6      	; 0x2c76 <mcp794xx_eeprom_read_byte+0x44>
    2c70:	83 50       	subi	r24, 0x03	; 3
    2c72:	83 30       	cpi	r24, 0x03	; 3
    2c74:	38 f4       	brcc	.+14     	; 0x2c84 <mcp794xx_eeprom_read_byte+0x52>
    2c76:	6d e2       	ldi	r22, 0x2D	; 45
    2c78:	7e e9       	ldi	r23, 0x9E	; 158
    2c7a:	ce 01       	movw	r24, r28
    2c7c:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2c80:	85 e0       	ldi	r24, 0x05	; 5
    2c82:	11 c0       	rjmp	.+34     	; 0x2ca6 <mcp794xx_eeprom_read_byte+0x74>
    2c84:	cf 01       	movw	r24, r30
    2c86:	0e 94 6e 05 	call	0xadc	; 0xadc <eeprom_mcp794xx_i2c_read>
    2c8a:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2c8e:	88 23       	and	r24, r24
    2c90:	51 f0       	breq	.+20     	; 0x2ca6 <mcp794xx_eeprom_read_byte+0x74>
    2c92:	6c e6       	ldi	r22, 0x6C	; 108
    2c94:	7e e9       	ldi	r23, 0x9E	; 158
    2c96:	ce 01       	movw	r24, r28
    2c98:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2c9c:	81 e0       	ldi	r24, 0x01	; 1
    2c9e:	03 c0       	rjmp	.+6      	; 0x2ca6 <mcp794xx_eeprom_read_byte+0x74>
    2ca0:	82 e0       	ldi	r24, 0x02	; 2
    2ca2:	01 c0       	rjmp	.+2      	; 0x2ca6 <mcp794xx_eeprom_read_byte+0x74>
    2ca4:	83 e0       	ldi	r24, 0x03	; 3
    2ca6:	df 91       	pop	r29
    2ca8:	cf 91       	pop	r28
    2caa:	08 95       	ret

00002cac <mcp794xx_eeprom_get_bp_status>:
    2cac:	ef 92       	push	r14
    2cae:	ff 92       	push	r15
    2cb0:	0f 93       	push	r16
    2cb2:	1f 93       	push	r17
    2cb4:	cf 93       	push	r28
    2cb6:	df 93       	push	r29
    2cb8:	1f 92       	push	r1
    2cba:	cd b7       	in	r28, 0x3d	; 61
    2cbc:	de b7       	in	r29, 0x3e	; 62
    2cbe:	19 82       	std	Y+1, r1	; 0x01
    2cc0:	00 97       	sbiw	r24, 0x00	; 0
    2cc2:	11 f1       	breq	.+68     	; 0x2d08 <mcp794xx_eeprom_get_bp_status+0x5c>
    2cc4:	fc 01       	movw	r30, r24
    2cc6:	21 89       	ldd	r18, Z+17	; 0x11
    2cc8:	21 30       	cpi	r18, 0x01	; 1
    2cca:	01 f5       	brne	.+64     	; 0x2d0c <mcp794xx_eeprom_get_bp_status+0x60>
    2ccc:	8b 01       	movw	r16, r22
    2cce:	7c 01       	movw	r14, r24
    2cd0:	ae 01       	movw	r20, r28
    2cd2:	4f 5f       	subi	r20, 0xFF	; 255
    2cd4:	5f 4f       	sbci	r21, 0xFF	; 255
    2cd6:	6f ef       	ldi	r22, 0xFF	; 255
    2cd8:	70 e0       	ldi	r23, 0x00	; 0
    2cda:	0e 94 6e 05 	call	0xadc	; 0xadc <eeprom_mcp794xx_i2c_read>
    2cde:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2ce2:	88 23       	and	r24, r24
    2ce4:	39 f0       	breq	.+14     	; 0x2cf4 <mcp794xx_eeprom_get_bp_status+0x48>
    2ce6:	68 e9       	ldi	r22, 0x98	; 152
    2ce8:	7e e9       	ldi	r23, 0x9E	; 158
    2cea:	c7 01       	movw	r24, r14
    2cec:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2cf0:	81 e0       	ldi	r24, 0x01	; 1
    2cf2:	0d c0       	rjmp	.+26     	; 0x2d0e <mcp794xx_eeprom_get_bp_status+0x62>
    2cf4:	29 81       	ldd	r18, Y+1	; 0x01
    2cf6:	2c 70       	andi	r18, 0x0C	; 12
    2cf8:	30 e0       	ldi	r19, 0x00	; 0
    2cfa:	35 95       	asr	r19
    2cfc:	27 95       	ror	r18
    2cfe:	35 95       	asr	r19
    2d00:	27 95       	ror	r18
    2d02:	f8 01       	movw	r30, r16
    2d04:	20 83       	st	Z, r18
    2d06:	03 c0       	rjmp	.+6      	; 0x2d0e <mcp794xx_eeprom_get_bp_status+0x62>
    2d08:	82 e0       	ldi	r24, 0x02	; 2
    2d0a:	01 c0       	rjmp	.+2      	; 0x2d0e <mcp794xx_eeprom_get_bp_status+0x62>
    2d0c:	83 e0       	ldi	r24, 0x03	; 3
    2d0e:	0f 90       	pop	r0
    2d10:	df 91       	pop	r29
    2d12:	cf 91       	pop	r28
    2d14:	1f 91       	pop	r17
    2d16:	0f 91       	pop	r16
    2d18:	ff 90       	pop	r15
    2d1a:	ef 90       	pop	r14
    2d1c:	08 95       	ret

00002d1e <mcp794xx_eeprom_check_bp_before_write>:
    2d1e:	ff 92       	push	r15
    2d20:	0f 93       	push	r16
    2d22:	1f 93       	push	r17
    2d24:	cf 93       	push	r28
    2d26:	df 93       	push	r29
    2d28:	1f 92       	push	r1
    2d2a:	cd b7       	in	r28, 0x3d	; 61
    2d2c:	de b7       	in	r29, 0x3e	; 62
    2d2e:	00 97       	sbiw	r24, 0x00	; 0
    2d30:	d1 f1       	breq	.+116    	; 0x2da6 <mcp794xx_eeprom_check_bp_before_write+0x88>
    2d32:	fc 01       	movw	r30, r24
    2d34:	21 89       	ldd	r18, Z+17	; 0x11
    2d36:	21 30       	cpi	r18, 0x01	; 1
    2d38:	c1 f5       	brne	.+112    	; 0x2daa <mcp794xx_eeprom_check_bp_before_write+0x8c>
    2d3a:	f6 2e       	mov	r15, r22
    2d3c:	8c 01       	movw	r16, r24
    2d3e:	be 01       	movw	r22, r28
    2d40:	6f 5f       	subi	r22, 0xFF	; 255
    2d42:	7f 4f       	sbci	r23, 0xFF	; 255
    2d44:	0e 94 56 16 	call	0x2cac	; 0x2cac <mcp794xx_eeprom_get_bp_status>
    2d48:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2d4c:	88 23       	and	r24, r24
    2d4e:	41 f0       	breq	.+16     	; 0x2d60 <mcp794xx_eeprom_check_bp_before_write+0x42>
    2d50:	66 eb       	ldi	r22, 0xB6	; 182
    2d52:	7e e9       	ldi	r23, 0x9E	; 158
    2d54:	c8 01       	movw	r24, r16
    2d56:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2d5a:	80 91 b4 28 	lds	r24, 0x28B4	; 0x8028b4 <err>
    2d5e:	26 c0       	rjmp	.+76     	; 0x2dac <mcp794xx_eeprom_check_bp_before_write+0x8e>
    2d60:	f8 01       	movw	r30, r16
    2d62:	90 89       	ldd	r25, Z+16	; 0x10
    2d64:	99 23       	and	r25, r25
    2d66:	19 f0       	breq	.+6      	; 0x2d6e <mcp794xx_eeprom_check_bp_before_write+0x50>
    2d68:	93 50       	subi	r25, 0x03	; 3
    2d6a:	93 30       	cpi	r25, 0x03	; 3
    2d6c:	38 f4       	brcc	.+14     	; 0x2d7c <mcp794xx_eeprom_check_bp_before_write+0x5e>
    2d6e:	6d e2       	ldi	r22, 0x2D	; 45
    2d70:	7e e9       	ldi	r23, 0x9E	; 158
    2d72:	c8 01       	movw	r24, r16
    2d74:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2d78:	84 e0       	ldi	r24, 0x04	; 4
    2d7a:	18 c0       	rjmp	.+48     	; 0x2dac <mcp794xx_eeprom_check_bp_before_write+0x8e>
    2d7c:	99 81       	ldd	r25, Y+1	; 0x01
    2d7e:	92 30       	cpi	r25, 0x02	; 2
    2d80:	61 f0       	breq	.+24     	; 0x2d9a <mcp794xx_eeprom_check_bp_before_write+0x7c>
    2d82:	93 30       	cpi	r25, 0x03	; 3
    2d84:	19 f0       	breq	.+6      	; 0x2d8c <mcp794xx_eeprom_check_bp_before_write+0x6e>
    2d86:	91 30       	cpi	r25, 0x01	; 1
    2d88:	89 f4       	brne	.+34     	; 0x2dac <mcp794xx_eeprom_check_bp_before_write+0x8e>
    2d8a:	02 c0       	rjmp	.+4      	; 0x2d90 <mcp794xx_eeprom_check_bp_before_write+0x72>
    2d8c:	81 e0       	ldi	r24, 0x01	; 1
    2d8e:	0e c0       	rjmp	.+28     	; 0x2dac <mcp794xx_eeprom_check_bp_before_write+0x8e>
    2d90:	81 e0       	ldi	r24, 0x01	; 1
    2d92:	ff e5       	ldi	r31, 0x5F	; 95
    2d94:	ff 15       	cp	r31, r15
    2d96:	50 f0       	brcs	.+20     	; 0x2dac <mcp794xx_eeprom_check_bp_before_write+0x8e>
    2d98:	04 c0       	rjmp	.+8      	; 0x2da2 <mcp794xx_eeprom_check_bp_before_write+0x84>
    2d9a:	81 e0       	ldi	r24, 0x01	; 1
    2d9c:	9f e3       	ldi	r25, 0x3F	; 63
    2d9e:	9f 15       	cp	r25, r15
    2da0:	28 f0       	brcs	.+10     	; 0x2dac <mcp794xx_eeprom_check_bp_before_write+0x8e>
    2da2:	80 e0       	ldi	r24, 0x00	; 0
    2da4:	03 c0       	rjmp	.+6      	; 0x2dac <mcp794xx_eeprom_check_bp_before_write+0x8e>
    2da6:	82 e0       	ldi	r24, 0x02	; 2
    2da8:	01 c0       	rjmp	.+2      	; 0x2dac <mcp794xx_eeprom_check_bp_before_write+0x8e>
    2daa:	83 e0       	ldi	r24, 0x03	; 3
    2dac:	0f 90       	pop	r0
    2dae:	df 91       	pop	r29
    2db0:	cf 91       	pop	r28
    2db2:	1f 91       	pop	r17
    2db4:	0f 91       	pop	r16
    2db6:	ff 90       	pop	r15
    2db8:	08 95       	ret

00002dba <mcp794xx_eeprom_write_byte>:
    2dba:	ef 92       	push	r14
    2dbc:	ff 92       	push	r15
    2dbe:	0f 93       	push	r16
    2dc0:	1f 93       	push	r17
    2dc2:	cf 93       	push	r28
    2dc4:	df 93       	push	r29
    2dc6:	00 97       	sbiw	r24, 0x00	; 0
    2dc8:	d1 f1       	breq	.+116    	; 0x2e3e <mcp794xx_eeprom_write_byte+0x84>
    2dca:	fc 01       	movw	r30, r24
    2dcc:	31 89       	ldd	r19, Z+17	; 0x11
    2dce:	31 30       	cpi	r19, 0x01	; 1
    2dd0:	c1 f5       	brne	.+112    	; 0x2e42 <mcp794xx_eeprom_write_byte+0x88>
    2dd2:	02 2f       	mov	r16, r18
    2dd4:	7a 01       	movw	r14, r20
    2dd6:	16 2f       	mov	r17, r22
    2dd8:	ec 01       	movw	r28, r24
    2dda:	67 ff       	sbrs	r22, 7
    2ddc:	03 c0       	rjmp	.+6      	; 0x2de4 <mcp794xx_eeprom_write_byte+0x2a>
    2dde:	6c ed       	ldi	r22, 0xDC	; 220
    2de0:	7e e9       	ldi	r23, 0x9E	; 158
    2de2:	09 c0       	rjmp	.+18     	; 0x2df6 <mcp794xx_eeprom_write_byte+0x3c>
    2de4:	82 2f       	mov	r24, r18
    2de6:	90 e0       	ldi	r25, 0x00	; 0
    2de8:	86 0f       	add	r24, r22
    2dea:	91 1d       	adc	r25, r1
    2dec:	81 38       	cpi	r24, 0x81	; 129
    2dee:	91 05       	cpc	r25, r1
    2df0:	3c f0       	brlt	.+14     	; 0x2e00 <mcp794xx_eeprom_write_byte+0x46>
    2df2:	6d ef       	ldi	r22, 0xFD	; 253
    2df4:	7e e9       	ldi	r23, 0x9E	; 158
    2df6:	ce 01       	movw	r24, r28
    2df8:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2dfc:	84 e0       	ldi	r24, 0x04	; 4
    2dfe:	22 c0       	rjmp	.+68     	; 0x2e44 <mcp794xx_eeprom_write_byte+0x8a>
    2e00:	cf 01       	movw	r24, r30
    2e02:	0e 94 8f 16 	call	0x2d1e	; 0x2d1e <mcp794xx_eeprom_check_bp_before_write>
    2e06:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2e0a:	88 23       	and	r24, r24
    2e0c:	39 f0       	breq	.+14     	; 0x2e1c <mcp794xx_eeprom_write_byte+0x62>
    2e0e:	63 e2       	ldi	r22, 0x23	; 35
    2e10:	7f e9       	ldi	r23, 0x9F	; 159
    2e12:	ce 01       	movw	r24, r28
    2e14:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2e18:	85 e0       	ldi	r24, 0x05	; 5
    2e1a:	14 c0       	rjmp	.+40     	; 0x2e44 <mcp794xx_eeprom_write_byte+0x8a>
    2e1c:	20 2f       	mov	r18, r16
    2e1e:	a7 01       	movw	r20, r14
    2e20:	61 2f       	mov	r22, r17
    2e22:	ce 01       	movw	r24, r28
    2e24:	0e 94 2e 05 	call	0xa5c	; 0xa5c <eeprom_mcp794xx_i2c_write>
    2e28:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2e2c:	88 23       	and	r24, r24
    2e2e:	51 f0       	breq	.+20     	; 0x2e44 <mcp794xx_eeprom_write_byte+0x8a>
    2e30:	6b e5       	ldi	r22, 0x5B	; 91
    2e32:	7f e9       	ldi	r23, 0x9F	; 159
    2e34:	ce 01       	movw	r24, r28
    2e36:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2e3a:	81 e0       	ldi	r24, 0x01	; 1
    2e3c:	03 c0       	rjmp	.+6      	; 0x2e44 <mcp794xx_eeprom_write_byte+0x8a>
    2e3e:	82 e0       	ldi	r24, 0x02	; 2
    2e40:	01 c0       	rjmp	.+2      	; 0x2e44 <mcp794xx_eeprom_write_byte+0x8a>
    2e42:	83 e0       	ldi	r24, 0x03	; 3
    2e44:	df 91       	pop	r29
    2e46:	cf 91       	pop	r28
    2e48:	1f 91       	pop	r17
    2e4a:	0f 91       	pop	r16
    2e4c:	ff 90       	pop	r15
    2e4e:	ef 90       	pop	r14
    2e50:	08 95       	ret

00002e52 <mcp794xx_eeprom_get_legth>:
    2e52:	00 97       	sbiw	r24, 0x00	; 0
    2e54:	31 f0       	breq	.+12     	; 0x2e62 <mcp794xx_eeprom_get_legth+0x10>
    2e56:	fc 01       	movw	r30, r24
    2e58:	81 89       	ldd	r24, Z+17	; 0x11
    2e5a:	81 30       	cpi	r24, 0x01	; 1
    2e5c:	21 f4       	brne	.+8      	; 0x2e66 <mcp794xx_eeprom_get_legth+0x14>
    2e5e:	80 e8       	ldi	r24, 0x80	; 128
    2e60:	08 95       	ret
    2e62:	82 e0       	ldi	r24, 0x02	; 2
    2e64:	08 95       	ret
    2e66:	83 e0       	ldi	r24, 0x03	; 3
    2e68:	08 95       	ret

00002e6a <mcp794xx_eeprom_validate_page_boundary>:
    2e6a:	ef 92       	push	r14
    2e6c:	ff 92       	push	r15
    2e6e:	0f 93       	push	r16
    2e70:	1f 93       	push	r17
    2e72:	cf 93       	push	r28
    2e74:	df 93       	push	r29
    2e76:	00 97       	sbiw	r24, 0x00	; 0
    2e78:	09 f4       	brne	.+2      	; 0x2e7c <mcp794xx_eeprom_validate_page_boundary+0x12>
    2e7a:	5c c0       	rjmp	.+184    	; 0x2f34 <mcp794xx_eeprom_validate_page_boundary+0xca>
    2e7c:	dc 01       	movw	r26, r24
    2e7e:	51 96       	adiw	r26, 0x11	; 17
    2e80:	2c 91       	ld	r18, X
    2e82:	21 30       	cpi	r18, 0x01	; 1
    2e84:	09 f0       	breq	.+2      	; 0x2e88 <mcp794xx_eeprom_validate_page_boundary+0x1e>
    2e86:	58 c0       	rjmp	.+176    	; 0x2f38 <mcp794xx_eeprom_validate_page_boundary+0xce>
    2e88:	e4 2e       	mov	r14, r20
    2e8a:	f6 2e       	mov	r15, r22
    2e8c:	8c 01       	movw	r16, r24
    2e8e:	0e 94 29 17 	call	0x2e52	; 0x2e52 <mcp794xx_eeprom_get_legth>
    2e92:	86 95       	lsr	r24
    2e94:	86 95       	lsr	r24
    2e96:	86 95       	lsr	r24
    2e98:	90 e0       	ldi	r25, 0x00	; 0
    2e9a:	20 e0       	ldi	r18, 0x00	; 0
    2e9c:	30 e0       	ldi	r19, 0x00	; 0
    2e9e:	c0 e0       	ldi	r28, 0x00	; 0
    2ea0:	d0 e0       	ldi	r29, 0x00	; 0
    2ea2:	6f 2d       	mov	r22, r15
    2ea4:	70 e0       	ldi	r23, 0x00	; 0
    2ea6:	c8 17       	cp	r28, r24
    2ea8:	d9 07       	cpc	r29, r25
    2eaa:	0c f0       	brlt	.+2      	; 0x2eae <mcp794xx_eeprom_validate_page_boundary+0x44>
    2eac:	47 c0       	rjmp	.+142    	; 0x2f3c <mcp794xx_eeprom_validate_page_boundary+0xd2>
    2eae:	62 17       	cp	r22, r18
    2eb0:	73 07       	cpc	r23, r19
    2eb2:	e4 f5       	brge	.+120    	; 0x2f2c <mcp794xx_eeprom_validate_page_boundary+0xc2>
    2eb4:	6e 0d       	add	r22, r14
    2eb6:	71 1d       	adc	r23, r1
    2eb8:	07 2e       	mov	r0, r23
    2eba:	00 0c       	add	r0, r0
    2ebc:	88 0b       	sbc	r24, r24
    2ebe:	99 0b       	sbc	r25, r25
    2ec0:	0e 94 7c 1f 	call	0x3ef8	; 0x3ef8 <__floatsisf>
    2ec4:	20 e0       	ldi	r18, 0x00	; 0
    2ec6:	30 e0       	ldi	r19, 0x00	; 0
    2ec8:	40 e0       	ldi	r20, 0x00	; 0
    2eca:	5e e3       	ldi	r21, 0x3E	; 62
    2ecc:	0e 94 49 20 	call	0x4092	; 0x4092 <__mulsf3>
    2ed0:	0e 94 bb 1e 	call	0x3d76	; 0x3d76 <ceil>
    2ed4:	0e 94 44 1f 	call	0x3e88	; 0x3e88 <__fixsfsi>
    2ed8:	c6 17       	cp	r28, r22
    2eda:	d7 07       	cpc	r29, r23
    2edc:	7c f5       	brge	.+94     	; 0x2f3c <mcp794xx_eeprom_validate_page_boundary+0xd2>
    2ede:	7e 01       	movw	r14, r28
    2ee0:	b1 e0       	ldi	r27, 0x01	; 1
    2ee2:	eb 1a       	sub	r14, r27
    2ee4:	f1 08       	sbc	r15, r1
    2ee6:	83 e0       	ldi	r24, 0x03	; 3
    2ee8:	ee 0c       	add	r14, r14
    2eea:	ff 1c       	adc	r15, r15
    2eec:	8a 95       	dec	r24
    2eee:	e1 f7       	brne	.-8      	; 0x2ee8 <mcp794xx_eeprom_validate_page_boundary+0x7e>
    2ef0:	67 e2       	ldi	r22, 0x27	; 39
    2ef2:	70 ea       	ldi	r23, 0xA0	; 160
    2ef4:	c8 01       	movw	r24, r16
    2ef6:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    2efa:	c7 01       	movw	r24, r14
    2efc:	07 96       	adiw	r24, 0x07	; 7
    2efe:	9f 93       	push	r25
    2f00:	8f 93       	push	r24
    2f02:	ff 92       	push	r15
    2f04:	ef 92       	push	r14
    2f06:	df 93       	push	r29
    2f08:	cf 93       	push	r28
    2f0a:	89 e5       	ldi	r24, 0x59	; 89
    2f0c:	90 ea       	ldi	r25, 0xA0	; 160
    2f0e:	9f 93       	push	r25
    2f10:	8f 93       	push	r24
    2f12:	d8 01       	movw	r26, r16
    2f14:	1a 96       	adiw	r26, 0x0a	; 10
    2f16:	ed 91       	ld	r30, X+
    2f18:	fc 91       	ld	r31, X
    2f1a:	1b 97       	sbiw	r26, 0x0b	; 11
    2f1c:	09 95       	icall
    2f1e:	ed b7       	in	r30, 0x3d	; 61
    2f20:	fe b7       	in	r31, 0x3e	; 62
    2f22:	38 96       	adiw	r30, 0x08	; 8
    2f24:	ed bf       	out	0x3d, r30	; 61
    2f26:	fe bf       	out	0x3e, r31	; 62
    2f28:	86 e0       	ldi	r24, 0x06	; 6
    2f2a:	09 c0       	rjmp	.+18     	; 0x2f3e <mcp794xx_eeprom_validate_page_boundary+0xd4>
    2f2c:	21 96       	adiw	r28, 0x01	; 1
    2f2e:	28 5f       	subi	r18, 0xF8	; 248
    2f30:	3f 4f       	sbci	r19, 0xFF	; 255
    2f32:	b9 cf       	rjmp	.-142    	; 0x2ea6 <mcp794xx_eeprom_validate_page_boundary+0x3c>
    2f34:	82 e0       	ldi	r24, 0x02	; 2
    2f36:	03 c0       	rjmp	.+6      	; 0x2f3e <mcp794xx_eeprom_validate_page_boundary+0xd4>
    2f38:	83 e0       	ldi	r24, 0x03	; 3
    2f3a:	01 c0       	rjmp	.+2      	; 0x2f3e <mcp794xx_eeprom_validate_page_boundary+0xd4>
    2f3c:	80 e0       	ldi	r24, 0x00	; 0
    2f3e:	df 91       	pop	r29
    2f40:	cf 91       	pop	r28
    2f42:	1f 91       	pop	r17
    2f44:	0f 91       	pop	r16
    2f46:	ff 90       	pop	r15
    2f48:	ef 90       	pop	r14
    2f4a:	08 95       	ret

00002f4c <mcp794xx_eeprom_put_byte>:
    2f4c:	8f 92       	push	r8
    2f4e:	9f 92       	push	r9
    2f50:	bf 92       	push	r11
    2f52:	cf 92       	push	r12
    2f54:	df 92       	push	r13
    2f56:	ef 92       	push	r14
    2f58:	ff 92       	push	r15
    2f5a:	0f 93       	push	r16
    2f5c:	1f 93       	push	r17
    2f5e:	cf 93       	push	r28
    2f60:	df 93       	push	r29
    2f62:	00 97       	sbiw	r24, 0x00	; 0
    2f64:	09 f4       	brne	.+2      	; 0x2f68 <mcp794xx_eeprom_put_byte+0x1c>
    2f66:	55 c0       	rjmp	.+170    	; 0x3012 <mcp794xx_eeprom_put_byte+0xc6>
    2f68:	dc 01       	movw	r26, r24
    2f6a:	51 96       	adiw	r26, 0x11	; 17
    2f6c:	3c 91       	ld	r19, X
    2f6e:	31 30       	cpi	r19, 0x01	; 1
    2f70:	09 f0       	breq	.+2      	; 0x2f74 <mcp794xx_eeprom_put_byte+0x28>
    2f72:	51 c0       	rjmp	.+162    	; 0x3016 <mcp794xx_eeprom_put_byte+0xca>
    2f74:	d2 2f       	mov	r29, r18
    2f76:	4a 01       	movw	r8, r20
    2f78:	b6 2e       	mov	r11, r22
    2f7a:	7c 01       	movw	r14, r24
    2f7c:	c2 2e       	mov	r12, r18
    2f7e:	d1 2c       	mov	r13, r1
    2f80:	61 e0       	ldi	r22, 0x01	; 1
    2f82:	70 e0       	ldi	r23, 0x00	; 0
    2f84:	c6 01       	movw	r24, r12
    2f86:	0e 94 3c 21 	call	0x4278	; 0x4278 <calloc>
    2f8a:	8c 01       	movw	r16, r24
    2f8c:	89 2b       	or	r24, r25
    2f8e:	61 f4       	brne	.+24     	; 0x2fa8 <mcp794xx_eeprom_put_byte+0x5c>
    2f90:	8d e8       	ldi	r24, 0x8D	; 141
    2f92:	90 ea       	ldi	r25, 0xA0	; 160
    2f94:	9f 93       	push	r25
    2f96:	8f 93       	push	r24
    2f98:	d7 01       	movw	r26, r14
    2f9a:	1a 96       	adiw	r26, 0x0a	; 10
    2f9c:	ed 91       	ld	r30, X+
    2f9e:	fc 91       	ld	r31, X
    2fa0:	1b 97       	sbiw	r26, 0x0b	; 11
    2fa2:	09 95       	icall
    2fa4:	0f 90       	pop	r0
    2fa6:	0f 90       	pop	r0
    2fa8:	a6 01       	movw	r20, r12
    2faa:	b4 01       	movw	r22, r8
    2fac:	c8 01       	movw	r24, r16
    2fae:	0e 94 97 22 	call	0x452e	; 0x452e <memcpy>
    2fb2:	4d 2f       	mov	r20, r29
    2fb4:	6b 2d       	mov	r22, r11
    2fb6:	c7 01       	movw	r24, r14
    2fb8:	0e 94 35 17 	call	0x2e6a	; 0x2e6a <mcp794xx_eeprom_validate_page_boundary>
    2fbc:	c8 2f       	mov	r28, r24
    2fbe:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2fc2:	81 11       	cpse	r24, r1
    2fc4:	29 c0       	rjmp	.+82     	; 0x3018 <mcp794xx_eeprom_put_byte+0xcc>
    2fc6:	9d 2f       	mov	r25, r29
    2fc8:	96 95       	lsr	r25
    2fca:	f8 01       	movw	r30, r16
    2fcc:	ec 0d       	add	r30, r12
    2fce:	fd 1d       	adc	r31, r13
    2fd0:	20 2f       	mov	r18, r16
    2fd2:	d8 01       	movw	r26, r16
    2fd4:	8a 2f       	mov	r24, r26
    2fd6:	82 1b       	sub	r24, r18
    2fd8:	89 17       	cp	r24, r25
    2fda:	28 f4       	brcc	.+10     	; 0x2fe6 <mcp794xx_eeprom_put_byte+0x9a>
    2fdc:	8c 91       	ld	r24, X
    2fde:	32 91       	ld	r19, -Z
    2fe0:	3d 93       	st	X+, r19
    2fe2:	80 83       	st	Z, r24
    2fe4:	f7 cf       	rjmp	.-18     	; 0x2fd4 <mcp794xx_eeprom_put_byte+0x88>
    2fe6:	2d 2f       	mov	r18, r29
    2fe8:	a8 01       	movw	r20, r16
    2fea:	6b 2d       	mov	r22, r11
    2fec:	c7 01       	movw	r24, r14
    2fee:	0e 94 dd 16 	call	0x2dba	; 0x2dba <mcp794xx_eeprom_write_byte>
    2ff2:	c8 2f       	mov	r28, r24
    2ff4:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    2ff8:	88 23       	and	r24, r24
    2ffa:	39 f0       	breq	.+14     	; 0x300a <mcp794xx_eeprom_put_byte+0xbe>
    2ffc:	61 eb       	ldi	r22, 0xB1	; 177
    2ffe:	70 ea       	ldi	r23, 0xA0	; 160
    3000:	c7 01       	movw	r24, r14
    3002:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    3006:	c1 e0       	ldi	r28, 0x01	; 1
    3008:	07 c0       	rjmp	.+14     	; 0x3018 <mcp794xx_eeprom_put_byte+0xcc>
    300a:	c8 01       	movw	r24, r16
    300c:	0e 94 f0 21 	call	0x43e0	; 0x43e0 <free>
    3010:	03 c0       	rjmp	.+6      	; 0x3018 <mcp794xx_eeprom_put_byte+0xcc>
    3012:	c2 e0       	ldi	r28, 0x02	; 2
    3014:	01 c0       	rjmp	.+2      	; 0x3018 <mcp794xx_eeprom_put_byte+0xcc>
    3016:	c3 e0       	ldi	r28, 0x03	; 3
    3018:	8c 2f       	mov	r24, r28
    301a:	df 91       	pop	r29
    301c:	cf 91       	pop	r28
    301e:	1f 91       	pop	r17
    3020:	0f 91       	pop	r16
    3022:	ff 90       	pop	r15
    3024:	ef 90       	pop	r14
    3026:	df 90       	pop	r13
    3028:	cf 90       	pop	r12
    302a:	bf 90       	pop	r11
    302c:	9f 90       	pop	r9
    302e:	8f 90       	pop	r8
    3030:	08 95       	ret

00003032 <mcp794xx_eeprom_get_byte>:
    3032:	9f 92       	push	r9
    3034:	af 92       	push	r10
    3036:	bf 92       	push	r11
    3038:	cf 92       	push	r12
    303a:	df 92       	push	r13
    303c:	ef 92       	push	r14
    303e:	ff 92       	push	r15
    3040:	0f 93       	push	r16
    3042:	1f 93       	push	r17
    3044:	cf 93       	push	r28
    3046:	df 93       	push	r29
    3048:	00 97       	sbiw	r24, 0x00	; 0
    304a:	09 f4       	brne	.+2      	; 0x304e <mcp794xx_eeprom_get_byte+0x1c>
    304c:	51 c0       	rjmp	.+162    	; 0x30f0 <mcp794xx_eeprom_get_byte+0xbe>
    304e:	fc 01       	movw	r30, r24
    3050:	31 89       	ldd	r19, Z+17	; 0x11
    3052:	31 30       	cpi	r19, 0x01	; 1
    3054:	09 f0       	breq	.+2      	; 0x3058 <mcp794xx_eeprom_get_byte+0x26>
    3056:	4e c0       	rjmp	.+156    	; 0x30f4 <mcp794xx_eeprom_get_byte+0xc2>
    3058:	d2 2f       	mov	r29, r18
    305a:	6a 01       	movw	r12, r20
    305c:	96 2e       	mov	r9, r22
    305e:	8c 01       	movw	r16, r24
    3060:	a2 2e       	mov	r10, r18
    3062:	b1 2c       	mov	r11, r1
    3064:	61 e0       	ldi	r22, 0x01	; 1
    3066:	70 e0       	ldi	r23, 0x00	; 0
    3068:	c5 01       	movw	r24, r10
    306a:	0e 94 3c 21 	call	0x4278	; 0x4278 <calloc>
    306e:	7c 01       	movw	r14, r24
    3070:	4d 2f       	mov	r20, r29
    3072:	69 2d       	mov	r22, r9
    3074:	c8 01       	movw	r24, r16
    3076:	0e 94 35 17 	call	0x2e6a	; 0x2e6a <mcp794xx_eeprom_validate_page_boundary>
    307a:	c8 2f       	mov	r28, r24
    307c:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    3080:	81 11       	cpse	r24, r1
    3082:	39 c0       	rjmp	.+114    	; 0x30f6 <mcp794xx_eeprom_get_byte+0xc4>
    3084:	2d 2f       	mov	r18, r29
    3086:	a7 01       	movw	r20, r14
    3088:	69 2d       	mov	r22, r9
    308a:	c8 01       	movw	r24, r16
    308c:	0e 94 19 16 	call	0x2c32	; 0x2c32 <mcp794xx_eeprom_read_byte>
    3090:	c8 2f       	mov	r28, r24
    3092:	80 93 b4 28 	sts	0x28B4, r24	; 0x8028b4 <err>
    3096:	81 11       	cpse	r24, r1
    3098:	07 c0       	rjmp	.+14     	; 0x30a8 <mcp794xx_eeprom_get_byte+0x76>
    309a:	d6 95       	lsr	r29
    309c:	d7 01       	movw	r26, r14
    309e:	aa 0d       	add	r26, r10
    30a0:	bb 1d       	adc	r27, r11
    30a2:	9e 2d       	mov	r25, r14
    30a4:	f7 01       	movw	r30, r14
    30a6:	07 c0       	rjmp	.+14     	; 0x30b6 <mcp794xx_eeprom_get_byte+0x84>
    30a8:	6b eb       	ldi	r22, 0xBB	; 187
    30aa:	70 ea       	ldi	r23, 0xA0	; 160
    30ac:	c8 01       	movw	r24, r16
    30ae:	0e 94 e6 05 	call	0xbcc	; 0xbcc <a_mcp794xx_print_error_msg>
    30b2:	c1 e0       	ldi	r28, 0x01	; 1
    30b4:	20 c0       	rjmp	.+64     	; 0x30f6 <mcp794xx_eeprom_get_byte+0xc4>
    30b6:	8e 2f       	mov	r24, r30
    30b8:	89 1b       	sub	r24, r25
    30ba:	8d 17       	cp	r24, r29
    30bc:	28 f4       	brcc	.+10     	; 0x30c8 <mcp794xx_eeprom_get_byte+0x96>
    30be:	80 81       	ld	r24, Z
    30c0:	2e 91       	ld	r18, -X
    30c2:	21 93       	st	Z+, r18
    30c4:	8c 93       	st	X, r24
    30c6:	f7 cf       	rjmp	.-18     	; 0x30b6 <mcp794xx_eeprom_get_byte+0x84>
    30c8:	a5 01       	movw	r20, r10
    30ca:	b7 01       	movw	r22, r14
    30cc:	8c ea       	ldi	r24, 0xAC	; 172
    30ce:	98 e2       	ldi	r25, 0x28	; 40
    30d0:	0e 94 97 22 	call	0x452e	; 0x452e <memcpy>
    30d4:	80 91 ac 28 	lds	r24, 0x28AC	; 0x8028ac <eeprom>
    30d8:	90 91 ad 28 	lds	r25, 0x28AD	; 0x8028ad <eeprom+0x1>
    30dc:	a0 91 ae 28 	lds	r26, 0x28AE	; 0x8028ae <eeprom+0x2>
    30e0:	b0 91 af 28 	lds	r27, 0x28AF	; 0x8028af <eeprom+0x3>
    30e4:	f6 01       	movw	r30, r12
    30e6:	80 83       	st	Z, r24
    30e8:	91 83       	std	Z+1, r25	; 0x01
    30ea:	a2 83       	std	Z+2, r26	; 0x02
    30ec:	b3 83       	std	Z+3, r27	; 0x03
    30ee:	03 c0       	rjmp	.+6      	; 0x30f6 <mcp794xx_eeprom_get_byte+0xc4>
    30f0:	c2 e0       	ldi	r28, 0x02	; 2
    30f2:	01 c0       	rjmp	.+2      	; 0x30f6 <mcp794xx_eeprom_get_byte+0xc4>
    30f4:	c3 e0       	ldi	r28, 0x03	; 3
    30f6:	8c 2f       	mov	r24, r28
    30f8:	df 91       	pop	r29
    30fa:	cf 91       	pop	r28
    30fc:	1f 91       	pop	r17
    30fe:	0f 91       	pop	r16
    3100:	ff 90       	pop	r15
    3102:	ef 90       	pop	r14
    3104:	df 90       	pop	r13
    3106:	cf 90       	pop	r12
    3108:	bf 90       	pop	r11
    310a:	af 90       	pop	r10
    310c:	9f 90       	pop	r9
    310e:	08 95       	ret

00003110 <mcp794xx_info>:
 *             - 0 success
 *             - 2 pHandle is NULL
 * @note       none
 */
uint8_t mcp794xx_info(mcp794xx_handle_t *const pHandle)
{
    3110:	cf 93       	push	r28
    3112:	df 93       	push	r29
    3114:	ec 01       	movw	r28, r24

    strncpy(pHandle->info.chip_name, CHIP_NAME, 10);                        /**< copy chip name */
    3116:	4a e0       	ldi	r20, 0x0A	; 10
    3118:	50 e0       	ldi	r21, 0x00	; 0
    311a:	62 ee       	ldi	r22, 0xE2	; 226
    311c:	70 ea       	ldi	r23, 0xA0	; 160
    311e:	44 96       	adiw	r24, 0x14	; 20
    3120:	0e 94 a7 22 	call	0x454e	; 0x454e <strncpy>
    strncpy(pHandle->info.interface, INTERFACE, 5);                         /**< copy interface name */
    3124:	45 e0       	ldi	r20, 0x05	; 5
    3126:	50 e0       	ldi	r21, 0x00	; 0
    3128:	6b ee       	ldi	r22, 0xEB	; 235
    312a:	70 ea       	ldi	r23, 0xA0	; 160
    312c:	ce 01       	movw	r24, r28
    312e:	c7 96       	adiw	r24, 0x37	; 55
    3130:	0e 94 a7 22 	call	0x454e	; 0x454e <strncpy>
    strncpy(pHandle->info.manufacturer_name, MANUFACTURER_NAME, 25);        /**< copy manufacturer name */
    3134:	49 e1       	ldi	r20, 0x19	; 25
    3136:	50 e0       	ldi	r21, 0x00	; 0
    3138:	6f ee       	ldi	r22, 0xEF	; 239
    313a:	70 ea       	ldi	r23, 0xA0	; 160
    313c:	ce 01       	movw	r24, r28
    313e:	4e 96       	adiw	r24, 0x1e	; 30
    3140:	0e 94 a7 22 	call	0x454e	; 0x454e <strncpy>
    pHandle->info.supply_voltage_max_v = SUPPLY_VOLTAGE_MAX;                /**< set minimal supply voltage */
    3144:	fe 01       	movw	r30, r28
    3146:	e0 5c       	subi	r30, 0xC0	; 192
    3148:	ff 4f       	sbci	r31, 0xFF	; 255
    314a:	80 e0       	ldi	r24, 0x00	; 0
    314c:	90 e0       	ldi	r25, 0x00	; 0
    314e:	a0 eb       	ldi	r26, 0xB0	; 176
    3150:	b0 e4       	ldi	r27, 0x40	; 64
    3152:	80 83       	st	Z, r24
    3154:	91 83       	std	Z+1, r25	; 0x01
    3156:	a2 83       	std	Z+2, r26	; 0x02
    3158:	b3 83       	std	Z+3, r27	; 0x03
    pHandle->info.supply_voltage_min_v = SUPPLY_VOLTAGE_MIN;                /**< set maximum supply voltage */
    315a:	86 e6       	ldi	r24, 0x66	; 102
    315c:	96 e6       	ldi	r25, 0x66	; 102
    315e:	a6 ea       	ldi	r26, 0xA6	; 166
    3160:	bf e3       	ldi	r27, 0x3F	; 63
    3162:	8c af       	std	Y+60, r24	; 0x3c
    3164:	9d af       	std	Y+61, r25	; 0x3d
    3166:	ae af       	std	Y+62, r26	; 0x3e
    3168:	bf af       	std	Y+63, r27	; 0x3f
    pHandle->info.max_current_ma = MAX_CURRENT;                             /**< set maximum current */
    316a:	34 96       	adiw	r30, 0x04	; 4
    316c:	80 e0       	ldi	r24, 0x00	; 0
    316e:	90 e0       	ldi	r25, 0x00	; 0
    3170:	a8 ec       	ldi	r26, 0xC8	; 200
    3172:	b3 e4       	ldi	r27, 0x43	; 67
    3174:	80 83       	st	Z, r24
    3176:	91 83       	std	Z+1, r25	; 0x01
    3178:	a2 83       	std	Z+2, r26	; 0x02
    317a:	b3 83       	std	Z+3, r27	; 0x03
    pHandle->info.temperature_max = TEMPERATURE_MAX;                        /**< set minimal temperature */
    317c:	38 96       	adiw	r30, 0x08	; 8
    317e:	80 e0       	ldi	r24, 0x00	; 0
    3180:	90 e0       	ldi	r25, 0x00	; 0
    3182:	aa ea       	ldi	r26, 0xAA	; 170
    3184:	b2 e4       	ldi	r27, 0x42	; 66
    3186:	80 83       	st	Z, r24
    3188:	91 83       	std	Z+1, r25	; 0x01
    318a:	a2 83       	std	Z+2, r26	; 0x02
    318c:	b3 83       	std	Z+3, r27	; 0x03
    pHandle->info.temperature_min = TEMPERATURE_MIN;                        /**< set maximum temperature */
    318e:	34 97       	sbiw	r30, 0x04	; 4
    3190:	80 e0       	ldi	r24, 0x00	; 0
    3192:	90 e0       	ldi	r25, 0x00	; 0
    3194:	a0 e2       	ldi	r26, 0x20	; 32
    3196:	b2 ec       	ldi	r27, 0xC2	; 194
    3198:	80 83       	st	Z, r24
    319a:	91 83       	std	Z+1, r25	; 0x01
    319c:	a2 83       	std	Z+2, r26	; 0x02
    319e:	b3 83       	std	Z+3, r27	; 0x03
    pHandle->info.flash_size_min = MCU_FLASH_MIN;                           /**< set the Micro-controller minimum recommended flash size */
    31a0:	38 96       	adiw	r30, 0x08	; 8
    31a2:	80 e4       	ldi	r24, 0x40	; 64
    31a4:	80 83       	st	Z, r24
    pHandle->info.ram_size_min = MCU_RAM_MIN;                               /**< set the Micro-controller minimum recommended ram size */
    31a6:	31 96       	adiw	r30, 0x01	; 1
    31a8:	88 e0       	ldi	r24, 0x08	; 8
    31aa:	80 83       	st	Z, r24
    pHandle->info.driver_version = DRIVER_VERSION;                          /**< set driver version */
    31ac:	ce 5a       	subi	r28, 0xAE	; 174
    31ae:	df 4f       	sbci	r29, 0xFF	; 255
    31b0:	80 e0       	ldi	r24, 0x00	; 0
    31b2:	90 e0       	ldi	r25, 0x00	; 0
    31b4:	aa e7       	ldi	r26, 0x7A	; 122
    31b6:	b4 e4       	ldi	r27, 0x44	; 68
    31b8:	88 83       	st	Y, r24
    31ba:	99 83       	std	Y+1, r25	; 0x01
    31bc:	aa 83       	std	Y+2, r26	; 0x02
    31be:	bb 83       	std	Y+3, r27	; 0x03

    return 0;
}
    31c0:	80 e0       	ldi	r24, 0x00	; 0
    31c2:	df 91       	pop	r29
    31c4:	cf 91       	pop	r28
    31c6:	08 95       	ret

000031c8 <mcp794xx_basic_initialize>:
 */
uint8_t mcp794xx_basic_eeprom_get_bp_status(mcp794xx_eeprom_block_protect_stat_t *pStatus)
{
	err = mcp794xx_eeprom_get_bp_status(&mcp794xx_handler, pStatus);
	return err;
}
    31c8:	cf 93       	push	r28
    31ca:	c8 2f       	mov	r28, r24
    31cc:	80 e6       	ldi	r24, 0x60	; 96
    31ce:	e5 eb       	ldi	r30, 0xB5	; 181
    31d0:	f8 e2       	ldi	r31, 0x28	; 40
    31d2:	df 01       	movw	r26, r30
    31d4:	1d 92       	st	X+, r1
    31d6:	8a 95       	dec	r24
    31d8:	e9 f7       	brne	.-6      	; 0x31d4 <mcp794xx_basic_initialize+0xc>
    31da:	8c ef       	ldi	r24, 0xFC	; 252
    31dc:	9a e1       	ldi	r25, 0x1A	; 26
    31de:	80 93 b5 28 	sts	0x28B5, r24	; 0x8028b5 <mcp794xx_handler>
    31e2:	90 93 b6 28 	sts	0x28B6, r25	; 0x8028b6 <mcp794xx_handler+0x1>
    31e6:	8e ef       	ldi	r24, 0xFE	; 254
    31e8:	9a e1       	ldi	r25, 0x1A	; 26
    31ea:	80 93 b7 28 	sts	0x28B7, r24	; 0x8028b7 <mcp794xx_handler+0x2>
    31ee:	90 93 b8 28 	sts	0x28B8, r25	; 0x8028b8 <mcp794xx_handler+0x3>
    31f2:	84 e0       	ldi	r24, 0x04	; 4
    31f4:	9b e1       	ldi	r25, 0x1B	; 27
    31f6:	80 93 bb 28 	sts	0x28BB, r24	; 0x8028bb <mcp794xx_handler+0x6>
    31fa:	90 93 bc 28 	sts	0x28BC, r25	; 0x8028bc <mcp794xx_handler+0x7>
    31fe:	80 e0       	ldi	r24, 0x00	; 0
    3200:	9b e1       	ldi	r25, 0x1B	; 27
    3202:	80 93 b9 28 	sts	0x28B9, r24	; 0x8028b9 <mcp794xx_handler+0x4>
    3206:	90 93 ba 28 	sts	0x28BA, r25	; 0x8028ba <mcp794xx_handler+0x5>
    320a:	88 e0       	ldi	r24, 0x08	; 8
    320c:	9b e1       	ldi	r25, 0x1B	; 27
    320e:	80 93 bd 28 	sts	0x28BD, r24	; 0x8028bd <mcp794xx_handler+0x8>
    3212:	90 93 be 28 	sts	0x28BE, r25	; 0x8028be <mcp794xx_handler+0x9>
    3216:	8a e0       	ldi	r24, 0x0A	; 10
    3218:	9b e1       	ldi	r25, 0x1B	; 27
    321a:	80 93 bf 28 	sts	0x28BF, r24	; 0x8028bf <mcp794xx_handler+0xa>
    321e:	90 93 c0 28 	sts	0x28C0, r25	; 0x8028c0 <mcp794xx_handler+0xb>
    3222:	8c e4       	ldi	r24, 0x4C	; 76
    3224:	9b e1       	ldi	r25, 0x1B	; 27
    3226:	80 93 c1 28 	sts	0x28C1, r24	; 0x8028c1 <mcp794xx_handler+0xc>
    322a:	90 93 c2 28 	sts	0x28C2, r25	; 0x8028c2 <mcp794xx_handler+0xd>
    322e:	cf 01       	movw	r24, r30
    3230:	0e 94 0a 06 	call	0xc14	; 0xc14 <mcp794xx_init>
    3234:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3238:	88 23       	and	r24, r24
    323a:	59 f0       	breq	.+22     	; 0x3252 <mcp794xx_basic_initialize+0x8a>
    323c:	85 e0       	ldi	r24, 0x05	; 5
    323e:	91 ea       	ldi	r25, 0xA1	; 161
    3240:	9f 93       	push	r25
    3242:	8f 93       	push	r24
    3244:	0e 94 0a 1b 	call	0x3614	; 0x3614 <mcp794xx_interface_debug_print>
    3248:	c0 91 15 29 	lds	r28, 0x2915	; 0x802915 <err>
    324c:	0f 90       	pop	r0
    324e:	0f 90       	pop	r0
    3250:	8a c0       	rjmp	.+276    	; 0x3366 <mcp794xx_basic_initialize+0x19e>
    3252:	6c 2f       	mov	r22, r28
    3254:	85 eb       	ldi	r24, 0xB5	; 181
    3256:	98 e2       	ldi	r25, 0x28	; 40
    3258:	0e 94 74 06 	call	0xce8	; 0xce8 <mcp794xx_set_variant>
    325c:	c8 2f       	mov	r28, r24
    325e:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3262:	81 11       	cpse	r24, r1
    3264:	80 c0       	rjmp	.+256    	; 0x3366 <mcp794xx_basic_initialize+0x19e>
    3266:	85 eb       	ldi	r24, 0xB5	; 181
    3268:	98 e2       	ldi	r25, 0x28	; 40
    326a:	0e 94 64 06 	call	0xcc8	; 0xcc8 <mcp794xx_set_addr_pin>
    326e:	c8 2f       	mov	r28, r24
    3270:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3274:	81 11       	cpse	r24, r1
    3276:	77 c0       	rjmp	.+238    	; 0x3366 <mcp794xx_basic_initialize+0x19e>
    3278:	61 e0       	ldi	r22, 0x01	; 1
    327a:	85 eb       	ldi	r24, 0xB5	; 181
    327c:	98 e2       	ldi	r25, 0x28	; 40
    327e:	0e 94 5c 09 	call	0x12b8	; 0x12b8 <mcp794xx_set_osc_status>
    3282:	c8 2f       	mov	r28, r24
    3284:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3288:	81 11       	cpse	r24, r1
    328a:	6d c0       	rjmp	.+218    	; 0x3366 <mcp794xx_basic_initialize+0x19e>
    328c:	60 e0       	ldi	r22, 0x00	; 0
    328e:	85 eb       	ldi	r24, 0xB5	; 181
    3290:	98 e2       	ldi	r25, 0x28	; 40
    3292:	0e 94 07 0f 	call	0x1e0e	; 0x1e0e <mcp794xx_clr_alarm_interrupt_flag>
    3296:	c8 2f       	mov	r28, r24
    3298:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    329c:	81 11       	cpse	r24, r1
    329e:	63 c0       	rjmp	.+198    	; 0x3366 <mcp794xx_basic_initialize+0x19e>
    32a0:	61 e0       	ldi	r22, 0x01	; 1
    32a2:	85 eb       	ldi	r24, 0xB5	; 181
    32a4:	98 e2       	ldi	r25, 0x28	; 40
    32a6:	0e 94 07 0f 	call	0x1e0e	; 0x1e0e <mcp794xx_clr_alarm_interrupt_flag>
    32aa:	c8 2f       	mov	r28, r24
    32ac:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    32b0:	81 11       	cpse	r24, r1
    32b2:	59 c0       	rjmp	.+178    	; 0x3366 <mcp794xx_basic_initialize+0x19e>
    32b4:	40 e0       	ldi	r20, 0x00	; 0
    32b6:	60 e0       	ldi	r22, 0x00	; 0
    32b8:	85 eb       	ldi	r24, 0xB5	; 181
    32ba:	98 e2       	ldi	r25, 0x28	; 40
    32bc:	0e 94 77 0a 	call	0x14ee	; 0x14ee <mcp794xx_set_alarm_enable_status>
    32c0:	c8 2f       	mov	r28, r24
    32c2:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    32c6:	81 11       	cpse	r24, r1
    32c8:	4e c0       	rjmp	.+156    	; 0x3366 <mcp794xx_basic_initialize+0x19e>
    32ca:	40 e0       	ldi	r20, 0x00	; 0
    32cc:	61 e0       	ldi	r22, 0x01	; 1
    32ce:	85 eb       	ldi	r24, 0xB5	; 181
    32d0:	98 e2       	ldi	r25, 0x28	; 40
    32d2:	0e 94 77 0a 	call	0x14ee	; 0x14ee <mcp794xx_set_alarm_enable_status>
    32d6:	c8 2f       	mov	r28, r24
    32d8:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    32dc:	81 11       	cpse	r24, r1
    32de:	43 c0       	rjmp	.+134    	; 0x3366 <mcp794xx_basic_initialize+0x19e>
    32e0:	61 e0       	ldi	r22, 0x01	; 1
    32e2:	85 eb       	ldi	r24, 0xB5	; 181
    32e4:	98 e2       	ldi	r25, 0x28	; 40
    32e6:	0e 94 75 0f 	call	0x1eea	; 0x1eea <mcp794xx_set_mfp_logic_level>
    32ea:	c8 2f       	mov	r28, r24
    32ec:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    32f0:	81 11       	cpse	r24, r1
    32f2:	39 c0       	rjmp	.+114    	; 0x3366 <mcp794xx_basic_initialize+0x19e>
    32f4:	60 e0       	ldi	r22, 0x00	; 0
    32f6:	85 eb       	ldi	r24, 0xB5	; 181
    32f8:	98 e2       	ldi	r25, 0x28	; 40
    32fa:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <mcp794xx_set_sqr_wave_enable_status>
    32fe:	c8 2f       	mov	r28, r24
    3300:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3304:	81 11       	cpse	r24, r1
    3306:	2f c0       	rjmp	.+94     	; 0x3366 <mcp794xx_basic_initialize+0x19e>
    3308:	60 e0       	ldi	r22, 0x00	; 0
    330a:	85 eb       	ldi	r24, 0xB5	; 181
    330c:	98 e2       	ldi	r25, 0x28	; 40
    330e:	0e 94 3c 10 	call	0x2078	; 0x2078 <mcp794xx_set_coarse_trim_mode_status>
    3312:	c8 2f       	mov	r28, r24
    3314:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3318:	81 11       	cpse	r24, r1
    331a:	25 c0       	rjmp	.+74     	; 0x3366 <mcp794xx_basic_initialize+0x19e>
    331c:	60 e0       	ldi	r22, 0x00	; 0
    331e:	85 eb       	ldi	r24, 0xB5	; 181
    3320:	98 e2       	ldi	r25, 0x28	; 40
    3322:	0e 94 ce 10 	call	0x219c	; 0x219c <mcp794xx_set_ext_osc_enable_status>
    3326:	c8 2f       	mov	r28, r24
    3328:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    332c:	81 11       	cpse	r24, r1
    332e:	1b c0       	rjmp	.+54     	; 0x3366 <mcp794xx_basic_initialize+0x19e>
    3330:	61 e0       	ldi	r22, 0x01	; 1
    3332:	85 eb       	ldi	r24, 0xB5	; 181
    3334:	98 e2       	ldi	r25, 0x28	; 40
    3336:	0e 94 0f 11 	call	0x221e	; 0x221e <mcp794xx_set_osc_start_bit>
    333a:	c8 2f       	mov	r28, r24
    333c:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3340:	81 11       	cpse	r24, r1
    3342:	11 c0       	rjmp	.+34     	; 0x3366 <mcp794xx_basic_initialize+0x19e>
    3344:	60 e4       	ldi	r22, 0x40	; 64
    3346:	70 e0       	ldi	r23, 0x00	; 0
    3348:	85 eb       	ldi	r24, 0xB5	; 181
    334a:	98 e2       	ldi	r25, 0x28	; 40
    334c:	0e 94 81 06 	call	0xd02	; 0xd02 <mcp794xx_set_debug_print_buffer_size>
    3350:	c8 2f       	mov	r28, r24
    3352:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3356:	81 11       	cpse	r24, r1
    3358:	06 c0       	rjmp	.+12     	; 0x3366 <mcp794xx_basic_initialize+0x19e>
    335a:	6a e0       	ldi	r22, 0x0A	; 10
    335c:	70 e0       	ldi	r23, 0x00	; 0
    335e:	80 e0       	ldi	r24, 0x00	; 0
    3360:	90 e0       	ldi	r25, 0x00	; 0
    3362:	0e 94 08 1b 	call	0x3610	; 0x3610 <mcp794xx_interface_delay_ms>
    3366:	8c 2f       	mov	r24, r28
    3368:	cf 91       	pop	r28
    336a:	08 95       	ret

0000336c <mcp794xx_basic_get_current_time_date>:
    336c:	bc 01       	movw	r22, r24
    336e:	85 eb       	ldi	r24, 0xB5	; 181
    3370:	98 e2       	ldi	r25, 0x28	; 40
    3372:	0e 94 8f 06 	call	0xd1e	; 0xd1e <mcp794xx_get_time_and_date>
    3376:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    337a:	08 95       	ret

0000337c <mcp794xx_basic_set_time_format>:
    337c:	cf 93       	push	r28
    337e:	c8 2f       	mov	r28, r24
    3380:	48 2f       	mov	r20, r24
    3382:	62 e0       	ldi	r22, 0x02	; 2
    3384:	85 eb       	ldi	r24, 0xB5	; 181
    3386:	98 e2       	ldi	r25, 0x28	; 40
    3388:	0e 94 0d 07 	call	0xe1a	; 0xe1a <mcp794xx_set_hour_format>
    338c:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3390:	81 11       	cpse	r24, r1
    3392:	12 c0       	rjmp	.+36     	; 0x33b8 <mcp794xx_basic_set_time_format+0x3c>
    3394:	4c 2f       	mov	r20, r28
    3396:	69 e1       	ldi	r22, 0x19	; 25
    3398:	85 eb       	ldi	r24, 0xB5	; 181
    339a:	98 e2       	ldi	r25, 0x28	; 40
    339c:	0e 94 0d 07 	call	0xe1a	; 0xe1a <mcp794xx_set_hour_format>
    33a0:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    33a4:	81 11       	cpse	r24, r1
    33a6:	08 c0       	rjmp	.+16     	; 0x33b8 <mcp794xx_basic_set_time_format+0x3c>
    33a8:	4c 2f       	mov	r20, r28
    33aa:	6d e1       	ldi	r22, 0x1D	; 29
    33ac:	85 eb       	ldi	r24, 0xB5	; 181
    33ae:	98 e2       	ldi	r25, 0x28	; 40
    33b0:	0e 94 0d 07 	call	0xe1a	; 0xe1a <mcp794xx_set_hour_format>
    33b4:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    33b8:	cf 91       	pop	r28
    33ba:	08 95       	ret

000033bc <mcp794xx_basic_set_time_date>:
    33bc:	cf 93       	push	r28
    33be:	df 93       	push	r29
    33c0:	ec 01       	movw	r28, r24
    33c2:	88 85       	ldd	r24, Y+8	; 0x08
    33c4:	0e 94 be 19 	call	0x337c	; 0x337c <mcp794xx_basic_set_time_format>
    33c8:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    33cc:	81 11       	cpse	r24, r1
    33ce:	07 c0       	rjmp	.+14     	; 0x33de <mcp794xx_basic_set_time_date+0x22>
    33d0:	be 01       	movw	r22, r28
    33d2:	85 eb       	ldi	r24, 0xB5	; 181
    33d4:	98 e2       	ldi	r25, 0x28	; 40
    33d6:	0e 94 db 07 	call	0xfb6	; 0xfb6 <mcp794xx_set_time_and_date>
    33da:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    33de:	df 91       	pop	r29
    33e0:	cf 91       	pop	r28
    33e2:	08 95       	ret

000033e4 <mcp794xx_basic_get_pwr_fail_time_stamp>:
    33e4:	0f 93       	push	r16
    33e6:	1f 93       	push	r17
    33e8:	cf 93       	push	r28
    33ea:	c8 2f       	mov	r28, r24
    33ec:	8b 01       	movw	r16, r22
    33ee:	85 eb       	ldi	r24, 0xB5	; 181
    33f0:	98 e2       	ldi	r25, 0x28	; 40
    33f2:	0e 94 25 0a 	call	0x144a	; 0x144a <mcp794xx_set_pwr_fail_time_param>
    33f6:	a8 01       	movw	r20, r16
    33f8:	6c 2f       	mov	r22, r28
    33fa:	85 eb       	ldi	r24, 0xB5	; 181
    33fc:	98 e2       	ldi	r25, 0x28	; 40
    33fe:	0e 94 9a 09 	call	0x1334	; 0x1334 <mcp794xx_get_pwr_fail_time_stamp>
    3402:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3406:	cf 91       	pop	r28
    3408:	1f 91       	pop	r17
    340a:	0f 91       	pop	r16
    340c:	08 95       	ret

0000340e <mcp794xx_basic_enable_ext_batt_bckup_pwr>:
    340e:	61 e0       	ldi	r22, 0x01	; 1
    3410:	85 eb       	ldi	r24, 0xB5	; 181
    3412:	98 e2       	ldi	r25, 0x28	; 40
    3414:	0e 94 7f 10 	call	0x20fe	; 0x20fe <mcp794xx_set_ext_batt_enable_status>
    3418:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    341c:	08 95       	ret

0000341e <mcp794xx_basic_enable_alarm>:
    341e:	cf 93       	push	r28
    3420:	df 93       	push	r29
    3422:	c8 2f       	mov	r28, r24
    3424:	d6 2f       	mov	r29, r22
    3426:	41 e0       	ldi	r20, 0x01	; 1
    3428:	68 2f       	mov	r22, r24
    342a:	85 eb       	ldi	r24, 0xB5	; 181
    342c:	98 e2       	ldi	r25, 0x28	; 40
    342e:	0e 94 77 0a 	call	0x14ee	; 0x14ee <mcp794xx_set_alarm_enable_status>
    3432:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3436:	81 11       	cpse	r24, r1
    3438:	08 c0       	rjmp	.+16     	; 0x344a <mcp794xx_basic_enable_alarm+0x2c>
    343a:	4d 2f       	mov	r20, r29
    343c:	6c 2f       	mov	r22, r28
    343e:	85 eb       	ldi	r24, 0xB5	; 181
    3440:	98 e2       	ldi	r25, 0x28	; 40
    3442:	0e 94 db 0a 	call	0x15b6	; 0x15b6 <mcp794xx_set_alarm_interrupt_output_polarity>
    3446:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    344a:	df 91       	pop	r29
    344c:	cf 91       	pop	r28
    344e:	08 95       	ret

00003450 <mcp794xx_basic_set_alarm_time_date>:
    3450:	0f 93       	push	r16
    3452:	1f 93       	push	r17
    3454:	cf 93       	push	r28
    3456:	df 93       	push	r29
    3458:	18 2f       	mov	r17, r24
    345a:	06 2f       	mov	r16, r22
    345c:	ea 01       	movw	r28, r20
    345e:	81 11       	cpse	r24, r1
    3460:	14 c0       	rjmp	.+40     	; 0x348a <mcp794xx_basic_set_alarm_time_date+0x3a>
    3462:	48 85       	ldd	r20, Y+8	; 0x08
    3464:	6c e0       	ldi	r22, 0x0C	; 12
    3466:	85 eb       	ldi	r24, 0xB5	; 181
    3468:	98 e2       	ldi	r25, 0x28	; 40
    346a:	0e 94 0d 07 	call	0xe1a	; 0xe1a <mcp794xx_set_hour_format>
    346e:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3472:	81 11       	cpse	r24, r1
    3474:	0f c0       	rjmp	.+30     	; 0x3494 <mcp794xx_basic_set_alarm_time_date+0x44>
    3476:	9e 01       	movw	r18, r28
    3478:	40 2f       	mov	r20, r16
    347a:	61 2f       	mov	r22, r17
    347c:	85 eb       	ldi	r24, 0xB5	; 181
    347e:	98 e2       	ldi	r25, 0x28	; 40
    3480:	0e 94 20 0d 	call	0x1a40	; 0x1a40 <mcp794xx_set_alarm>
    3484:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3488:	05 c0       	rjmp	.+10     	; 0x3494 <mcp794xx_basic_set_alarm_time_date+0x44>
    348a:	81 30       	cpi	r24, 0x01	; 1
    348c:	a1 f7       	brne	.-24     	; 0x3476 <mcp794xx_basic_set_alarm_time_date+0x26>
    348e:	48 85       	ldd	r20, Y+8	; 0x08
    3490:	63 e1       	ldi	r22, 0x13	; 19
    3492:	e9 cf       	rjmp	.-46     	; 0x3466 <mcp794xx_basic_set_alarm_time_date+0x16>
    3494:	df 91       	pop	r29
    3496:	cf 91       	pop	r28
    3498:	1f 91       	pop	r17
    349a:	0f 91       	pop	r16
    349c:	08 95       	ret

0000349e <mcp794xx_basic_get_alarm_time_date>:
    349e:	9a 01       	movw	r18, r20
    34a0:	ab 01       	movw	r20, r22
    34a2:	68 2f       	mov	r22, r24
    34a4:	85 eb       	ldi	r24, 0xB5	; 181
    34a6:	98 e2       	ldi	r25, 0x28	; 40
    34a8:	0e 94 4c 0e 	call	0x1c98	; 0x1c98 <mcp794xx_get_alarm>
    34ac:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    34b0:	08 95       	ret

000034b2 <mcp794xx_basic_get_alarm_interrupt_flag>:
    34b2:	ab 01       	movw	r20, r22
    34b4:	68 2f       	mov	r22, r24
    34b6:	85 eb       	ldi	r24, 0xB5	; 181
    34b8:	98 e2       	ldi	r25, 0x28	; 40
    34ba:	0e 94 b1 0e 	call	0x1d62	; 0x1d62 <mcp794xx_get_alarm_interrupt_flag>
    34be:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    34c2:	08 95       	ret

000034c4 <mcp794xx_basic_clr_alarm_interrupt_flag>:
    34c4:	68 2f       	mov	r22, r24
    34c6:	85 eb       	ldi	r24, 0xB5	; 181
    34c8:	98 e2       	ldi	r25, 0x28	; 40
    34ca:	0e 94 07 0f 	call	0x1e0e	; 0x1e0e <mcp794xx_clr_alarm_interrupt_flag>
    34ce:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    34d2:	08 95       	ret

000034d4 <mcp794xx_basic_enable_countdown_interrupt>:
    34d4:	61 e0       	ldi	r22, 0x01	; 1
    34d6:	85 eb       	ldi	r24, 0xB5	; 181
    34d8:	98 e2       	ldi	r25, 0x28	; 40
    34da:	0e 94 e4 13 	call	0x27c8	; 0x27c8 <mcp794xx_set_countdown_interrupt_enable_status>
    34de:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    34e2:	08 95       	ret

000034e4 <mcp794xx_basic_set_countdown_time>:
    34e4:	46 2f       	mov	r20, r22
    34e6:	bc 01       	movw	r22, r24
    34e8:	85 eb       	ldi	r24, 0xB5	; 181
    34ea:	98 e2       	ldi	r25, 0x28	; 40
    34ec:	0e 94 15 14 	call	0x282a	; 0x282a <mcp794xx_set_countdown_interrupt_time>
    34f0:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    34f4:	08 95       	ret

000034f6 <mcp794xx_basic_enable_sqr_wave_output>:
    34f6:	61 e0       	ldi	r22, 0x01	; 1
    34f8:	85 eb       	ldi	r24, 0xB5	; 181
    34fa:	98 e2       	ldi	r25, 0x28	; 40
    34fc:	0e 94 f9 0f 	call	0x1ff2	; 0x1ff2 <mcp794xx_set_sqr_wave_enable_status>
    3500:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3504:	08 95       	ret

00003506 <mcp94xx_basic_set_sqr_wave_output_freq>:
    3506:	68 2f       	mov	r22, r24
    3508:	85 eb       	ldi	r24, 0xB5	; 181
    350a:	98 e2       	ldi	r25, 0x28	; 40
    350c:	0e 94 b3 0f 	call	0x1f66	; 0x1f66 <mcp94xx_set_sqr_wave_output_freq>
    3510:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3514:	08 95       	ret

00003516 <mcp794xx_basic_convert_time_to_epoch_unix_time>:
    3516:	ab 01       	movw	r20, r22
    3518:	bc 01       	movw	r22, r24
    351a:	85 eb       	ldi	r24, 0xB5	; 181
    351c:	98 e2       	ldi	r25, 0x28	; 40
    351e:	0e 94 4b 11 	call	0x2296	; 0x2296 <mcp794xx_read_epoch_unix_time_stamp>
    3522:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3526:	08 95       	ret

00003528 <mcp794xx_basic_convert_epoch_to_human_time_format>:
    3528:	9a 01       	movw	r18, r20
    352a:	ab 01       	movw	r20, r22
    352c:	bc 01       	movw	r22, r24
    352e:	85 eb       	ldi	r24, 0xB5	; 181
    3530:	98 e2       	ldi	r25, 0x28	; 40
    3532:	0e 94 ed 11 	call	0x23da	; 0x23da <mcp794xx_convert_epoch_unix_time_stamp>
    3536:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    353a:	08 95       	ret

0000353c <mcp794xx_basic_get_compile_time_date>:
    353c:	9a 01       	movw	r18, r20
    353e:	ab 01       	movw	r20, r22
    3540:	bc 01       	movw	r22, r24
    3542:	85 eb       	ldi	r24, 0xB5	; 181
    3544:	98 e2       	ldi	r25, 0x28	; 40
    3546:	0e 94 ef 12 	call	0x25de	; 0x25de <mcp794xx_get_compile_time_date>
    354a:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    354e:	08 95       	ret

00003550 <mcp794xx_basic_sram_write_byte>:
    3550:	9a 01       	movw	r18, r20
    3552:	ab 01       	movw	r20, r22
    3554:	68 2f       	mov	r22, r24
    3556:	85 eb       	ldi	r24, 0xB5	; 181
    3558:	98 e2       	ldi	r25, 0x28	; 40
    355a:	0e 94 18 15 	call	0x2a30	; 0x2a30 <mcp794xx_sram_write_byte>
    355e:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3562:	08 95       	ret

00003564 <mcp794xx_basic_sram_read_byte>:
    3564:	9a 01       	movw	r18, r20
    3566:	ab 01       	movw	r20, r22
    3568:	68 2f       	mov	r22, r24
    356a:	85 eb       	ldi	r24, 0xB5	; 181
    356c:	98 e2       	ldi	r25, 0x28	; 40
    356e:	0e 94 54 15 	call	0x2aa8	; 0x2aa8 <mcp794xx_sram_read_byte>
    3572:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3576:	08 95       	ret

00003578 <mcp794xx_basic_sram_erase_selector>:
    3578:	46 2f       	mov	r20, r22
    357a:	68 2f       	mov	r22, r24
    357c:	85 eb       	ldi	r24, 0xB5	; 181
    357e:	98 e2       	ldi	r25, 0x28	; 40
    3580:	0e 94 91 15 	call	0x2b22	; 0x2b22 <mcp794xx_sram_erase_selector>
    3584:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3588:	08 95       	ret

0000358a <mcp794xx_basic_sram_wipe>:
    358a:	85 eb       	ldi	r24, 0xB5	; 181
    358c:	98 e2       	ldi	r25, 0x28	; 40
    358e:	0e 94 e5 15 	call	0x2bca	; 0x2bca <mcp794xx_wipe_sram>
    3592:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    3596:	08 95       	ret

00003598 <mcp794xx_basic_uid_read>:
    3598:	bc 01       	movw	r22, r24
    359a:	85 eb       	ldi	r24, 0xB5	; 181
    359c:	98 e2       	ldi	r25, 0x28	; 40
    359e:	0e 94 a5 14 	call	0x294a	; 0x294a <mcp794xx_uid_read>
    35a2:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
    35a6:	08 95       	ret

000035a8 <mcp794xx_basic_eeprom_write_byte>:
 *            - 5 attempt to write a protected block array
 *            - 6 data length is larger than page size
 * @note      the eeprom has a 5ms write cycle time.
 */
uint8_t mcp794xx_basic_eeprom_write_byte(uint8_t u8Addr, uint8_t *pBuf, size_t length)
{
    35a8:	24 2f       	mov	r18, r20
	err = mcp794xx_eeprom_write_byte(&mcp794xx_handler, u8Addr, (uint8_t *)pBuf, length);
    35aa:	ab 01       	movw	r20, r22
    35ac:	68 2f       	mov	r22, r24
    35ae:	85 eb       	ldi	r24, 0xB5	; 181
    35b0:	98 e2       	ldi	r25, 0x28	; 40
    35b2:	0e 94 dd 16 	call	0x2dba	; 0x2dba <mcp794xx_eeprom_write_byte>
    35b6:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
	return err; /**< return error code */
}
    35ba:	08 95       	ret

000035bc <mcp794xx_basic_eeprom_read_byte>:
 *            - 3 handle is not initialized
 *            - 4 invalid address
 * @note      none
 */
uint8_t mcp794xx_basic_eeprom_read_byte(uint8_t u8Addr, uint8_t *pBuf, size_t length)
{
    35bc:	24 2f       	mov	r18, r20
	err = mcp794xx_eeprom_read_byte(&mcp794xx_handler, u8Addr, (uint8_t *)pBuf, length);
    35be:	ab 01       	movw	r20, r22
    35c0:	68 2f       	mov	r22, r24
    35c2:	85 eb       	ldi	r24, 0xB5	; 181
    35c4:	98 e2       	ldi	r25, 0x28	; 40
    35c6:	0e 94 19 16 	call	0x2c32	; 0x2c32 <mcp794xx_eeprom_read_byte>
    35ca:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
	return err; /**< return error code */
}
    35ce:	08 95       	ret

000035d0 <mcp794xx_basic_eeprom_put_byte>:
 *            - 6 data length is larger than page can contain
 * @note      none
 */

uint8_t mcp794xx_basic_eeprom_put_byte(uint8_t u8Addr, uint32_t *pBuf, uint8_t u8Length)
{
    35d0:	24 2f       	mov	r18, r20
	err = mcp794xx_eeprom_put_byte(&mcp794xx_handler, u8Addr, (uint32_t *)pBuf, u8Length);
    35d2:	ab 01       	movw	r20, r22
    35d4:	68 2f       	mov	r22, r24
    35d6:	85 eb       	ldi	r24, 0xB5	; 181
    35d8:	98 e2       	ldi	r25, 0x28	; 40
    35da:	0e 94 a6 17 	call	0x2f4c	; 0x2f4c <mcp794xx_eeprom_put_byte>
    35de:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
	return err; /**< return error code */
}
    35e2:	08 95       	ret

000035e4 <mcp794xx_basic_eeprom_get_byte>:
 *            - 4 invalid address (failed to validate address)
 * @note      none
 */

uint8_t mcp794xx_basic_eeprom_get_byte(uint8_t u8Addr, uint32_t *pBuf, uint8_t u8Length)
{
    35e4:	24 2f       	mov	r18, r20
	err = mcp794xx_eeprom_get_byte(&mcp794xx_handler, u8Addr, (uint32_t *)pBuf, u8Length);
    35e6:	ab 01       	movw	r20, r22
    35e8:	68 2f       	mov	r22, r24
    35ea:	85 eb       	ldi	r24, 0xB5	; 181
    35ec:	98 e2       	ldi	r25, 0x28	; 40
    35ee:	0e 94 19 18 	call	0x3032	; 0x3032 <mcp794xx_eeprom_get_byte>
    35f2:	80 93 15 29 	sts	0x2915, r24	; 0x802915 <err>
	return err; /**< return error code */
}
    35f6:	08 95       	ret

000035f8 <mcp794xx_interface_i2c_init>:
    35f8:	80 e0       	ldi	r24, 0x00	; 0
    35fa:	08 95       	ret

000035fc <mcp794xx_interface_i2c_deinit>:
{
    /*user code begin */

    /*user code end*/
    return 0;
}
    35fc:	80 e0       	ldi	r24, 0x00	; 0
    35fe:	08 95       	ret

00003600 <mcp794xx_interface_i2c_read>:
    3600:	0e 94 9e 04 	call	0x93c	; 0x93c <i2c_read>
    3604:	80 e0       	ldi	r24, 0x00	; 0
    3606:	08 95       	ret

00003608 <mcp794xx_interface_i2c_write>:
    3608:	0e 94 72 04 	call	0x8e4	; 0x8e4 <i2c_write>
    360c:	80 e0       	ldi	r24, 0x00	; 0
    360e:	08 95       	ret

00003610 <mcp794xx_interface_delay_ms>:
 */
void mcp794xx_interface_delay_ms(uint32_t u32Ms)
{
    /*call your delay function here*/
    /*user code begin */
	delay_ms(u32Ms);
    3610:	0c 94 ca 04 	jmp	0x994	; 0x994 <delay_ms>

00003614 <mcp794xx_interface_debug_print>:
 * @brief     interface print format data
 * @param[in] fmt is the format data
 * @note      none
 */
void mcp794xx_interface_debug_print(const char *const fmt, ...)
{
    3614:	0f 93       	push	r16
    3616:	1f 93       	push	r17
    3618:	cf 93       	push	r28
    361a:	df 93       	push	r29
    361c:	cd b7       	in	r28, 0x3d	; 61
    361e:	de b7       	in	r29, 0x3e	; 62
    3620:	c1 58       	subi	r28, 0x81	; 129
    3622:	d1 09       	sbc	r29, r1
    3624:	cd bf       	out	0x3d, r28	; 61
    3626:	de bf       	out	0x3e, r29	; 62
    3628:	9e 01       	movw	r18, r28
    362a:	28 57       	subi	r18, 0x78	; 120
    362c:	3f 4f       	sbci	r19, 0xFF	; 255
    362e:	f9 01       	movw	r30, r18
    3630:	41 91       	ld	r20, Z+
    3632:	51 91       	ld	r21, Z+
    3634:	9f 01       	movw	r18, r30
#ifdef MCP794XX_DEBUG_MODE
    volatile char str[MCP794XX_DEBUG_PRINT_BUFFER_SIZE_128B];
    volatile uint8_t len;
    va_list args;

    memset((char *) str, 0, sizeof (char) * MCP794XX_DEBUG_PRINT_BUFFER_SIZE_128B);
    3636:	8e 01       	movw	r16, r28
    3638:	0f 5f       	subi	r16, 0xFF	; 255
    363a:	1f 4f       	sbci	r17, 0xFF	; 255
    363c:	80 e8       	ldi	r24, 0x80	; 128
    363e:	f8 01       	movw	r30, r16
    3640:	11 92       	st	Z+, r1
    3642:	8a 95       	dec	r24
    3644:	e9 f7       	brne	.-6      	; 0x3640 <mcp794xx_interface_debug_print+0x2c>
    va_start(args, fmt);
    vsnprintf((char *) str, MCP794XX_DEBUG_PRINT_BUFFER_SIZE_128B, (char const *) fmt, args);
    3646:	60 e8       	ldi	r22, 0x80	; 128
    3648:	70 e0       	ldi	r23, 0x00	; 0
    364a:	c8 01       	movw	r24, r16
    364c:	0e 94 d4 22 	call	0x45a8	; 0x45a8 <vsnprintf>
    va_end(args);

    len = strlen((char *) str);
    3650:	f8 01       	movw	r30, r16
    3652:	01 90       	ld	r0, Z+
    3654:	00 20       	and	r0, r0
    3656:	e9 f7       	brne	.-6      	; 0x3652 <mcp794xx_interface_debug_print+0x3e>
    3658:	31 97       	sbiw	r30, 0x01	; 1
    365a:	e0 1b       	sub	r30, r16
    365c:	f1 0b       	sbc	r31, r17
    365e:	cf 57       	subi	r28, 0x7F	; 127
    3660:	df 4f       	sbci	r29, 0xFF	; 255
    3662:	e8 83       	st	Y, r30
    3664:	c1 58       	subi	r28, 0x81	; 129
    3666:	d0 40       	sbci	r29, 0x00	; 0
    (void)printf((uint8_t *)str, len);                     /**< example of printf function, comment out if used */
    3668:	cf 57       	subi	r28, 0x7F	; 127
    366a:	df 4f       	sbci	r29, 0xFF	; 255
    366c:	88 81       	ld	r24, Y
    366e:	c1 58       	subi	r28, 0x81	; 129
    3670:	d0 40       	sbci	r29, 0x00	; 0
    3672:	1f 92       	push	r1
    3674:	8f 93       	push	r24
    3676:	1f 93       	push	r17
    3678:	0f 93       	push	r16
    367a:	0e 94 be 22 	call	0x457c	; 0x457c <printf>

    /*user code end*/
#endif
}
    367e:	0f 90       	pop	r0
    3680:	0f 90       	pop	r0
    3682:	0f 90       	pop	r0
    3684:	0f 90       	pop	r0
    3686:	cf 57       	subi	r28, 0x7F	; 127
    3688:	df 4f       	sbci	r29, 0xFF	; 255
    368a:	cd bf       	out	0x3d, r28	; 61
    368c:	de bf       	out	0x3e, r29	; 62
    368e:	df 91       	pop	r29
    3690:	cf 91       	pop	r28
    3692:	1f 91       	pop	r17
    3694:	0f 91       	pop	r16
    3696:	08 95       	ret

00003698 <mcp794xx_interface_irq_callback>:
 * @brief     interface interrupt request callback
 * @param[in] u8Type is the interrupt type
 * @note      Do not use delay function or blocking code in here, such code could crush your code.
 */
void mcp794xx_interface_irq_callback(mcp794xx_alarm_t u8Type)
{
    3698:	08 95       	ret

0000369a <BOD_init>:
	//		 | BOD_VLMCFG_BELOW_gc; /* Interrupt when supply goes below VLM level */

	// BOD.VLMCTRLA = BOD_VLMLVL_5ABOVE_gc; /* VLM threshold 5% above BOD level */

	return 0;
}
    369a:	80 e0       	ldi	r24, 0x00	; 0
    369c:	08 95       	ret

0000369e <CLKCTRL_init>:
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_io(void *addr, uint8_t value)
{
	protected_write_io(addr, CCP_IOREG_gc, value);
    369e:	42 e0       	ldi	r20, 0x02	; 2
    36a0:	68 ed       	ldi	r22, 0xD8	; 216
    36a2:	80 e7       	ldi	r24, 0x70	; 112
    36a4:	90 e0       	ldi	r25, 0x00	; 0
    36a6:	0e 94 2c 1e 	call	0x3c58	; 0x3c58 <protected_write_io>
    36aa:	40 e0       	ldi	r20, 0x00	; 0
    36ac:	68 ed       	ldi	r22, 0xD8	; 216
    36ae:	81 e6       	ldi	r24, 0x61	; 97
    36b0:	90 e0       	ldi	r25, 0x00	; 0
    36b2:	0e 94 2c 1e 	call	0x3c58	; 0x3c58 <protected_write_io>
	//		 | 0 << CLKCTRL_CLKOUT_bp /* System clock out: disabled */);

	// ccp_write_io((void*)&(CLKCTRL.MCLKLOCK),0 << CLKCTRL_LOCKEN_bp /* lock enable: disabled */);

	return 0;
}
    36b6:	80 e0       	ldi	r24, 0x00	; 0
    36b8:	08 95       	ret

000036ba <CPUINT_init>:
	// CPUINT.LVL0PRI = 0x0 << CPUINT_LVL0PRI_gp; /* Interrupt Level Priority: 0x0 */

	// CPUINT.LVL1VEC = 0x0 << CPUINT_LVL1VEC_gp; /* Interrupt Vector with High Priority: 0x0 */

	return 0;
}
    36ba:	80 e0       	ldi	r24, 0x00	; 0
    36bc:	08 95       	ret

000036be <mcu_init>:
#ifdef __cplusplus
extern "C" {
#endif

void mcu_init(void)
{
    36be:	e0 e1       	ldi	r30, 0x10	; 16
    36c0:	f4 e0       	ldi	r31, 0x04	; 4
	 * peripheral if used */

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    36c2:	80 81       	ld	r24, Z
    36c4:	88 60       	ori	r24, 0x08	; 8
    36c6:	81 93       	st	Z+, r24
	 * disables all peripherals to save power. Driver shall enable
	 * peripheral if used */

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
    36c8:	e8 31       	cpi	r30, 0x18	; 24
    36ca:	84 e0       	ldi	r24, 0x04	; 4
    36cc:	f8 07       	cpc	r31, r24
    36ce:	c9 f7       	brne	.-14     	; 0x36c2 <mcu_init+0x4>
    36d0:	e0 e3       	ldi	r30, 0x30	; 48
    36d2:	f4 e0       	ldi	r31, 0x04	; 4
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    36d4:	80 81       	ld	r24, Z
    36d6:	88 60       	ori	r24, 0x08	; 8
    36d8:	81 93       	st	Z+, r24

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    36da:	e8 33       	cpi	r30, 0x38	; 56
    36dc:	84 e0       	ldi	r24, 0x04	; 4
    36de:	f8 07       	cpc	r31, r24
    36e0:	c9 f7       	brne	.-14     	; 0x36d4 <mcu_init+0x16>
    36e2:	e0 e5       	ldi	r30, 0x50	; 80
    36e4:	f4 e0       	ldi	r31, 0x04	; 4
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    36e6:	80 81       	ld	r24, Z
    36e8:	88 60       	ori	r24, 0x08	; 8
    36ea:	81 93       	st	Z+, r24

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    36ec:	e8 35       	cpi	r30, 0x58	; 88
    36ee:	84 e0       	ldi	r24, 0x04	; 4
    36f0:	f8 07       	cpc	r31, r24
    36f2:	c9 f7       	brne	.-14     	; 0x36e6 <mcu_init+0x28>
    36f4:	e0 e7       	ldi	r30, 0x70	; 112
    36f6:	f4 e0       	ldi	r31, 0x04	; 4
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTD + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    36f8:	80 81       	ld	r24, Z
    36fa:	88 60       	ori	r24, 0x08	; 8
    36fc:	81 93       	st	Z+, r24

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    36fe:	e8 37       	cpi	r30, 0x78	; 120
    3700:	84 e0       	ldi	r24, 0x04	; 4
    3702:	f8 07       	cpc	r31, r24
    3704:	c9 f7       	brne	.-14     	; 0x36f8 <mcu_init+0x3a>
    3706:	e0 e9       	ldi	r30, 0x90	; 144
    3708:	f4 e0       	ldi	r31, 0x04	; 4
		*((uint8_t *)&PORTD + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTE + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    370a:	80 81       	ld	r24, Z
    370c:	88 60       	ori	r24, 0x08	; 8
    370e:	81 93       	st	Z+, r24

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTD + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    3710:	e8 39       	cpi	r30, 0x98	; 152
    3712:	84 e0       	ldi	r24, 0x04	; 4
    3714:	f8 07       	cpc	r31, r24
    3716:	c9 f7       	brne	.-14     	; 0x370a <mcu_init+0x4c>
    3718:	e0 eb       	ldi	r30, 0xB0	; 176
    371a:	f4 e0       	ldi	r31, 0x04	; 4
		*((uint8_t *)&PORTE + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTF + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
    371c:	80 81       	ld	r24, Z
    371e:	88 60       	ori	r24, 0x08	; 8
    3720:	81 93       	st	Z+, r24

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTE + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
    3722:	e8 3b       	cpi	r30, 0xB8	; 184
    3724:	84 e0       	ldi	r24, 0x04	; 4
    3726:	f8 07       	cpc	r31, r24
    3728:	c9 f7       	brne	.-14     	; 0x371c <mcu_init+0x5e>
		*((uint8_t *)&PORTF + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}
}
    372a:	08 95       	ret

0000372c <USART_0_initialization>:
 */
static inline void PORTF_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
    372c:	a1 98       	cbi	0x14, 1	; 20
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTF + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
    372e:	e1 eb       	ldi	r30, 0xB1	; 177
    3730:	f4 e0       	ldi	r31, 0x04	; 4
    3732:	80 81       	ld	r24, Z
    3734:	87 7f       	andi	r24, 0xF7	; 247
    3736:	80 83       	st	Z, r24
static inline void PORTF_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTF.OUT |= (1 << pin);
	} else {
		VPORTF.OUT &= ~(1 << pin);
    3738:	a8 98       	cbi	0x15, 0	; 21
	switch (dir) {
	case PORT_DIR_IN:
		VPORTF.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTF.DIR |= (1 << pin);
    373a:	a0 9a       	sbi	0x14, 0	; 20
	    // <true"> High
	    false);

	PF0_set_dir(PORT_DIR_OUT);

	USART_0_init();
    373c:	0c 94 32 1e 	jmp	0x3c64	; 0x3c64 <USART_0_init>

00003740 <I2C_0_initialization>:
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
    3740:	0b 98       	cbi	0x01, 3	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
    3742:	03 9a       	sbi	0x00, 3	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
    3744:	e3 e1       	ldi	r30, 0x13	; 19
    3746:	f4 e0       	ldi	r31, 0x04	; 4
    3748:	80 81       	ld	r24, Z
    374a:	87 7f       	andi	r24, 0xF7	; 247
    374c:	80 83       	st	Z, r24
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (inverted) {
		*port_pin_ctrl |= PORT_INVEN_bm;
	} else {
		*port_pin_ctrl &= ~PORT_INVEN_bm;
    374e:	80 81       	ld	r24, Z
    3750:	8f 77       	andi	r24, 0x7F	; 127
    3752:	80 83       	st	Z, r24
 */
static inline void PORTA_pin_set_isc(const uint8_t pin, const PORT_ISC_t isc)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	*port_pin_ctrl = (*port_pin_ctrl & ~PORT_ISC_gm) | isc;
    3754:	80 81       	ld	r24, Z
    3756:	88 7f       	andi	r24, 0xF8	; 248
    3758:	80 83       	st	Z, r24
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
    375a:	0a 98       	cbi	0x01, 2	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
    375c:	02 9a       	sbi	0x00, 2	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
    375e:	e2 e1       	ldi	r30, 0x12	; 18
    3760:	f4 e0       	ldi	r31, 0x04	; 4
    3762:	80 81       	ld	r24, Z
    3764:	87 7f       	andi	r24, 0xF7	; 247
    3766:	80 83       	st	Z, r24
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (inverted) {
		*port_pin_ctrl |= PORT_INVEN_bm;
	} else {
		*port_pin_ctrl &= ~PORT_INVEN_bm;
    3768:	80 81       	ld	r24, Z
    376a:	8f 77       	andi	r24, 0x7F	; 127
    376c:	80 83       	st	Z, r24
 */
static inline void PORTA_pin_set_isc(const uint8_t pin, const PORT_ISC_t isc)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	*port_pin_ctrl = (*port_pin_ctrl & ~PORT_ISC_gm) | isc;
    376e:	80 81       	ld	r24, Z
    3770:	88 7f       	andi	r24, 0xF8	; 248
    3772:	80 83       	st	Z, r24
	    // <PORT_ISC_FALLING_gc"> Sense Falling Edge
	    // <PORT_ISC_INPUT_DISABLE_gc"> Digital Input Buffer disabled
	    // <PORT_ISC_LEVEL_gc"> Sense low Level
	    PORT_ISC_INTDISABLE_gc);

	I2C_0_init();
    3774:	0c 94 62 1d 	jmp	0x3ac4	; 0x3ac4 <I2C_0_init>

00003778 <system_init>:
/**
 * \brief System initialization
 */
void system_init()
{
	mcu_init();
    3778:	0e 94 5f 1b 	call	0x36be	; 0x36be <mcu_init>
static inline void PORTD_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTD.OUT |= (1 << pin);
	} else {
		VPORTD.OUT &= ~(1 << pin);
    377c:	6a 98       	cbi	0x0d, 2	; 13
	switch (dir) {
	case PORT_DIR_IN:
		VPORTD.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTD.DIR |= (1 << pin);
    377e:	62 9a       	sbi	0x0c, 2	; 12
	    // <true"> High
	    false);

	user_led_set_dir(PORT_DIR_OUT);

	CLKCTRL_init();
    3780:	0e 94 4f 1b 	call	0x369e	; 0x369e <CLKCTRL_init>

	USART_0_initialization();
    3784:	0e 94 96 1b 	call	0x372c	; 0x372c <USART_0_initialization>

	CPUINT_init();
    3788:	0e 94 5d 1b 	call	0x36ba	; 0x36ba <CPUINT_init>

	SLPCTRL_init();
    378c:	0e 94 30 1e 	call	0x3c60	; 0x3c60 <SLPCTRL_init>

	I2C_0_initialization();
    3790:	0e 94 a0 1b 	call	0x3740	; 0x3740 <I2C_0_initialization>

	BOD_init();
    3794:	0c 94 4d 1b 	jmp	0x369a	; 0x369a <BOD_init>

00003798 <I2C_0_do_I2C_RESET>:
 *
 * \return Nothing
 */
void I2C_0_set_baud_rate(uint32_t baud)
{
	TWI0.MBAUD = (uint8_t)TWI0_BAUD(baud, 0); /* set MBAUD register */
    3798:	e0 ea       	ldi	r30, 0xA0	; 160
    379a:	f8 e0       	ldi	r31, 0x08	; 8
    379c:	84 81       	ldd	r24, Z+4	; 0x04
    379e:	88 60       	ori	r24, 0x08	; 8
    37a0:	84 83       	std	Z+4, r24	; 0x04
    37a2:	85 81       	ldd	r24, Z+5	; 0x05
    37a4:	81 60       	ori	r24, 0x01	; 1
    37a6:	85 83       	std	Z+5, r24	; 0x05
    37a8:	e6 e1       	ldi	r30, 0x16	; 22
    37aa:	f9 e2       	ldi	r31, 0x29	; 41
    37ac:	80 81       	ld	r24, Z
    37ae:	8e 7f       	andi	r24, 0xFE	; 254
    37b0:	80 83       	st	Z, r24
    37b2:	13 86       	std	Z+11, r1	; 0x0b
    37b4:	8e e0       	ldi	r24, 0x0E	; 14
    37b6:	08 95       	ret

000037b8 <I2C_0_do_I2C_IDLE>:
    37b8:	e6 e1       	ldi	r30, 0x16	; 22
    37ba:	f9 e2       	ldi	r31, 0x29	; 41
    37bc:	80 81       	ld	r24, Z
    37be:	8e 7f       	andi	r24, 0xFE	; 254
    37c0:	80 83       	st	Z, r24
    37c2:	13 86       	std	Z+11, r1	; 0x0b
    37c4:	80 e0       	ldi	r24, 0x00	; 0
    37c6:	08 95       	ret

000037c8 <I2C_0_do_I2C_SEND_STOP>:
    37c8:	e0 ea       	ldi	r30, 0xA0	; 160
    37ca:	f8 e0       	ldi	r31, 0x08	; 8
    37cc:	84 81       	ldd	r24, Z+4	; 0x04
    37ce:	83 60       	ori	r24, 0x03	; 3
    37d0:	84 83       	std	Z+4, r24	; 0x04
    37d2:	e6 e1       	ldi	r30, 0x16	; 22
    37d4:	f9 e2       	ldi	r31, 0x29	; 41
    37d6:	80 81       	ld	r24, Z
    37d8:	8e 7f       	andi	r24, 0xFE	; 254
    37da:	80 83       	st	Z, r24
    37dc:	13 86       	std	Z+11, r1	; 0x0b
    37de:	80 e0       	ldi	r24, 0x00	; 0
    37e0:	08 95       	ret

000037e2 <I2C_0_do_I2C_SEND_ADR_READ>:
    37e2:	e6 e1       	ldi	r30, 0x16	; 22
    37e4:	f9 e2       	ldi	r31, 0x29	; 41
    37e6:	80 81       	ld	r24, Z
    37e8:	88 60       	ori	r24, 0x08	; 8
    37ea:	80 83       	st	Z, r24
    37ec:	81 81       	ldd	r24, Z+1	; 0x01
    37ee:	88 0f       	add	r24, r24
    37f0:	81 60       	ori	r24, 0x01	; 1
    37f2:	80 93 a7 08 	sts	0x08A7, r24	; 0x8008a7 <__TEXT_REGION_LENGTH__+0x7f48a7>
    37f6:	84 e0       	ldi	r24, 0x04	; 4
    37f8:	08 95       	ret

000037fa <I2C_0_do_I2C_SEND_RESTART>:
    37fa:	0c 94 f1 1b 	jmp	0x37e2	; 0x37e2 <I2C_0_do_I2C_SEND_ADR_READ>

000037fe <I2C_0_do_I2C_SEND_ADR_WRITE>:
    37fe:	e6 e1       	ldi	r30, 0x16	; 22
    3800:	f9 e2       	ldi	r31, 0x29	; 41
    3802:	80 81       	ld	r24, Z
    3804:	88 60       	ori	r24, 0x08	; 8
    3806:	80 83       	st	Z, r24
    3808:	81 81       	ldd	r24, Z+1	; 0x01
    380a:	88 0f       	add	r24, r24
    380c:	80 93 a7 08 	sts	0x08A7, r24	; 0x8008a7 <__TEXT_REGION_LENGTH__+0x7f48a7>
    3810:	83 e0       	ldi	r24, 0x03	; 3
    3812:	08 95       	ret

00003814 <I2C_0_do_I2C_SEND_RESTART_WRITE>:
    3814:	0c 94 ff 1b 	jmp	0x37fe	; 0x37fe <I2C_0_do_I2C_SEND_ADR_WRITE>

00003818 <I2C_0_do_I2C_DO_ADDRESS_NACK>:
    3818:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <I2C_0_status>
    381c:	87 7f       	andi	r24, 0xF7	; 247
    381e:	80 93 16 29 	sts	0x2916, r24	; 0x802916 <I2C_0_status>
    3822:	82 e0       	ldi	r24, 0x02	; 2
    3824:	80 93 21 29 	sts	0x2921, r24	; 0x802921 <I2C_0_status+0xb>
    3828:	e0 91 26 29 	lds	r30, 0x2926	; 0x802926 <I2C_0_status+0x10>
    382c:	f0 91 27 29 	lds	r31, 0x2927	; 0x802927 <I2C_0_status+0x11>
    3830:	80 91 32 29 	lds	r24, 0x2932	; 0x802932 <I2C_0_status+0x1c>
    3834:	90 91 33 29 	lds	r25, 0x2933	; 0x802933 <I2C_0_status+0x1d>
    3838:	09 95       	icall
    383a:	82 30       	cpi	r24, 0x02	; 2
    383c:	21 f0       	breq	.+8      	; 0x3846 <I2C_0_do_I2C_DO_ADDRESS_NACK+0x2e>
    383e:	83 30       	cpi	r24, 0x03	; 3
    3840:	21 f4       	brne	.+8      	; 0x384a <I2C_0_do_I2C_DO_ADDRESS_NACK+0x32>
    3842:	0c 94 ff 1b 	jmp	0x37fe	; 0x37fe <I2C_0_do_I2C_SEND_ADR_WRITE>
    3846:	0c 94 f1 1b 	jmp	0x37e2	; 0x37e2 <I2C_0_do_I2C_SEND_ADR_READ>
    384a:	0c 94 e4 1b 	jmp	0x37c8	; 0x37c8 <I2C_0_do_I2C_SEND_STOP>

0000384e <I2C_0_do_I2C_RX_DO_ACK>:
    384e:	e0 ea       	ldi	r30, 0xA0	; 160
    3850:	f8 e0       	ldi	r31, 0x08	; 8
    3852:	84 81       	ldd	r24, Z+4	; 0x04
    3854:	8b 7f       	andi	r24, 0xFB	; 251
    3856:	84 83       	std	Z+4, r24	; 0x04
    3858:	84 e0       	ldi	r24, 0x04	; 4
    385a:	08 95       	ret

0000385c <I2C_0_do_I2C_TX_DO_ACK>:
    385c:	e0 ea       	ldi	r30, 0xA0	; 160
    385e:	f8 e0       	ldi	r31, 0x08	; 8
    3860:	84 81       	ldd	r24, Z+4	; 0x04
    3862:	8b 7f       	andi	r24, 0xFB	; 251
    3864:	84 83       	std	Z+4, r24	; 0x04
    3866:	83 e0       	ldi	r24, 0x03	; 3
    3868:	08 95       	ret

0000386a <I2C_0_do_I2C_DO_NACK_STOP>:
    386a:	e0 ea       	ldi	r30, 0xA0	; 160
    386c:	f8 e0       	ldi	r31, 0x08	; 8
    386e:	84 81       	ldd	r24, Z+4	; 0x04
    3870:	84 60       	ori	r24, 0x04	; 4
    3872:	84 83       	std	Z+4, r24	; 0x04
    3874:	84 81       	ldd	r24, Z+4	; 0x04
    3876:	83 60       	ori	r24, 0x03	; 3
    3878:	84 83       	std	Z+4, r24	; 0x04
    387a:	e6 e1       	ldi	r30, 0x16	; 22
    387c:	f9 e2       	ldi	r31, 0x29	; 41
    387e:	80 81       	ld	r24, Z
    3880:	8e 7f       	andi	r24, 0xFE	; 254
    3882:	80 83       	st	Z, r24
    3884:	13 86       	std	Z+11, r1	; 0x0b
    3886:	80 e0       	ldi	r24, 0x00	; 0
    3888:	08 95       	ret

0000388a <I2C_0_do_I2C_DO_NACK_RESTART>:
    388a:	e0 ea       	ldi	r30, 0xA0	; 160
    388c:	f8 e0       	ldi	r31, 0x08	; 8
    388e:	84 81       	ldd	r24, Z+4	; 0x04
    3890:	84 60       	ori	r24, 0x04	; 4
    3892:	84 83       	std	Z+4, r24	; 0x04
    3894:	88 e0       	ldi	r24, 0x08	; 8
    3896:	08 95       	ret

00003898 <I2C_0_do_I2C_BUS_COLLISION>:
    3898:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    389c:	88 60       	ori	r24, 0x08	; 8
    389e:	80 93 a5 08 	sts	0x08A5, r24	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    38a2:	82 e0       	ldi	r24, 0x02	; 2
    38a4:	80 93 21 29 	sts	0x2921, r24	; 0x802921 <I2C_0_status+0xb>
    38a8:	e0 91 24 29 	lds	r30, 0x2924	; 0x802924 <I2C_0_status+0xe>
    38ac:	f0 91 25 29 	lds	r31, 0x2925	; 0x802925 <I2C_0_status+0xf>
    38b0:	80 91 30 29 	lds	r24, 0x2930	; 0x802930 <I2C_0_status+0x1a>
    38b4:	90 91 31 29 	lds	r25, 0x2931	; 0x802931 <I2C_0_status+0x1b>
    38b8:	09 95       	icall
    38ba:	82 30       	cpi	r24, 0x02	; 2
    38bc:	21 f0       	breq	.+8      	; 0x38c6 <I2C_0_do_I2C_BUS_COLLISION+0x2e>
    38be:	83 30       	cpi	r24, 0x03	; 3
    38c0:	21 f4       	brne	.+8      	; 0x38ca <I2C_0_do_I2C_BUS_COLLISION+0x32>
    38c2:	0c 94 ff 1b 	jmp	0x37fe	; 0x37fe <I2C_0_do_I2C_SEND_ADR_WRITE>
    38c6:	0c 94 f1 1b 	jmp	0x37e2	; 0x37e2 <I2C_0_do_I2C_SEND_ADR_READ>
    38ca:	0c 94 cc 1b 	jmp	0x3798	; 0x3798 <I2C_0_do_I2C_RESET>

000038ce <I2C_0_do_I2C_BUS_ERROR>:
    38ce:	e0 ea       	ldi	r30, 0xA0	; 160
    38d0:	f8 e0       	ldi	r31, 0x08	; 8
    38d2:	84 81       	ldd	r24, Z+4	; 0x04
    38d4:	88 60       	ori	r24, 0x08	; 8
    38d6:	84 83       	std	Z+4, r24	; 0x04
    38d8:	85 81       	ldd	r24, Z+5	; 0x05
    38da:	81 60       	ori	r24, 0x01	; 1
    38dc:	85 83       	std	Z+5, r24	; 0x05
    38de:	e6 e1       	ldi	r30, 0x16	; 22
    38e0:	f9 e2       	ldi	r31, 0x29	; 41
    38e2:	80 81       	ld	r24, Z
    38e4:	8e 7f       	andi	r24, 0xFE	; 254
    38e6:	80 83       	st	Z, r24
    38e8:	82 e0       	ldi	r24, 0x02	; 2
    38ea:	83 87       	std	Z+11, r24	; 0x0b
    38ec:	8e e0       	ldi	r24, 0x0E	; 14
    38ee:	08 95       	ret

000038f0 <I2C_0_master_isr>:
    38f0:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    38f4:	80 6c       	ori	r24, 0xC0	; 192
    38f6:	80 93 a5 08 	sts	0x08A5, r24	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    38fa:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <I2C_0_status>
    38fe:	83 ff       	sbrs	r24, 3
    3900:	07 c0       	rjmp	.+14     	; 0x3910 <I2C_0_master_isr+0x20>
    3902:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    3906:	84 ff       	sbrs	r24, 4
    3908:	03 c0       	rjmp	.+6      	; 0x3910 <I2C_0_master_isr+0x20>
    390a:	8f e0       	ldi	r24, 0x0F	; 15
    390c:	80 93 20 29 	sts	0x2920, r24	; 0x802920 <I2C_0_status+0xa>
    3910:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    3914:	83 ff       	sbrs	r24, 3
    3916:	03 c0       	rjmp	.+6      	; 0x391e <I2C_0_master_isr+0x2e>
    3918:	80 e1       	ldi	r24, 0x10	; 16
    391a:	80 93 20 29 	sts	0x2920, r24	; 0x802920 <I2C_0_status+0xa>
    391e:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    3922:	82 ff       	sbrs	r24, 2
    3924:	03 c0       	rjmp	.+6      	; 0x392c <I2C_0_master_isr+0x3c>
    3926:	81 e1       	ldi	r24, 0x11	; 17
    3928:	80 93 20 29 	sts	0x2920, r24	; 0x802920 <I2C_0_status+0xa>
    392c:	e0 91 20 29 	lds	r30, 0x2920	; 0x802920 <I2C_0_status+0xa>
    3930:	f0 e0       	ldi	r31, 0x00	; 0
    3932:	ee 0f       	add	r30, r30
    3934:	ff 1f       	adc	r31, r31
    3936:	e6 5e       	subi	r30, 0xE6	; 230
    3938:	f7 4d       	sbci	r31, 0xD7	; 215
    393a:	01 90       	ld	r0, Z+
    393c:	f0 81       	ld	r31, Z
    393e:	e0 2d       	mov	r30, r0
    3940:	09 95       	icall
    3942:	80 93 20 29 	sts	0x2920, r24	; 0x802920 <I2C_0_status+0xa>
    3946:	08 95       	ret

00003948 <I2C_0_return_stop>:
    3948:	81 e0       	ldi	r24, 0x01	; 1
    394a:	08 95       	ret

0000394c <I2C_0_return_reset>:
    394c:	85 e0       	ldi	r24, 0x05	; 5
    394e:	08 95       	ret

00003950 <I2C_0_do_I2C_TX>:
    3950:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    3954:	84 ff       	sbrs	r24, 4
    3956:	13 c0       	rjmp	.+38     	; 0x397e <I2C_0_do_I2C_TX+0x2e>
    3958:	e0 91 28 29 	lds	r30, 0x2928	; 0x802928 <I2C_0_status+0x12>
    395c:	f0 91 29 29 	lds	r31, 0x2929	; 0x802929 <I2C_0_status+0x13>
    3960:	80 91 34 29 	lds	r24, 0x2934	; 0x802934 <I2C_0_status+0x1e>
    3964:	90 91 35 29 	lds	r25, 0x2935	; 0x802935 <I2C_0_status+0x1f>
    3968:	09 95       	icall
    396a:	82 30       	cpi	r24, 0x02	; 2
    396c:	21 f0       	breq	.+8      	; 0x3976 <I2C_0_do_I2C_TX+0x26>
    396e:	83 30       	cpi	r24, 0x03	; 3
    3970:	21 f4       	brne	.+8      	; 0x397a <I2C_0_do_I2C_TX+0x2a>
    3972:	0c 94 ff 1b 	jmp	0x37fe	; 0x37fe <I2C_0_do_I2C_SEND_ADR_WRITE>
    3976:	0c 94 f1 1b 	jmp	0x37e2	; 0x37e2 <I2C_0_do_I2C_SEND_ADR_READ>
    397a:	0c 94 e4 1b 	jmp	0x37c8	; 0x37c8 <I2C_0_do_I2C_SEND_STOP>
    397e:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <I2C_0_status>
    3982:	87 7f       	andi	r24, 0xF7	; 247
    3984:	80 93 16 29 	sts	0x2916, r24	; 0x802916 <I2C_0_status>
    3988:	e0 91 18 29 	lds	r30, 0x2918	; 0x802918 <I2C_0_status+0x2>
    398c:	f0 91 19 29 	lds	r31, 0x2919	; 0x802919 <I2C_0_status+0x3>
    3990:	cf 01       	movw	r24, r30
    3992:	01 96       	adiw	r24, 0x01	; 1
    3994:	80 93 18 29 	sts	0x2918, r24	; 0x802918 <I2C_0_status+0x2>
    3998:	90 93 19 29 	sts	0x2919, r25	; 0x802919 <I2C_0_status+0x3>
    399c:	80 81       	ld	r24, Z
    399e:	80 93 a8 08 	sts	0x08A8, r24	; 0x8008a8 <__TEXT_REGION_LENGTH__+0x7f48a8>
    39a2:	80 91 1a 29 	lds	r24, 0x291A	; 0x80291a <I2C_0_status+0x4>
    39a6:	90 91 1b 29 	lds	r25, 0x291B	; 0x80291b <I2C_0_status+0x5>
    39aa:	01 97       	sbiw	r24, 0x01	; 1
    39ac:	80 93 1a 29 	sts	0x291A, r24	; 0x80291a <I2C_0_status+0x4>
    39b0:	90 93 1b 29 	sts	0x291B, r25	; 0x80291b <I2C_0_status+0x5>
    39b4:	89 2b       	or	r24, r25
    39b6:	11 f4       	brne	.+4      	; 0x39bc <I2C_0_do_I2C_TX+0x6c>
    39b8:	85 e0       	ldi	r24, 0x05	; 5
    39ba:	08 95       	ret
    39bc:	83 e0       	ldi	r24, 0x03	; 3
    39be:	08 95       	ret

000039c0 <I2C_0_do_I2C_RX>:
    39c0:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <I2C_0_status>
    39c4:	87 7f       	andi	r24, 0xF7	; 247
    39c6:	80 93 16 29 	sts	0x2916, r24	; 0x802916 <I2C_0_status>
    39ca:	80 91 1a 29 	lds	r24, 0x291A	; 0x80291a <I2C_0_status+0x4>
    39ce:	90 91 1b 29 	lds	r25, 0x291B	; 0x80291b <I2C_0_status+0x5>
    39d2:	20 91 a4 08 	lds	r18, 0x08A4	; 0x8008a4 <__TEXT_REGION_LENGTH__+0x7f48a4>
    39d6:	81 30       	cpi	r24, 0x01	; 1
    39d8:	91 05       	cpc	r25, r1
    39da:	11 f4       	brne	.+4      	; 0x39e0 <I2C_0_do_I2C_RX+0x20>
    39dc:	24 60       	ori	r18, 0x04	; 4
    39de:	01 c0       	rjmp	.+2      	; 0x39e2 <I2C_0_do_I2C_RX+0x22>
    39e0:	2b 7f       	andi	r18, 0xFB	; 251
    39e2:	20 93 a4 08 	sts	0x08A4, r18	; 0x8008a4 <__TEXT_REGION_LENGTH__+0x7f48a4>
    39e6:	01 97       	sbiw	r24, 0x01	; 1
    39e8:	80 93 1a 29 	sts	0x291A, r24	; 0x80291a <I2C_0_status+0x4>
    39ec:	90 93 1b 29 	sts	0x291B, r25	; 0x80291b <I2C_0_status+0x5>
    39f0:	e0 91 18 29 	lds	r30, 0x2918	; 0x802918 <I2C_0_status+0x2>
    39f4:	f0 91 19 29 	lds	r31, 0x2919	; 0x802919 <I2C_0_status+0x3>
    39f8:	89 2b       	or	r24, r25
    39fa:	09 f5       	brne	.+66     	; 0x3a3e <I2C_0_do_I2C_RX+0x7e>
    39fc:	80 91 a8 08 	lds	r24, 0x08A8	; 0x8008a8 <__TEXT_REGION_LENGTH__+0x7f48a8>
    3a00:	80 83       	st	Z, r24
    3a02:	80 91 18 29 	lds	r24, 0x2918	; 0x802918 <I2C_0_status+0x2>
    3a06:	90 91 19 29 	lds	r25, 0x2919	; 0x802919 <I2C_0_status+0x3>
    3a0a:	01 96       	adiw	r24, 0x01	; 1
    3a0c:	80 93 18 29 	sts	0x2918, r24	; 0x802918 <I2C_0_status+0x2>
    3a10:	90 93 19 29 	sts	0x2919, r25	; 0x802919 <I2C_0_status+0x3>
    3a14:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <I2C_0_status>
    3a18:	84 60       	ori	r24, 0x04	; 4
    3a1a:	80 93 16 29 	sts	0x2916, r24	; 0x802916 <I2C_0_status>
    3a1e:	e0 91 22 29 	lds	r30, 0x2922	; 0x802922 <I2C_0_status+0xc>
    3a22:	f0 91 23 29 	lds	r31, 0x2923	; 0x802923 <I2C_0_status+0xd>
    3a26:	80 91 2e 29 	lds	r24, 0x292E	; 0x80292e <I2C_0_status+0x18>
    3a2a:	90 91 2f 29 	lds	r25, 0x292F	; 0x80292f <I2C_0_status+0x19>
    3a2e:	09 95       	icall
    3a30:	82 50       	subi	r24, 0x02	; 2
    3a32:	82 30       	cpi	r24, 0x02	; 2
    3a34:	10 f4       	brcc	.+4      	; 0x3a3a <I2C_0_do_I2C_RX+0x7a>
    3a36:	0c 94 45 1c 	jmp	0x388a	; 0x388a <I2C_0_do_I2C_DO_NACK_RESTART>
    3a3a:	0c 94 35 1c 	jmp	0x386a	; 0x386a <I2C_0_do_I2C_DO_NACK_STOP>
    3a3e:	80 91 a8 08 	lds	r24, 0x08A8	; 0x8008a8 <__TEXT_REGION_LENGTH__+0x7f48a8>
    3a42:	80 83       	st	Z, r24
    3a44:	80 91 18 29 	lds	r24, 0x2918	; 0x802918 <I2C_0_status+0x2>
    3a48:	90 91 19 29 	lds	r25, 0x2919	; 0x802919 <I2C_0_status+0x3>
    3a4c:	01 96       	adiw	r24, 0x01	; 1
    3a4e:	80 93 18 29 	sts	0x2918, r24	; 0x802918 <I2C_0_status+0x2>
    3a52:	90 93 19 29 	sts	0x2919, r25	; 0x802919 <I2C_0_status+0x3>
    3a56:	80 91 a4 08 	lds	r24, 0x08A4	; 0x8008a4 <__TEXT_REGION_LENGTH__+0x7f48a4>
    3a5a:	82 60       	ori	r24, 0x02	; 2
    3a5c:	80 93 a4 08 	sts	0x08A4, r24	; 0x8008a4 <__TEXT_REGION_LENGTH__+0x7f48a4>
    3a60:	84 e0       	ldi	r24, 0x04	; 4
    3a62:	08 95       	ret

00003a64 <I2C_0_do_I2C_TX_EMPTY>:
    3a64:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    3a68:	84 ff       	sbrs	r24, 4
    3a6a:	0e c0       	rjmp	.+28     	; 0x3a88 <I2C_0_do_I2C_TX_EMPTY+0x24>
    3a6c:	e0 91 28 29 	lds	r30, 0x2928	; 0x802928 <I2C_0_status+0x12>
    3a70:	f0 91 29 29 	lds	r31, 0x2929	; 0x802929 <I2C_0_status+0x13>
    3a74:	80 91 34 29 	lds	r24, 0x2934	; 0x802934 <I2C_0_status+0x1e>
    3a78:	90 91 35 29 	lds	r25, 0x2935	; 0x802935 <I2C_0_status+0x1f>
    3a7c:	09 95       	icall
    3a7e:	82 30       	cpi	r24, 0x02	; 2
    3a80:	b9 f0       	breq	.+46     	; 0x3ab0 <I2C_0_do_I2C_TX_EMPTY+0x4c>
    3a82:	83 30       	cpi	r24, 0x03	; 3
    3a84:	b9 f0       	breq	.+46     	; 0x3ab4 <I2C_0_do_I2C_TX_EMPTY+0x50>
    3a86:	1a c0       	rjmp	.+52     	; 0x3abc <I2C_0_do_I2C_TX_EMPTY+0x58>
    3a88:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <I2C_0_status>
    3a8c:	84 60       	ori	r24, 0x04	; 4
    3a8e:	80 93 16 29 	sts	0x2916, r24	; 0x802916 <I2C_0_status>
    3a92:	e0 91 22 29 	lds	r30, 0x2922	; 0x802922 <I2C_0_status+0xc>
    3a96:	f0 91 23 29 	lds	r31, 0x2923	; 0x802923 <I2C_0_status+0xd>
    3a9a:	80 91 2e 29 	lds	r24, 0x292E	; 0x80292e <I2C_0_status+0x18>
    3a9e:	90 91 2f 29 	lds	r25, 0x292F	; 0x80292f <I2C_0_status+0x19>
    3aa2:	09 95       	icall
    3aa4:	83 30       	cpi	r24, 0x03	; 3
    3aa6:	31 f0       	breq	.+12     	; 0x3ab4 <I2C_0_do_I2C_TX_EMPTY+0x50>
    3aa8:	84 30       	cpi	r24, 0x04	; 4
    3aaa:	31 f0       	breq	.+12     	; 0x3ab8 <I2C_0_do_I2C_TX_EMPTY+0x54>
    3aac:	82 30       	cpi	r24, 0x02	; 2
    3aae:	31 f4       	brne	.+12     	; 0x3abc <I2C_0_do_I2C_TX_EMPTY+0x58>
    3ab0:	0c 94 f1 1b 	jmp	0x37e2	; 0x37e2 <I2C_0_do_I2C_SEND_ADR_READ>
    3ab4:	0c 94 ff 1b 	jmp	0x37fe	; 0x37fe <I2C_0_do_I2C_SEND_ADR_WRITE>
    3ab8:	0c 94 a8 1c 	jmp	0x3950	; 0x3950 <I2C_0_do_I2C_TX>
    3abc:	0c 94 e4 1b 	jmp	0x37c8	; 0x37c8 <I2C_0_do_I2C_SEND_STOP>

00003ac0 <I2C_0_do_I2C_SEND_RESTART_READ>:
    3ac0:	0c 94 f1 1b 	jmp	0x37e2	; 0x37e2 <I2C_0_do_I2C_SEND_ADR_READ>

00003ac4 <I2C_0_init>:
    3ac4:	e0 ea       	ldi	r30, 0xA0	; 160
    3ac6:	f8 e0       	ldi	r31, 0x08	; 8
    3ac8:	8f e5       	ldi	r24, 0x5F	; 95
    3aca:	86 83       	std	Z+6, r24	; 0x06
    3acc:	81 e0       	ldi	r24, 0x01	; 1
    3ace:	83 83       	std	Z+3, r24	; 0x03
    3ad0:	08 95       	ret

00003ad2 <I2C_0_open>:
    3ad2:	90 91 16 29 	lds	r25, 0x2916	; 0x802916 <I2C_0_status>
    3ad6:	91 fd       	sbrc	r25, 1
    3ad8:	4e c0       	rjmp	.+156    	; 0x3b76 <I2C_0_open+0xa4>
    3ada:	80 93 17 29 	sts	0x2917, r24	; 0x802917 <I2C_0_status+0x1>
    3ade:	89 2f       	mov	r24, r25
    3ae0:	84 7f       	andi	r24, 0xF4	; 244
    3ae2:	9e e0       	ldi	r25, 0x0E	; 14
    3ae4:	90 93 20 29 	sts	0x2920, r25	; 0x802920 <I2C_0_status+0xa>
    3ae8:	24 ef       	ldi	r18, 0xF4	; 244
    3aea:	31 e0       	ldi	r19, 0x01	; 1
    3aec:	20 93 1e 29 	sts	0x291E, r18	; 0x80291e <I2C_0_status+0x8>
    3af0:	30 93 1f 29 	sts	0x291F, r19	; 0x80291f <I2C_0_status+0x9>
    3af4:	82 60       	ori	r24, 0x02	; 2
    3af6:	84 60       	ori	r24, 0x04	; 4
    3af8:	80 93 16 29 	sts	0x2916, r24	; 0x802916 <I2C_0_status>
    3afc:	84 ea       	ldi	r24, 0xA4	; 164
    3afe:	9c e1       	ldi	r25, 0x1C	; 28
    3b00:	80 93 22 29 	sts	0x2922, r24	; 0x802922 <I2C_0_status+0xc>
    3b04:	90 93 23 29 	sts	0x2923, r25	; 0x802923 <I2C_0_status+0xd>
    3b08:	10 92 2e 29 	sts	0x292E, r1	; 0x80292e <I2C_0_status+0x18>
    3b0c:	10 92 2f 29 	sts	0x292F, r1	; 0x80292f <I2C_0_status+0x19>
    3b10:	80 93 24 29 	sts	0x2924, r24	; 0x802924 <I2C_0_status+0xe>
    3b14:	90 93 25 29 	sts	0x2925, r25	; 0x802925 <I2C_0_status+0xf>
    3b18:	10 92 30 29 	sts	0x2930, r1	; 0x802930 <I2C_0_status+0x1a>
    3b1c:	10 92 31 29 	sts	0x2931, r1	; 0x802931 <I2C_0_status+0x1b>
    3b20:	80 93 26 29 	sts	0x2926, r24	; 0x802926 <I2C_0_status+0x10>
    3b24:	90 93 27 29 	sts	0x2927, r25	; 0x802927 <I2C_0_status+0x11>
    3b28:	10 92 32 29 	sts	0x2932, r1	; 0x802932 <I2C_0_status+0x1c>
    3b2c:	10 92 33 29 	sts	0x2933, r1	; 0x802933 <I2C_0_status+0x1d>
    3b30:	80 93 28 29 	sts	0x2928, r24	; 0x802928 <I2C_0_status+0x12>
    3b34:	90 93 29 29 	sts	0x2929, r25	; 0x802929 <I2C_0_status+0x13>
    3b38:	10 92 34 29 	sts	0x2934, r1	; 0x802934 <I2C_0_status+0x1e>
    3b3c:	10 92 35 29 	sts	0x2935, r1	; 0x802935 <I2C_0_status+0x1f>
    3b40:	86 ea       	ldi	r24, 0xA6	; 166
    3b42:	9c e1       	ldi	r25, 0x1C	; 28
    3b44:	80 93 2a 29 	sts	0x292A, r24	; 0x80292a <I2C_0_status+0x14>
    3b48:	90 93 2b 29 	sts	0x292B, r25	; 0x80292b <I2C_0_status+0x15>
    3b4c:	10 92 36 29 	sts	0x2936, r1	; 0x802936 <I2C_0_status+0x20>
    3b50:	10 92 37 29 	sts	0x2937, r1	; 0x802937 <I2C_0_status+0x21>
    3b54:	80 91 a4 08 	lds	r24, 0x08A4	; 0x8008a4 <__TEXT_REGION_LENGTH__+0x7f48a4>
    3b58:	88 60       	ori	r24, 0x08	; 8
    3b5a:	80 93 a4 08 	sts	0x08A4, r24	; 0x8008a4 <__TEXT_REGION_LENGTH__+0x7f48a4>
    3b5e:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    3b62:	81 60       	ori	r24, 0x01	; 1
    3b64:	80 93 a5 08 	sts	0x08A5, r24	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    3b68:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    3b6c:	80 6c       	ori	r24, 0xC0	; 192
    3b6e:	80 93 a5 08 	sts	0x08A5, r24	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    3b72:	80 e0       	ldi	r24, 0x00	; 0
    3b74:	08 95       	ret
    3b76:	81 e0       	ldi	r24, 0x01	; 1
    3b78:	08 95       	ret

00003b7a <I2C_0_close>:
    3b7a:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    3b7e:	82 ff       	sbrs	r24, 2
    3b80:	08 c0       	rjmp	.+16     	; 0x3b92 <I2C_0_close+0x18>
    3b82:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <I2C_0_status>
    3b86:	8e 7f       	andi	r24, 0xFE	; 254
    3b88:	80 93 16 29 	sts	0x2916, r24	; 0x802916 <I2C_0_status>
    3b8c:	82 e0       	ldi	r24, 0x02	; 2
    3b8e:	80 93 21 29 	sts	0x2921, r24	; 0x802921 <I2C_0_status+0xb>
    3b92:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <I2C_0_status>
    3b96:	80 fd       	sbrc	r24, 0
    3b98:	13 c0       	rjmp	.+38     	; 0x3bc0 <I2C_0_close+0x46>
    3b9a:	8d 7f       	andi	r24, 0xFD	; 253
    3b9c:	80 93 16 29 	sts	0x2916, r24	; 0x802916 <I2C_0_status>
    3ba0:	8f ef       	ldi	r24, 0xFF	; 255
    3ba2:	80 93 17 29 	sts	0x2917, r24	; 0x802917 <I2C_0_status+0x1>
    3ba6:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    3baa:	80 6c       	ori	r24, 0xC0	; 192
    3bac:	80 93 a5 08 	sts	0x08A5, r24	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    3bb0:	80 91 a3 08 	lds	r24, 0x08A3	; 0x8008a3 <__TEXT_REGION_LENGTH__+0x7f48a3>
    3bb4:	8f 73       	andi	r24, 0x3F	; 63
    3bb6:	80 93 a3 08 	sts	0x08A3, r24	; 0x8008a3 <__TEXT_REGION_LENGTH__+0x7f48a3>
    3bba:	80 91 21 29 	lds	r24, 0x2921	; 0x802921 <I2C_0_status+0xb>
    3bbe:	08 95       	ret
    3bc0:	81 e0       	ldi	r24, 0x01	; 1
    3bc2:	08 95       	ret

00003bc4 <I2C_0_set_buffer>:
 * \param[in] bufferSize Number of bytes to read or write from slave
 *
 * \return Nothing
 */
void I2C_0_set_buffer(void *buffer, size_t bufferSize)
{
    3bc4:	9c 01       	movw	r18, r24
	if (I2C_0_status.bufferFree) {
    3bc6:	90 91 16 29 	lds	r25, 0x2916	; 0x802916 <I2C_0_status>
    3bca:	92 ff       	sbrs	r25, 2
    3bcc:	0c c0       	rjmp	.+24     	; 0x3be6 <I2C_0_set_buffer+0x22>
		I2C_0_status.data_ptr    = buffer;
    3bce:	20 93 18 29 	sts	0x2918, r18	; 0x802918 <I2C_0_status+0x2>
    3bd2:	30 93 19 29 	sts	0x2919, r19	; 0x802919 <I2C_0_status+0x3>
		I2C_0_status.data_length = bufferSize;
    3bd6:	60 93 1a 29 	sts	0x291A, r22	; 0x80291a <I2C_0_status+0x4>
    3bda:	70 93 1b 29 	sts	0x291B, r23	; 0x80291b <I2C_0_status+0x5>
		I2C_0_status.bufferFree  = false;
    3bde:	89 2f       	mov	r24, r25
    3be0:	8b 7f       	andi	r24, 0xFB	; 251
    3be2:	80 93 16 29 	sts	0x2916, r24	; 0x802916 <I2C_0_status>
    3be6:	08 95       	ret

00003be8 <I2C_0_poller>:
/* Helper Functions                                                     */
/************************************************************************/

inline void I2C_0_poller(void)
{
	while (I2C_0_status.busy) {
    3be8:	80 91 16 29 	lds	r24, 0x2916	; 0x802916 <I2C_0_status>
    3bec:	80 ff       	sbrs	r24, 0
    3bee:	17 c0       	rjmp	.+46     	; 0x3c1e <I2C_0_poller+0x36>
    3bf0:	8f e4       	ldi	r24, 0x4F	; 79
    3bf2:	93 ec       	ldi	r25, 0xC3	; 195
    3bf4:	01 97       	sbiw	r24, 0x01	; 1
    3bf6:	f1 f7       	brne	.-4      	; 0x3bf4 <I2C_0_poller+0xc>
    3bf8:	00 c0       	rjmp	.+0      	; 0x3bfa <I2C_0_poller+0x12>
    3bfa:	00 00       	nop
		_delay_ms(10);
		while (!(TWI0.MSTATUS & TWI_RIF_bm) && !(TWI0.MSTATUS & TWI_WIF_bm)) {
    3bfc:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    3c00:	87 fd       	sbrc	r24, 7
    3c02:	04 c0       	rjmp	.+8      	; 0x3c0c <I2C_0_poller+0x24>
    3c04:	80 91 a5 08 	lds	r24, 0x08A5	; 0x8008a5 <__TEXT_REGION_LENGTH__+0x7f48a5>
    3c08:	86 ff       	sbrs	r24, 6
    3c0a:	f8 cf       	rjmp	.-16     	; 0x3bfc <I2C_0_poller+0x14>
    3c0c:	8f e4       	ldi	r24, 0x4F	; 79
    3c0e:	93 ec       	ldi	r25, 0xC3	; 195
    3c10:	01 97       	sbiw	r24, 0x01	; 1
    3c12:	f1 f7       	brne	.-4      	; 0x3c10 <I2C_0_poller+0x28>
    3c14:	00 c0       	rjmp	.+0      	; 0x3c16 <I2C_0_poller+0x2e>
    3c16:	00 00       	nop
		};
		_delay_ms(10);
		I2C_0_master_isr();
    3c18:	0e 94 78 1c 	call	0x38f0	; 0x38f0 <I2C_0_master_isr>
    3c1c:	e5 cf       	rjmp	.-54     	; 0x3be8 <I2C_0_poller>
	}
}
    3c1e:	08 95       	ret

00003c20 <I2C_0_master_operation>:
 * \retval I2C_FAIL  The I2C open failed with an error
 */
i2c_error_t I2C_0_master_operation(bool read)
{
	i2c_error_t ret = I2C_BUSY;
	if (!I2C_0_status.busy) {
    3c20:	90 91 16 29 	lds	r25, 0x2916	; 0x802916 <I2C_0_status>
    3c24:	90 fd       	sbrc	r25, 0
    3c26:	10 c0       	rjmp	.+32     	; 0x3c48 <I2C_0_master_operation+0x28>
		I2C_0_status.busy = true;
    3c28:	91 60       	ori	r25, 0x01	; 1
    3c2a:	90 93 16 29 	sts	0x2916, r25	; 0x802916 <I2C_0_status>
		ret               = I2C_NOERR;

		if (read) {
    3c2e:	88 23       	and	r24, r24
    3c30:	11 f0       	breq	.+4      	; 0x3c36 <I2C_0_master_operation+0x16>
			I2C_0_status.state = I2C_SEND_ADR_READ;
    3c32:	81 e0       	ldi	r24, 0x01	; 1
    3c34:	01 c0       	rjmp	.+2      	; 0x3c38 <I2C_0_master_operation+0x18>
		} else {
			I2C_0_status.state = I2C_SEND_ADR_WRITE;
    3c36:	82 e0       	ldi	r24, 0x02	; 2
    3c38:	80 93 20 29 	sts	0x2920, r24	; 0x802920 <I2C_0_status+0xa>
		}
		I2C_0_master_isr();
    3c3c:	0e 94 78 1c 	call	0x38f0	; 0x38f0 <I2C_0_master_isr>

		I2C_0_poller();
    3c40:	0e 94 f4 1d 	call	0x3be8	; 0x3be8 <I2C_0_poller>
    3c44:	80 e0       	ldi	r24, 0x00	; 0
    3c46:	08 95       	ret
 * \retval I2C_BUSY  The I2C open failed because the interface is busy
 * \retval I2C_FAIL  The I2C open failed with an error
 */
i2c_error_t I2C_0_master_operation(bool read)
{
	i2c_error_t ret = I2C_BUSY;
    3c48:	81 e0       	ldi	r24, 0x01	; 1
		I2C_0_master_isr();

		I2C_0_poller();
	}
	return ret;
}
    3c4a:	08 95       	ret

00003c4c <I2C_0_master_read>:
/**
 * \brief Identical to I2C_0_master_operation(true);
 */
i2c_error_t I2C_0_master_read(void)
{
	return I2C_0_master_operation(true);
    3c4c:	81 e0       	ldi	r24, 0x01	; 1
    3c4e:	0c 94 10 1e 	jmp	0x3c20	; 0x3c20 <I2C_0_master_operation>

00003c52 <I2C_0_master_write>:
/**
 * \brief Identical to I2C_0_master_operation(false);
 */
i2c_error_t I2C_0_master_write(void)
{
	return I2C_0_master_operation(false);
    3c52:	80 e0       	ldi	r24, 0x00	; 0
    3c54:	0c 94 10 1e 	jmp	0x3c20	; 0x3c20 <I2C_0_master_operation>

00003c58 <protected_write_io>:
#if defined(__GNUC__)
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
#endif
	movw    r30, r24                // Load addr into Z
    3c58:	fc 01       	movw	r30, r24
	out     CCP, r22                // Start CCP handshake
    3c5a:	64 bf       	out	0x34, r22	; 52
	st      Z, r20                  // Write value to I/O register
    3c5c:	40 83       	st	Z, r20
	ret                             // Return to caller
    3c5e:	08 95       	ret

00003c60 <SLPCTRL_init>:

	// SLPCTRL.CTRLA = 0 << SLPCTRL_SEN_bp /* Sleep enable: disabled */
	//		 | SLPCTRL_SMODE_IDLE_gc; /* Idle mode */

	return 0;
}
    3c60:	80 e0       	ldi	r24, 0x00	; 0
    3c62:	08 95       	ret

00003c64 <USART_0_init>:
uint8_t USART_0_read()
{
	while (!(USART2.STATUS & USART_RXCIF_bm))
		;
	return USART2.RXDATAL;
}
    3c64:	e0 e4       	ldi	r30, 0x40	; 64
    3c66:	f8 e0       	ldi	r31, 0x08	; 8
    3c68:	86 eb       	ldi	r24, 0xB6	; 182
    3c6a:	92 e0       	ldi	r25, 0x02	; 2
    3c6c:	80 87       	std	Z+8, r24	; 0x08
    3c6e:	91 87       	std	Z+9, r25	; 0x09
    3c70:	80 ec       	ldi	r24, 0xC0	; 192
    3c72:	86 83       	std	Z+6, r24	; 0x06
    3c74:	8e e3       	ldi	r24, 0x3E	; 62
    3c76:	98 e2       	ldi	r25, 0x28	; 40
    3c78:	80 93 8b 29 	sts	0x298B, r24	; 0x80298b <__iob+0x2>
    3c7c:	90 93 8c 29 	sts	0x298C, r25	; 0x80298c <__iob+0x3>
    3c80:	80 e0       	ldi	r24, 0x00	; 0
    3c82:	08 95       	ret

00003c84 <USART_0_write>:
 *
 * \return Nothing
 */
void USART_0_write(const uint8_t data)
{
	while (!(USART2.STATUS & USART_DREIF_bm))
    3c84:	90 91 44 08 	lds	r25, 0x0844	; 0x800844 <__TEXT_REGION_LENGTH__+0x7f4844>
    3c88:	95 ff       	sbrs	r25, 5
    3c8a:	fc cf       	rjmp	.-8      	; 0x3c84 <USART_0_write>
		;
	USART2.TXDATAL = data;
    3c8c:	80 93 42 08 	sts	0x0842, r24	; 0x800842 <__TEXT_REGION_LENGTH__+0x7f4842>
    3c90:	08 95       	ret

00003c92 <USART_0_printCHAR>:

#if defined(__GNUC__)

int USART_0_printCHAR(char character, FILE *stream)
{
	USART_0_write(character);
    3c92:	0e 94 42 1e 	call	0x3c84	; 0x3c84 <USART_0_write>
	return 0;
}
    3c96:	80 e0       	ldi	r24, 0x00	; 0
    3c98:	90 e0       	ldi	r25, 0x00	; 0
    3c9a:	08 95       	ret

00003c9c <__subsf3>:
    3c9c:	50 58       	subi	r21, 0x80	; 128

00003c9e <__addsf3>:
    3c9e:	bb 27       	eor	r27, r27
    3ca0:	aa 27       	eor	r26, r26
    3ca2:	0e 94 66 1e 	call	0x3ccc	; 0x3ccc <__addsf3x>
    3ca6:	0c 94 f7 1f 	jmp	0x3fee	; 0x3fee <__fp_round>
    3caa:	0e 94 e9 1f 	call	0x3fd2	; 0x3fd2 <__fp_pscA>
    3cae:	38 f0       	brcs	.+14     	; 0x3cbe <__addsf3+0x20>
    3cb0:	0e 94 f0 1f 	call	0x3fe0	; 0x3fe0 <__fp_pscB>
    3cb4:	20 f0       	brcs	.+8      	; 0x3cbe <__addsf3+0x20>
    3cb6:	39 f4       	brne	.+14     	; 0x3cc6 <__addsf3+0x28>
    3cb8:	9f 3f       	cpi	r25, 0xFF	; 255
    3cba:	19 f4       	brne	.+6      	; 0x3cc2 <__addsf3+0x24>
    3cbc:	26 f4       	brtc	.+8      	; 0x3cc6 <__addsf3+0x28>
    3cbe:	0c 94 e6 1f 	jmp	0x3fcc	; 0x3fcc <__fp_nan>
    3cc2:	0e f4       	brtc	.+2      	; 0x3cc6 <__addsf3+0x28>
    3cc4:	e0 95       	com	r30
    3cc6:	e7 fb       	bst	r30, 7
    3cc8:	0c 94 b7 1f 	jmp	0x3f6e	; 0x3f6e <__fp_inf>

00003ccc <__addsf3x>:
    3ccc:	e9 2f       	mov	r30, r25
    3cce:	0e 94 08 20 	call	0x4010	; 0x4010 <__fp_split3>
    3cd2:	58 f3       	brcs	.-42     	; 0x3caa <__addsf3+0xc>
    3cd4:	ba 17       	cp	r27, r26
    3cd6:	62 07       	cpc	r22, r18
    3cd8:	73 07       	cpc	r23, r19
    3cda:	84 07       	cpc	r24, r20
    3cdc:	95 07       	cpc	r25, r21
    3cde:	20 f0       	brcs	.+8      	; 0x3ce8 <__addsf3x+0x1c>
    3ce0:	79 f4       	brne	.+30     	; 0x3d00 <__addsf3x+0x34>
    3ce2:	a6 f5       	brtc	.+104    	; 0x3d4c <__addsf3x+0x80>
    3ce4:	0c 94 42 20 	jmp	0x4084	; 0x4084 <__fp_zero>
    3ce8:	0e f4       	brtc	.+2      	; 0x3cec <__addsf3x+0x20>
    3cea:	e0 95       	com	r30
    3cec:	0b 2e       	mov	r0, r27
    3cee:	ba 2f       	mov	r27, r26
    3cf0:	a0 2d       	mov	r26, r0
    3cf2:	0b 01       	movw	r0, r22
    3cf4:	b9 01       	movw	r22, r18
    3cf6:	90 01       	movw	r18, r0
    3cf8:	0c 01       	movw	r0, r24
    3cfa:	ca 01       	movw	r24, r20
    3cfc:	a0 01       	movw	r20, r0
    3cfe:	11 24       	eor	r1, r1
    3d00:	ff 27       	eor	r31, r31
    3d02:	59 1b       	sub	r21, r25
    3d04:	99 f0       	breq	.+38     	; 0x3d2c <__addsf3x+0x60>
    3d06:	59 3f       	cpi	r21, 0xF9	; 249
    3d08:	50 f4       	brcc	.+20     	; 0x3d1e <__addsf3x+0x52>
    3d0a:	50 3e       	cpi	r21, 0xE0	; 224
    3d0c:	68 f1       	brcs	.+90     	; 0x3d68 <__addsf3x+0x9c>
    3d0e:	1a 16       	cp	r1, r26
    3d10:	f0 40       	sbci	r31, 0x00	; 0
    3d12:	a2 2f       	mov	r26, r18
    3d14:	23 2f       	mov	r18, r19
    3d16:	34 2f       	mov	r19, r20
    3d18:	44 27       	eor	r20, r20
    3d1a:	58 5f       	subi	r21, 0xF8	; 248
    3d1c:	f3 cf       	rjmp	.-26     	; 0x3d04 <__addsf3x+0x38>
    3d1e:	46 95       	lsr	r20
    3d20:	37 95       	ror	r19
    3d22:	27 95       	ror	r18
    3d24:	a7 95       	ror	r26
    3d26:	f0 40       	sbci	r31, 0x00	; 0
    3d28:	53 95       	inc	r21
    3d2a:	c9 f7       	brne	.-14     	; 0x3d1e <__addsf3x+0x52>
    3d2c:	7e f4       	brtc	.+30     	; 0x3d4c <__addsf3x+0x80>
    3d2e:	1f 16       	cp	r1, r31
    3d30:	ba 0b       	sbc	r27, r26
    3d32:	62 0b       	sbc	r22, r18
    3d34:	73 0b       	sbc	r23, r19
    3d36:	84 0b       	sbc	r24, r20
    3d38:	ba f0       	brmi	.+46     	; 0x3d68 <__addsf3x+0x9c>
    3d3a:	91 50       	subi	r25, 0x01	; 1
    3d3c:	a1 f0       	breq	.+40     	; 0x3d66 <__addsf3x+0x9a>
    3d3e:	ff 0f       	add	r31, r31
    3d40:	bb 1f       	adc	r27, r27
    3d42:	66 1f       	adc	r22, r22
    3d44:	77 1f       	adc	r23, r23
    3d46:	88 1f       	adc	r24, r24
    3d48:	c2 f7       	brpl	.-16     	; 0x3d3a <__addsf3x+0x6e>
    3d4a:	0e c0       	rjmp	.+28     	; 0x3d68 <__addsf3x+0x9c>
    3d4c:	ba 0f       	add	r27, r26
    3d4e:	62 1f       	adc	r22, r18
    3d50:	73 1f       	adc	r23, r19
    3d52:	84 1f       	adc	r24, r20
    3d54:	48 f4       	brcc	.+18     	; 0x3d68 <__addsf3x+0x9c>
    3d56:	87 95       	ror	r24
    3d58:	77 95       	ror	r23
    3d5a:	67 95       	ror	r22
    3d5c:	b7 95       	ror	r27
    3d5e:	f7 95       	ror	r31
    3d60:	9e 3f       	cpi	r25, 0xFE	; 254
    3d62:	08 f0       	brcs	.+2      	; 0x3d66 <__addsf3x+0x9a>
    3d64:	b0 cf       	rjmp	.-160    	; 0x3cc6 <__addsf3+0x28>
    3d66:	93 95       	inc	r25
    3d68:	88 0f       	add	r24, r24
    3d6a:	08 f0       	brcs	.+2      	; 0x3d6e <__addsf3x+0xa2>
    3d6c:	99 27       	eor	r25, r25
    3d6e:	ee 0f       	add	r30, r30
    3d70:	97 95       	ror	r25
    3d72:	87 95       	ror	r24
    3d74:	08 95       	ret

00003d76 <ceil>:
    3d76:	0e 94 2a 20 	call	0x4054	; 0x4054 <__fp_trunc>
    3d7a:	90 f0       	brcs	.+36     	; 0x3da0 <ceil+0x2a>
    3d7c:	9f 37       	cpi	r25, 0x7F	; 127
    3d7e:	48 f4       	brcc	.+18     	; 0x3d92 <ceil+0x1c>
    3d80:	91 11       	cpse	r25, r1
    3d82:	16 f4       	brtc	.+4      	; 0x3d88 <ceil+0x12>
    3d84:	0c 94 43 20 	jmp	0x4086	; 0x4086 <__fp_szero>
    3d88:	60 e0       	ldi	r22, 0x00	; 0
    3d8a:	70 e0       	ldi	r23, 0x00	; 0
    3d8c:	80 e8       	ldi	r24, 0x80	; 128
    3d8e:	9f e3       	ldi	r25, 0x3F	; 63
    3d90:	08 95       	ret
    3d92:	26 f0       	brts	.+8      	; 0x3d9c <ceil+0x26>
    3d94:	1b 16       	cp	r1, r27
    3d96:	61 1d       	adc	r22, r1
    3d98:	71 1d       	adc	r23, r1
    3d9a:	81 1d       	adc	r24, r1
    3d9c:	0c 94 bd 1f 	jmp	0x3f7a	; 0x3f7a <__fp_mintl>
    3da0:	0c 94 d8 1f 	jmp	0x3fb0	; 0x3fb0 <__fp_mpack>

00003da4 <__divsf3>:
    3da4:	0e 94 e6 1e 	call	0x3dcc	; 0x3dcc <__divsf3x>
    3da8:	0c 94 f7 1f 	jmp	0x3fee	; 0x3fee <__fp_round>
    3dac:	0e 94 f0 1f 	call	0x3fe0	; 0x3fe0 <__fp_pscB>
    3db0:	58 f0       	brcs	.+22     	; 0x3dc8 <__divsf3+0x24>
    3db2:	0e 94 e9 1f 	call	0x3fd2	; 0x3fd2 <__fp_pscA>
    3db6:	40 f0       	brcs	.+16     	; 0x3dc8 <__divsf3+0x24>
    3db8:	29 f4       	brne	.+10     	; 0x3dc4 <__divsf3+0x20>
    3dba:	5f 3f       	cpi	r21, 0xFF	; 255
    3dbc:	29 f0       	breq	.+10     	; 0x3dc8 <__divsf3+0x24>
    3dbe:	0c 94 b7 1f 	jmp	0x3f6e	; 0x3f6e <__fp_inf>
    3dc2:	51 11       	cpse	r21, r1
    3dc4:	0c 94 43 20 	jmp	0x4086	; 0x4086 <__fp_szero>
    3dc8:	0c 94 e6 1f 	jmp	0x3fcc	; 0x3fcc <__fp_nan>

00003dcc <__divsf3x>:
    3dcc:	0e 94 08 20 	call	0x4010	; 0x4010 <__fp_split3>
    3dd0:	68 f3       	brcs	.-38     	; 0x3dac <__divsf3+0x8>

00003dd2 <__divsf3_pse>:
    3dd2:	99 23       	and	r25, r25
    3dd4:	b1 f3       	breq	.-20     	; 0x3dc2 <__divsf3+0x1e>
    3dd6:	55 23       	and	r21, r21
    3dd8:	91 f3       	breq	.-28     	; 0x3dbe <__divsf3+0x1a>
    3dda:	95 1b       	sub	r25, r21
    3ddc:	55 0b       	sbc	r21, r21
    3dde:	bb 27       	eor	r27, r27
    3de0:	aa 27       	eor	r26, r26
    3de2:	62 17       	cp	r22, r18
    3de4:	73 07       	cpc	r23, r19
    3de6:	84 07       	cpc	r24, r20
    3de8:	38 f0       	brcs	.+14     	; 0x3df8 <__divsf3_pse+0x26>
    3dea:	9f 5f       	subi	r25, 0xFF	; 255
    3dec:	5f 4f       	sbci	r21, 0xFF	; 255
    3dee:	22 0f       	add	r18, r18
    3df0:	33 1f       	adc	r19, r19
    3df2:	44 1f       	adc	r20, r20
    3df4:	aa 1f       	adc	r26, r26
    3df6:	a9 f3       	breq	.-22     	; 0x3de2 <__divsf3_pse+0x10>
    3df8:	35 d0       	rcall	.+106    	; 0x3e64 <__divsf3_pse+0x92>
    3dfa:	0e 2e       	mov	r0, r30
    3dfc:	3a f0       	brmi	.+14     	; 0x3e0c <__divsf3_pse+0x3a>
    3dfe:	e0 e8       	ldi	r30, 0x80	; 128
    3e00:	32 d0       	rcall	.+100    	; 0x3e66 <__divsf3_pse+0x94>
    3e02:	91 50       	subi	r25, 0x01	; 1
    3e04:	50 40       	sbci	r21, 0x00	; 0
    3e06:	e6 95       	lsr	r30
    3e08:	00 1c       	adc	r0, r0
    3e0a:	ca f7       	brpl	.-14     	; 0x3dfe <__divsf3_pse+0x2c>
    3e0c:	2b d0       	rcall	.+86     	; 0x3e64 <__divsf3_pse+0x92>
    3e0e:	fe 2f       	mov	r31, r30
    3e10:	29 d0       	rcall	.+82     	; 0x3e64 <__divsf3_pse+0x92>
    3e12:	66 0f       	add	r22, r22
    3e14:	77 1f       	adc	r23, r23
    3e16:	88 1f       	adc	r24, r24
    3e18:	bb 1f       	adc	r27, r27
    3e1a:	26 17       	cp	r18, r22
    3e1c:	37 07       	cpc	r19, r23
    3e1e:	48 07       	cpc	r20, r24
    3e20:	ab 07       	cpc	r26, r27
    3e22:	b0 e8       	ldi	r27, 0x80	; 128
    3e24:	09 f0       	breq	.+2      	; 0x3e28 <__divsf3_pse+0x56>
    3e26:	bb 0b       	sbc	r27, r27
    3e28:	80 2d       	mov	r24, r0
    3e2a:	bf 01       	movw	r22, r30
    3e2c:	ff 27       	eor	r31, r31
    3e2e:	93 58       	subi	r25, 0x83	; 131
    3e30:	5f 4f       	sbci	r21, 0xFF	; 255
    3e32:	3a f0       	brmi	.+14     	; 0x3e42 <__divsf3_pse+0x70>
    3e34:	9e 3f       	cpi	r25, 0xFE	; 254
    3e36:	51 05       	cpc	r21, r1
    3e38:	78 f0       	brcs	.+30     	; 0x3e58 <__divsf3_pse+0x86>
    3e3a:	0c 94 b7 1f 	jmp	0x3f6e	; 0x3f6e <__fp_inf>
    3e3e:	0c 94 43 20 	jmp	0x4086	; 0x4086 <__fp_szero>
    3e42:	5f 3f       	cpi	r21, 0xFF	; 255
    3e44:	e4 f3       	brlt	.-8      	; 0x3e3e <__divsf3_pse+0x6c>
    3e46:	98 3e       	cpi	r25, 0xE8	; 232
    3e48:	d4 f3       	brlt	.-12     	; 0x3e3e <__divsf3_pse+0x6c>
    3e4a:	86 95       	lsr	r24
    3e4c:	77 95       	ror	r23
    3e4e:	67 95       	ror	r22
    3e50:	b7 95       	ror	r27
    3e52:	f7 95       	ror	r31
    3e54:	9f 5f       	subi	r25, 0xFF	; 255
    3e56:	c9 f7       	brne	.-14     	; 0x3e4a <__divsf3_pse+0x78>
    3e58:	88 0f       	add	r24, r24
    3e5a:	91 1d       	adc	r25, r1
    3e5c:	96 95       	lsr	r25
    3e5e:	87 95       	ror	r24
    3e60:	97 f9       	bld	r25, 7
    3e62:	08 95       	ret
    3e64:	e1 e0       	ldi	r30, 0x01	; 1
    3e66:	66 0f       	add	r22, r22
    3e68:	77 1f       	adc	r23, r23
    3e6a:	88 1f       	adc	r24, r24
    3e6c:	bb 1f       	adc	r27, r27
    3e6e:	62 17       	cp	r22, r18
    3e70:	73 07       	cpc	r23, r19
    3e72:	84 07       	cpc	r24, r20
    3e74:	ba 07       	cpc	r27, r26
    3e76:	20 f0       	brcs	.+8      	; 0x3e80 <__divsf3_pse+0xae>
    3e78:	62 1b       	sub	r22, r18
    3e7a:	73 0b       	sbc	r23, r19
    3e7c:	84 0b       	sbc	r24, r20
    3e7e:	ba 0b       	sbc	r27, r26
    3e80:	ee 1f       	adc	r30, r30
    3e82:	88 f7       	brcc	.-30     	; 0x3e66 <__divsf3_pse+0x94>
    3e84:	e0 95       	com	r30
    3e86:	08 95       	ret

00003e88 <__fixsfsi>:
    3e88:	0e 94 4b 1f 	call	0x3e96	; 0x3e96 <__fixunssfsi>
    3e8c:	68 94       	set
    3e8e:	b1 11       	cpse	r27, r1
    3e90:	0c 94 43 20 	jmp	0x4086	; 0x4086 <__fp_szero>
    3e94:	08 95       	ret

00003e96 <__fixunssfsi>:
    3e96:	0e 94 10 20 	call	0x4020	; 0x4020 <__fp_splitA>
    3e9a:	88 f0       	brcs	.+34     	; 0x3ebe <__fixunssfsi+0x28>
    3e9c:	9f 57       	subi	r25, 0x7F	; 127
    3e9e:	98 f0       	brcs	.+38     	; 0x3ec6 <__fixunssfsi+0x30>
    3ea0:	b9 2f       	mov	r27, r25
    3ea2:	99 27       	eor	r25, r25
    3ea4:	b7 51       	subi	r27, 0x17	; 23
    3ea6:	b0 f0       	brcs	.+44     	; 0x3ed4 <__fixunssfsi+0x3e>
    3ea8:	e1 f0       	breq	.+56     	; 0x3ee2 <__fixunssfsi+0x4c>
    3eaa:	66 0f       	add	r22, r22
    3eac:	77 1f       	adc	r23, r23
    3eae:	88 1f       	adc	r24, r24
    3eb0:	99 1f       	adc	r25, r25
    3eb2:	1a f0       	brmi	.+6      	; 0x3eba <__fixunssfsi+0x24>
    3eb4:	ba 95       	dec	r27
    3eb6:	c9 f7       	brne	.-14     	; 0x3eaa <__fixunssfsi+0x14>
    3eb8:	14 c0       	rjmp	.+40     	; 0x3ee2 <__fixunssfsi+0x4c>
    3eba:	b1 30       	cpi	r27, 0x01	; 1
    3ebc:	91 f0       	breq	.+36     	; 0x3ee2 <__fixunssfsi+0x4c>
    3ebe:	0e 94 42 20 	call	0x4084	; 0x4084 <__fp_zero>
    3ec2:	b1 e0       	ldi	r27, 0x01	; 1
    3ec4:	08 95       	ret
    3ec6:	0c 94 42 20 	jmp	0x4084	; 0x4084 <__fp_zero>
    3eca:	67 2f       	mov	r22, r23
    3ecc:	78 2f       	mov	r23, r24
    3ece:	88 27       	eor	r24, r24
    3ed0:	b8 5f       	subi	r27, 0xF8	; 248
    3ed2:	39 f0       	breq	.+14     	; 0x3ee2 <__fixunssfsi+0x4c>
    3ed4:	b9 3f       	cpi	r27, 0xF9	; 249
    3ed6:	cc f3       	brlt	.-14     	; 0x3eca <__fixunssfsi+0x34>
    3ed8:	86 95       	lsr	r24
    3eda:	77 95       	ror	r23
    3edc:	67 95       	ror	r22
    3ede:	b3 95       	inc	r27
    3ee0:	d9 f7       	brne	.-10     	; 0x3ed8 <__fixunssfsi+0x42>
    3ee2:	3e f4       	brtc	.+14     	; 0x3ef2 <__fixunssfsi+0x5c>
    3ee4:	90 95       	com	r25
    3ee6:	80 95       	com	r24
    3ee8:	70 95       	com	r23
    3eea:	61 95       	neg	r22
    3eec:	7f 4f       	sbci	r23, 0xFF	; 255
    3eee:	8f 4f       	sbci	r24, 0xFF	; 255
    3ef0:	9f 4f       	sbci	r25, 0xFF	; 255
    3ef2:	08 95       	ret

00003ef4 <__floatunsisf>:
    3ef4:	e8 94       	clt
    3ef6:	09 c0       	rjmp	.+18     	; 0x3f0a <__floatsisf+0x12>

00003ef8 <__floatsisf>:
    3ef8:	97 fb       	bst	r25, 7
    3efa:	3e f4       	brtc	.+14     	; 0x3f0a <__floatsisf+0x12>
    3efc:	90 95       	com	r25
    3efe:	80 95       	com	r24
    3f00:	70 95       	com	r23
    3f02:	61 95       	neg	r22
    3f04:	7f 4f       	sbci	r23, 0xFF	; 255
    3f06:	8f 4f       	sbci	r24, 0xFF	; 255
    3f08:	9f 4f       	sbci	r25, 0xFF	; 255
    3f0a:	99 23       	and	r25, r25
    3f0c:	a9 f0       	breq	.+42     	; 0x3f38 <__floatsisf+0x40>
    3f0e:	f9 2f       	mov	r31, r25
    3f10:	96 e9       	ldi	r25, 0x96	; 150
    3f12:	bb 27       	eor	r27, r27
    3f14:	93 95       	inc	r25
    3f16:	f6 95       	lsr	r31
    3f18:	87 95       	ror	r24
    3f1a:	77 95       	ror	r23
    3f1c:	67 95       	ror	r22
    3f1e:	b7 95       	ror	r27
    3f20:	f1 11       	cpse	r31, r1
    3f22:	f8 cf       	rjmp	.-16     	; 0x3f14 <__floatsisf+0x1c>
    3f24:	fa f4       	brpl	.+62     	; 0x3f64 <__floatsisf+0x6c>
    3f26:	bb 0f       	add	r27, r27
    3f28:	11 f4       	brne	.+4      	; 0x3f2e <__floatsisf+0x36>
    3f2a:	60 ff       	sbrs	r22, 0
    3f2c:	1b c0       	rjmp	.+54     	; 0x3f64 <__floatsisf+0x6c>
    3f2e:	6f 5f       	subi	r22, 0xFF	; 255
    3f30:	7f 4f       	sbci	r23, 0xFF	; 255
    3f32:	8f 4f       	sbci	r24, 0xFF	; 255
    3f34:	9f 4f       	sbci	r25, 0xFF	; 255
    3f36:	16 c0       	rjmp	.+44     	; 0x3f64 <__floatsisf+0x6c>
    3f38:	88 23       	and	r24, r24
    3f3a:	11 f0       	breq	.+4      	; 0x3f40 <__floatsisf+0x48>
    3f3c:	96 e9       	ldi	r25, 0x96	; 150
    3f3e:	11 c0       	rjmp	.+34     	; 0x3f62 <__floatsisf+0x6a>
    3f40:	77 23       	and	r23, r23
    3f42:	21 f0       	breq	.+8      	; 0x3f4c <__floatsisf+0x54>
    3f44:	9e e8       	ldi	r25, 0x8E	; 142
    3f46:	87 2f       	mov	r24, r23
    3f48:	76 2f       	mov	r23, r22
    3f4a:	05 c0       	rjmp	.+10     	; 0x3f56 <__floatsisf+0x5e>
    3f4c:	66 23       	and	r22, r22
    3f4e:	71 f0       	breq	.+28     	; 0x3f6c <__floatsisf+0x74>
    3f50:	96 e8       	ldi	r25, 0x86	; 134
    3f52:	86 2f       	mov	r24, r22
    3f54:	70 e0       	ldi	r23, 0x00	; 0
    3f56:	60 e0       	ldi	r22, 0x00	; 0
    3f58:	2a f0       	brmi	.+10     	; 0x3f64 <__floatsisf+0x6c>
    3f5a:	9a 95       	dec	r25
    3f5c:	66 0f       	add	r22, r22
    3f5e:	77 1f       	adc	r23, r23
    3f60:	88 1f       	adc	r24, r24
    3f62:	da f7       	brpl	.-10     	; 0x3f5a <__floatsisf+0x62>
    3f64:	88 0f       	add	r24, r24
    3f66:	96 95       	lsr	r25
    3f68:	87 95       	ror	r24
    3f6a:	97 f9       	bld	r25, 7
    3f6c:	08 95       	ret

00003f6e <__fp_inf>:
    3f6e:	97 f9       	bld	r25, 7
    3f70:	9f 67       	ori	r25, 0x7F	; 127
    3f72:	80 e8       	ldi	r24, 0x80	; 128
    3f74:	70 e0       	ldi	r23, 0x00	; 0
    3f76:	60 e0       	ldi	r22, 0x00	; 0
    3f78:	08 95       	ret

00003f7a <__fp_mintl>:
    3f7a:	88 23       	and	r24, r24
    3f7c:	71 f4       	brne	.+28     	; 0x3f9a <__fp_mintl+0x20>
    3f7e:	77 23       	and	r23, r23
    3f80:	21 f0       	breq	.+8      	; 0x3f8a <__fp_mintl+0x10>
    3f82:	98 50       	subi	r25, 0x08	; 8
    3f84:	87 2b       	or	r24, r23
    3f86:	76 2f       	mov	r23, r22
    3f88:	07 c0       	rjmp	.+14     	; 0x3f98 <__fp_mintl+0x1e>
    3f8a:	66 23       	and	r22, r22
    3f8c:	11 f4       	brne	.+4      	; 0x3f92 <__fp_mintl+0x18>
    3f8e:	99 27       	eor	r25, r25
    3f90:	0d c0       	rjmp	.+26     	; 0x3fac <__fp_mintl+0x32>
    3f92:	90 51       	subi	r25, 0x10	; 16
    3f94:	86 2b       	or	r24, r22
    3f96:	70 e0       	ldi	r23, 0x00	; 0
    3f98:	60 e0       	ldi	r22, 0x00	; 0
    3f9a:	2a f0       	brmi	.+10     	; 0x3fa6 <__fp_mintl+0x2c>
    3f9c:	9a 95       	dec	r25
    3f9e:	66 0f       	add	r22, r22
    3fa0:	77 1f       	adc	r23, r23
    3fa2:	88 1f       	adc	r24, r24
    3fa4:	da f7       	brpl	.-10     	; 0x3f9c <__fp_mintl+0x22>
    3fa6:	88 0f       	add	r24, r24
    3fa8:	96 95       	lsr	r25
    3faa:	87 95       	ror	r24
    3fac:	97 f9       	bld	r25, 7
    3fae:	08 95       	ret

00003fb0 <__fp_mpack>:
    3fb0:	9f 3f       	cpi	r25, 0xFF	; 255
    3fb2:	31 f0       	breq	.+12     	; 0x3fc0 <__fp_mpack_finite+0xc>

00003fb4 <__fp_mpack_finite>:
    3fb4:	91 50       	subi	r25, 0x01	; 1
    3fb6:	20 f4       	brcc	.+8      	; 0x3fc0 <__fp_mpack_finite+0xc>
    3fb8:	87 95       	ror	r24
    3fba:	77 95       	ror	r23
    3fbc:	67 95       	ror	r22
    3fbe:	b7 95       	ror	r27
    3fc0:	88 0f       	add	r24, r24
    3fc2:	91 1d       	adc	r25, r1
    3fc4:	96 95       	lsr	r25
    3fc6:	87 95       	ror	r24
    3fc8:	97 f9       	bld	r25, 7
    3fca:	08 95       	ret

00003fcc <__fp_nan>:
    3fcc:	9f ef       	ldi	r25, 0xFF	; 255
    3fce:	80 ec       	ldi	r24, 0xC0	; 192
    3fd0:	08 95       	ret

00003fd2 <__fp_pscA>:
    3fd2:	00 24       	eor	r0, r0
    3fd4:	0a 94       	dec	r0
    3fd6:	16 16       	cp	r1, r22
    3fd8:	17 06       	cpc	r1, r23
    3fda:	18 06       	cpc	r1, r24
    3fdc:	09 06       	cpc	r0, r25
    3fde:	08 95       	ret

00003fe0 <__fp_pscB>:
    3fe0:	00 24       	eor	r0, r0
    3fe2:	0a 94       	dec	r0
    3fe4:	12 16       	cp	r1, r18
    3fe6:	13 06       	cpc	r1, r19
    3fe8:	14 06       	cpc	r1, r20
    3fea:	05 06       	cpc	r0, r21
    3fec:	08 95       	ret

00003fee <__fp_round>:
    3fee:	09 2e       	mov	r0, r25
    3ff0:	03 94       	inc	r0
    3ff2:	00 0c       	add	r0, r0
    3ff4:	11 f4       	brne	.+4      	; 0x3ffa <__fp_round+0xc>
    3ff6:	88 23       	and	r24, r24
    3ff8:	52 f0       	brmi	.+20     	; 0x400e <__RODATA_PM_OFFSET__+0xe>
    3ffa:	bb 0f       	add	r27, r27
    3ffc:	40 f4       	brcc	.+16     	; 0x400e <__RODATA_PM_OFFSET__+0xe>
    3ffe:	bf 2b       	or	r27, r31
    4000:	11 f4       	brne	.+4      	; 0x4006 <__RODATA_PM_OFFSET__+0x6>
    4002:	60 ff       	sbrs	r22, 0
    4004:	04 c0       	rjmp	.+8      	; 0x400e <__RODATA_PM_OFFSET__+0xe>
    4006:	6f 5f       	subi	r22, 0xFF	; 255
    4008:	7f 4f       	sbci	r23, 0xFF	; 255
    400a:	8f 4f       	sbci	r24, 0xFF	; 255
    400c:	9f 4f       	sbci	r25, 0xFF	; 255
    400e:	08 95       	ret

00004010 <__fp_split3>:
    4010:	57 fd       	sbrc	r21, 7
    4012:	90 58       	subi	r25, 0x80	; 128
    4014:	44 0f       	add	r20, r20
    4016:	55 1f       	adc	r21, r21
    4018:	59 f0       	breq	.+22     	; 0x4030 <__fp_splitA+0x10>
    401a:	5f 3f       	cpi	r21, 0xFF	; 255
    401c:	71 f0       	breq	.+28     	; 0x403a <__fp_splitA+0x1a>
    401e:	47 95       	ror	r20

00004020 <__fp_splitA>:
    4020:	88 0f       	add	r24, r24
    4022:	97 fb       	bst	r25, 7
    4024:	99 1f       	adc	r25, r25
    4026:	61 f0       	breq	.+24     	; 0x4040 <__fp_splitA+0x20>
    4028:	9f 3f       	cpi	r25, 0xFF	; 255
    402a:	79 f0       	breq	.+30     	; 0x404a <__fp_splitA+0x2a>
    402c:	87 95       	ror	r24
    402e:	08 95       	ret
    4030:	12 16       	cp	r1, r18
    4032:	13 06       	cpc	r1, r19
    4034:	14 06       	cpc	r1, r20
    4036:	55 1f       	adc	r21, r21
    4038:	f2 cf       	rjmp	.-28     	; 0x401e <__fp_split3+0xe>
    403a:	46 95       	lsr	r20
    403c:	f1 df       	rcall	.-30     	; 0x4020 <__fp_splitA>
    403e:	08 c0       	rjmp	.+16     	; 0x4050 <__fp_splitA+0x30>
    4040:	16 16       	cp	r1, r22
    4042:	17 06       	cpc	r1, r23
    4044:	18 06       	cpc	r1, r24
    4046:	99 1f       	adc	r25, r25
    4048:	f1 cf       	rjmp	.-30     	; 0x402c <__fp_splitA+0xc>
    404a:	86 95       	lsr	r24
    404c:	71 05       	cpc	r23, r1
    404e:	61 05       	cpc	r22, r1
    4050:	08 94       	sec
    4052:	08 95       	ret

00004054 <__fp_trunc>:
    4054:	0e 94 10 20 	call	0x4020	; 0x4020 <__fp_splitA>
    4058:	a0 f0       	brcs	.+40     	; 0x4082 <__fp_trunc+0x2e>
    405a:	be e7       	ldi	r27, 0x7E	; 126
    405c:	b9 17       	cp	r27, r25
    405e:	88 f4       	brcc	.+34     	; 0x4082 <__fp_trunc+0x2e>
    4060:	bb 27       	eor	r27, r27
    4062:	9f 38       	cpi	r25, 0x8F	; 143
    4064:	60 f4       	brcc	.+24     	; 0x407e <__fp_trunc+0x2a>
    4066:	16 16       	cp	r1, r22
    4068:	b1 1d       	adc	r27, r1
    406a:	67 2f       	mov	r22, r23
    406c:	78 2f       	mov	r23, r24
    406e:	88 27       	eor	r24, r24
    4070:	98 5f       	subi	r25, 0xF8	; 248
    4072:	f7 cf       	rjmp	.-18     	; 0x4062 <__fp_trunc+0xe>
    4074:	86 95       	lsr	r24
    4076:	77 95       	ror	r23
    4078:	67 95       	ror	r22
    407a:	b1 1d       	adc	r27, r1
    407c:	93 95       	inc	r25
    407e:	96 39       	cpi	r25, 0x96	; 150
    4080:	c8 f3       	brcs	.-14     	; 0x4074 <__fp_trunc+0x20>
    4082:	08 95       	ret

00004084 <__fp_zero>:
    4084:	e8 94       	clt

00004086 <__fp_szero>:
    4086:	bb 27       	eor	r27, r27
    4088:	66 27       	eor	r22, r22
    408a:	77 27       	eor	r23, r23
    408c:	cb 01       	movw	r24, r22
    408e:	97 f9       	bld	r25, 7
    4090:	08 95       	ret

00004092 <__mulsf3>:
    4092:	0e 94 5c 20 	call	0x40b8	; 0x40b8 <__mulsf3x>
    4096:	0c 94 f7 1f 	jmp	0x3fee	; 0x3fee <__fp_round>
    409a:	0e 94 e9 1f 	call	0x3fd2	; 0x3fd2 <__fp_pscA>
    409e:	38 f0       	brcs	.+14     	; 0x40ae <__mulsf3+0x1c>
    40a0:	0e 94 f0 1f 	call	0x3fe0	; 0x3fe0 <__fp_pscB>
    40a4:	20 f0       	brcs	.+8      	; 0x40ae <__mulsf3+0x1c>
    40a6:	95 23       	and	r25, r21
    40a8:	11 f0       	breq	.+4      	; 0x40ae <__mulsf3+0x1c>
    40aa:	0c 94 b7 1f 	jmp	0x3f6e	; 0x3f6e <__fp_inf>
    40ae:	0c 94 e6 1f 	jmp	0x3fcc	; 0x3fcc <__fp_nan>
    40b2:	11 24       	eor	r1, r1
    40b4:	0c 94 43 20 	jmp	0x4086	; 0x4086 <__fp_szero>

000040b8 <__mulsf3x>:
    40b8:	0e 94 08 20 	call	0x4010	; 0x4010 <__fp_split3>
    40bc:	70 f3       	brcs	.-36     	; 0x409a <__mulsf3+0x8>

000040be <__mulsf3_pse>:
    40be:	95 9f       	mul	r25, r21
    40c0:	c1 f3       	breq	.-16     	; 0x40b2 <__mulsf3+0x20>
    40c2:	95 0f       	add	r25, r21
    40c4:	50 e0       	ldi	r21, 0x00	; 0
    40c6:	55 1f       	adc	r21, r21
    40c8:	62 9f       	mul	r22, r18
    40ca:	f0 01       	movw	r30, r0
    40cc:	72 9f       	mul	r23, r18
    40ce:	bb 27       	eor	r27, r27
    40d0:	f0 0d       	add	r31, r0
    40d2:	b1 1d       	adc	r27, r1
    40d4:	63 9f       	mul	r22, r19
    40d6:	aa 27       	eor	r26, r26
    40d8:	f0 0d       	add	r31, r0
    40da:	b1 1d       	adc	r27, r1
    40dc:	aa 1f       	adc	r26, r26
    40de:	64 9f       	mul	r22, r20
    40e0:	66 27       	eor	r22, r22
    40e2:	b0 0d       	add	r27, r0
    40e4:	a1 1d       	adc	r26, r1
    40e6:	66 1f       	adc	r22, r22
    40e8:	82 9f       	mul	r24, r18
    40ea:	22 27       	eor	r18, r18
    40ec:	b0 0d       	add	r27, r0
    40ee:	a1 1d       	adc	r26, r1
    40f0:	62 1f       	adc	r22, r18
    40f2:	73 9f       	mul	r23, r19
    40f4:	b0 0d       	add	r27, r0
    40f6:	a1 1d       	adc	r26, r1
    40f8:	62 1f       	adc	r22, r18
    40fa:	83 9f       	mul	r24, r19
    40fc:	a0 0d       	add	r26, r0
    40fe:	61 1d       	adc	r22, r1
    4100:	22 1f       	adc	r18, r18
    4102:	74 9f       	mul	r23, r20
    4104:	33 27       	eor	r19, r19
    4106:	a0 0d       	add	r26, r0
    4108:	61 1d       	adc	r22, r1
    410a:	23 1f       	adc	r18, r19
    410c:	84 9f       	mul	r24, r20
    410e:	60 0d       	add	r22, r0
    4110:	21 1d       	adc	r18, r1
    4112:	82 2f       	mov	r24, r18
    4114:	76 2f       	mov	r23, r22
    4116:	6a 2f       	mov	r22, r26
    4118:	11 24       	eor	r1, r1
    411a:	9f 57       	subi	r25, 0x7F	; 127
    411c:	50 40       	sbci	r21, 0x00	; 0
    411e:	9a f0       	brmi	.+38     	; 0x4146 <__mulsf3_pse+0x88>
    4120:	f1 f0       	breq	.+60     	; 0x415e <__mulsf3_pse+0xa0>
    4122:	88 23       	and	r24, r24
    4124:	4a f0       	brmi	.+18     	; 0x4138 <__mulsf3_pse+0x7a>
    4126:	ee 0f       	add	r30, r30
    4128:	ff 1f       	adc	r31, r31
    412a:	bb 1f       	adc	r27, r27
    412c:	66 1f       	adc	r22, r22
    412e:	77 1f       	adc	r23, r23
    4130:	88 1f       	adc	r24, r24
    4132:	91 50       	subi	r25, 0x01	; 1
    4134:	50 40       	sbci	r21, 0x00	; 0
    4136:	a9 f7       	brne	.-22     	; 0x4122 <__mulsf3_pse+0x64>
    4138:	9e 3f       	cpi	r25, 0xFE	; 254
    413a:	51 05       	cpc	r21, r1
    413c:	80 f0       	brcs	.+32     	; 0x415e <__mulsf3_pse+0xa0>
    413e:	0c 94 b7 1f 	jmp	0x3f6e	; 0x3f6e <__fp_inf>
    4142:	0c 94 43 20 	jmp	0x4086	; 0x4086 <__fp_szero>
    4146:	5f 3f       	cpi	r21, 0xFF	; 255
    4148:	e4 f3       	brlt	.-8      	; 0x4142 <__mulsf3_pse+0x84>
    414a:	98 3e       	cpi	r25, 0xE8	; 232
    414c:	d4 f3       	brlt	.-12     	; 0x4142 <__mulsf3_pse+0x84>
    414e:	86 95       	lsr	r24
    4150:	77 95       	ror	r23
    4152:	67 95       	ror	r22
    4154:	b7 95       	ror	r27
    4156:	f7 95       	ror	r31
    4158:	e7 95       	ror	r30
    415a:	9f 5f       	subi	r25, 0xFF	; 255
    415c:	c1 f7       	brne	.-16     	; 0x414e <__mulsf3_pse+0x90>
    415e:	fe 2b       	or	r31, r30
    4160:	88 0f       	add	r24, r24
    4162:	91 1d       	adc	r25, r1
    4164:	96 95       	lsr	r25
    4166:	87 95       	ror	r24
    4168:	97 f9       	bld	r25, 7
    416a:	08 95       	ret

0000416c <__mulsi3>:
    416c:	db 01       	movw	r26, r22
    416e:	8f 93       	push	r24
    4170:	9f 93       	push	r25
    4172:	0e 94 22 21 	call	0x4244	; 0x4244 <__muluhisi3>
    4176:	bf 91       	pop	r27
    4178:	af 91       	pop	r26
    417a:	a2 9f       	mul	r26, r18
    417c:	80 0d       	add	r24, r0
    417e:	91 1d       	adc	r25, r1
    4180:	a3 9f       	mul	r26, r19
    4182:	90 0d       	add	r25, r0
    4184:	b2 9f       	mul	r27, r18
    4186:	90 0d       	add	r25, r0
    4188:	11 24       	eor	r1, r1
    418a:	08 95       	ret

0000418c <__udivmodqi4>:
    418c:	99 1b       	sub	r25, r25
    418e:	79 e0       	ldi	r23, 0x09	; 9
    4190:	04 c0       	rjmp	.+8      	; 0x419a <__udivmodqi4_ep>

00004192 <__udivmodqi4_loop>:
    4192:	99 1f       	adc	r25, r25
    4194:	96 17       	cp	r25, r22
    4196:	08 f0       	brcs	.+2      	; 0x419a <__udivmodqi4_ep>
    4198:	96 1b       	sub	r25, r22

0000419a <__udivmodqi4_ep>:
    419a:	88 1f       	adc	r24, r24
    419c:	7a 95       	dec	r23
    419e:	c9 f7       	brne	.-14     	; 0x4192 <__udivmodqi4_loop>
    41a0:	80 95       	com	r24
    41a2:	08 95       	ret

000041a4 <__udivmodhi4>:
    41a4:	aa 1b       	sub	r26, r26
    41a6:	bb 1b       	sub	r27, r27
    41a8:	51 e1       	ldi	r21, 0x11	; 17
    41aa:	07 c0       	rjmp	.+14     	; 0x41ba <__udivmodhi4_ep>

000041ac <__udivmodhi4_loop>:
    41ac:	aa 1f       	adc	r26, r26
    41ae:	bb 1f       	adc	r27, r27
    41b0:	a6 17       	cp	r26, r22
    41b2:	b7 07       	cpc	r27, r23
    41b4:	10 f0       	brcs	.+4      	; 0x41ba <__udivmodhi4_ep>
    41b6:	a6 1b       	sub	r26, r22
    41b8:	b7 0b       	sbc	r27, r23

000041ba <__udivmodhi4_ep>:
    41ba:	88 1f       	adc	r24, r24
    41bc:	99 1f       	adc	r25, r25
    41be:	5a 95       	dec	r21
    41c0:	a9 f7       	brne	.-22     	; 0x41ac <__udivmodhi4_loop>
    41c2:	80 95       	com	r24
    41c4:	90 95       	com	r25
    41c6:	bc 01       	movw	r22, r24
    41c8:	cd 01       	movw	r24, r26
    41ca:	08 95       	ret

000041cc <__divmodhi4>:
    41cc:	97 fb       	bst	r25, 7
    41ce:	07 2e       	mov	r0, r23
    41d0:	16 f4       	brtc	.+4      	; 0x41d6 <__divmodhi4+0xa>
    41d2:	00 94       	com	r0
    41d4:	07 d0       	rcall	.+14     	; 0x41e4 <__divmodhi4_neg1>
    41d6:	77 fd       	sbrc	r23, 7
    41d8:	09 d0       	rcall	.+18     	; 0x41ec <__divmodhi4_neg2>
    41da:	0e 94 d2 20 	call	0x41a4	; 0x41a4 <__udivmodhi4>
    41de:	07 fc       	sbrc	r0, 7
    41e0:	05 d0       	rcall	.+10     	; 0x41ec <__divmodhi4_neg2>
    41e2:	3e f4       	brtc	.+14     	; 0x41f2 <__divmodhi4_exit>

000041e4 <__divmodhi4_neg1>:
    41e4:	90 95       	com	r25
    41e6:	81 95       	neg	r24
    41e8:	9f 4f       	sbci	r25, 0xFF	; 255
    41ea:	08 95       	ret

000041ec <__divmodhi4_neg2>:
    41ec:	70 95       	com	r23
    41ee:	61 95       	neg	r22
    41f0:	7f 4f       	sbci	r23, 0xFF	; 255

000041f2 <__divmodhi4_exit>:
    41f2:	08 95       	ret

000041f4 <__udivmodsi4>:
    41f4:	a1 e2       	ldi	r26, 0x21	; 33
    41f6:	1a 2e       	mov	r1, r26
    41f8:	aa 1b       	sub	r26, r26
    41fa:	bb 1b       	sub	r27, r27
    41fc:	fd 01       	movw	r30, r26
    41fe:	0d c0       	rjmp	.+26     	; 0x421a <__udivmodsi4_ep>

00004200 <__udivmodsi4_loop>:
    4200:	aa 1f       	adc	r26, r26
    4202:	bb 1f       	adc	r27, r27
    4204:	ee 1f       	adc	r30, r30
    4206:	ff 1f       	adc	r31, r31
    4208:	a2 17       	cp	r26, r18
    420a:	b3 07       	cpc	r27, r19
    420c:	e4 07       	cpc	r30, r20
    420e:	f5 07       	cpc	r31, r21
    4210:	20 f0       	brcs	.+8      	; 0x421a <__udivmodsi4_ep>
    4212:	a2 1b       	sub	r26, r18
    4214:	b3 0b       	sbc	r27, r19
    4216:	e4 0b       	sbc	r30, r20
    4218:	f5 0b       	sbc	r31, r21

0000421a <__udivmodsi4_ep>:
    421a:	66 1f       	adc	r22, r22
    421c:	77 1f       	adc	r23, r23
    421e:	88 1f       	adc	r24, r24
    4220:	99 1f       	adc	r25, r25
    4222:	1a 94       	dec	r1
    4224:	69 f7       	brne	.-38     	; 0x4200 <__udivmodsi4_loop>
    4226:	60 95       	com	r22
    4228:	70 95       	com	r23
    422a:	80 95       	com	r24
    422c:	90 95       	com	r25
    422e:	9b 01       	movw	r18, r22
    4230:	ac 01       	movw	r20, r24
    4232:	bd 01       	movw	r22, r26
    4234:	cf 01       	movw	r24, r30
    4236:	08 95       	ret

00004238 <__tablejump2__>:
    4238:	ee 0f       	add	r30, r30
    423a:	ff 1f       	adc	r31, r31
    423c:	05 90       	lpm	r0, Z+
    423e:	f4 91       	lpm	r31, Z
    4240:	e0 2d       	mov	r30, r0
    4242:	09 94       	ijmp

00004244 <__muluhisi3>:
    4244:	0e 94 2d 21 	call	0x425a	; 0x425a <__umulhisi3>
    4248:	a5 9f       	mul	r26, r21
    424a:	90 0d       	add	r25, r0
    424c:	b4 9f       	mul	r27, r20
    424e:	90 0d       	add	r25, r0
    4250:	a4 9f       	mul	r26, r20
    4252:	80 0d       	add	r24, r0
    4254:	91 1d       	adc	r25, r1
    4256:	11 24       	eor	r1, r1
    4258:	08 95       	ret

0000425a <__umulhisi3>:
    425a:	a2 9f       	mul	r26, r18
    425c:	b0 01       	movw	r22, r0
    425e:	b3 9f       	mul	r27, r19
    4260:	c0 01       	movw	r24, r0
    4262:	a3 9f       	mul	r26, r19
    4264:	70 0d       	add	r23, r0
    4266:	81 1d       	adc	r24, r1
    4268:	11 24       	eor	r1, r1
    426a:	91 1d       	adc	r25, r1
    426c:	b2 9f       	mul	r27, r18
    426e:	70 0d       	add	r23, r0
    4270:	81 1d       	adc	r24, r1
    4272:	11 24       	eor	r1, r1
    4274:	91 1d       	adc	r25, r1
    4276:	08 95       	ret

00004278 <calloc>:
    4278:	0f 93       	push	r16
    427a:	1f 93       	push	r17
    427c:	cf 93       	push	r28
    427e:	df 93       	push	r29
    4280:	86 9f       	mul	r24, r22
    4282:	80 01       	movw	r16, r0
    4284:	87 9f       	mul	r24, r23
    4286:	10 0d       	add	r17, r0
    4288:	96 9f       	mul	r25, r22
    428a:	10 0d       	add	r17, r0
    428c:	11 24       	eor	r1, r1
    428e:	c8 01       	movw	r24, r16
    4290:	0e 94 58 21 	call	0x42b0	; 0x42b0 <malloc>
    4294:	ec 01       	movw	r28, r24
    4296:	00 97       	sbiw	r24, 0x00	; 0
    4298:	29 f0       	breq	.+10     	; 0x42a4 <calloc+0x2c>
    429a:	a8 01       	movw	r20, r16
    429c:	60 e0       	ldi	r22, 0x00	; 0
    429e:	70 e0       	ldi	r23, 0x00	; 0
    42a0:	0e 94 a0 22 	call	0x4540	; 0x4540 <memset>
    42a4:	ce 01       	movw	r24, r28
    42a6:	df 91       	pop	r29
    42a8:	cf 91       	pop	r28
    42aa:	1f 91       	pop	r17
    42ac:	0f 91       	pop	r16
    42ae:	08 95       	ret

000042b0 <malloc>:
    42b0:	0f 93       	push	r16
    42b2:	1f 93       	push	r17
    42b4:	cf 93       	push	r28
    42b6:	df 93       	push	r29
    42b8:	82 30       	cpi	r24, 0x02	; 2
    42ba:	91 05       	cpc	r25, r1
    42bc:	10 f4       	brcc	.+4      	; 0x42c2 <malloc+0x12>
    42be:	82 e0       	ldi	r24, 0x02	; 2
    42c0:	90 e0       	ldi	r25, 0x00	; 0
    42c2:	e0 91 87 29 	lds	r30, 0x2987	; 0x802987 <__flp>
    42c6:	f0 91 88 29 	lds	r31, 0x2988	; 0x802988 <__flp+0x1>
    42ca:	20 e0       	ldi	r18, 0x00	; 0
    42cc:	30 e0       	ldi	r19, 0x00	; 0
    42ce:	a0 e0       	ldi	r26, 0x00	; 0
    42d0:	b0 e0       	ldi	r27, 0x00	; 0
    42d2:	30 97       	sbiw	r30, 0x00	; 0
    42d4:	19 f1       	breq	.+70     	; 0x431c <malloc+0x6c>
    42d6:	40 81       	ld	r20, Z
    42d8:	51 81       	ldd	r21, Z+1	; 0x01
    42da:	02 81       	ldd	r16, Z+2	; 0x02
    42dc:	13 81       	ldd	r17, Z+3	; 0x03
    42de:	48 17       	cp	r20, r24
    42e0:	59 07       	cpc	r21, r25
    42e2:	c8 f0       	brcs	.+50     	; 0x4316 <malloc+0x66>
    42e4:	84 17       	cp	r24, r20
    42e6:	95 07       	cpc	r25, r21
    42e8:	69 f4       	brne	.+26     	; 0x4304 <malloc+0x54>
    42ea:	10 97       	sbiw	r26, 0x00	; 0
    42ec:	31 f0       	breq	.+12     	; 0x42fa <malloc+0x4a>
    42ee:	12 96       	adiw	r26, 0x02	; 2
    42f0:	0c 93       	st	X, r16
    42f2:	12 97       	sbiw	r26, 0x02	; 2
    42f4:	13 96       	adiw	r26, 0x03	; 3
    42f6:	1c 93       	st	X, r17
    42f8:	27 c0       	rjmp	.+78     	; 0x4348 <malloc+0x98>
    42fa:	00 93 87 29 	sts	0x2987, r16	; 0x802987 <__flp>
    42fe:	10 93 88 29 	sts	0x2988, r17	; 0x802988 <__flp+0x1>
    4302:	22 c0       	rjmp	.+68     	; 0x4348 <malloc+0x98>
    4304:	21 15       	cp	r18, r1
    4306:	31 05       	cpc	r19, r1
    4308:	19 f0       	breq	.+6      	; 0x4310 <malloc+0x60>
    430a:	42 17       	cp	r20, r18
    430c:	53 07       	cpc	r21, r19
    430e:	18 f4       	brcc	.+6      	; 0x4316 <malloc+0x66>
    4310:	9a 01       	movw	r18, r20
    4312:	bd 01       	movw	r22, r26
    4314:	ef 01       	movw	r28, r30
    4316:	df 01       	movw	r26, r30
    4318:	f8 01       	movw	r30, r16
    431a:	db cf       	rjmp	.-74     	; 0x42d2 <malloc+0x22>
    431c:	21 15       	cp	r18, r1
    431e:	31 05       	cpc	r19, r1
    4320:	f9 f0       	breq	.+62     	; 0x4360 <malloc+0xb0>
    4322:	28 1b       	sub	r18, r24
    4324:	39 0b       	sbc	r19, r25
    4326:	24 30       	cpi	r18, 0x04	; 4
    4328:	31 05       	cpc	r19, r1
    432a:	80 f4       	brcc	.+32     	; 0x434c <malloc+0x9c>
    432c:	8a 81       	ldd	r24, Y+2	; 0x02
    432e:	9b 81       	ldd	r25, Y+3	; 0x03
    4330:	61 15       	cp	r22, r1
    4332:	71 05       	cpc	r23, r1
    4334:	21 f0       	breq	.+8      	; 0x433e <malloc+0x8e>
    4336:	fb 01       	movw	r30, r22
    4338:	82 83       	std	Z+2, r24	; 0x02
    433a:	93 83       	std	Z+3, r25	; 0x03
    433c:	04 c0       	rjmp	.+8      	; 0x4346 <malloc+0x96>
    433e:	80 93 87 29 	sts	0x2987, r24	; 0x802987 <__flp>
    4342:	90 93 88 29 	sts	0x2988, r25	; 0x802988 <__flp+0x1>
    4346:	fe 01       	movw	r30, r28
    4348:	32 96       	adiw	r30, 0x02	; 2
    434a:	44 c0       	rjmp	.+136    	; 0x43d4 <malloc+0x124>
    434c:	fe 01       	movw	r30, r28
    434e:	e2 0f       	add	r30, r18
    4350:	f3 1f       	adc	r31, r19
    4352:	81 93       	st	Z+, r24
    4354:	91 93       	st	Z+, r25
    4356:	22 50       	subi	r18, 0x02	; 2
    4358:	31 09       	sbc	r19, r1
    435a:	28 83       	st	Y, r18
    435c:	39 83       	std	Y+1, r19	; 0x01
    435e:	3a c0       	rjmp	.+116    	; 0x43d4 <malloc+0x124>
    4360:	20 91 85 29 	lds	r18, 0x2985	; 0x802985 <__brkval>
    4364:	30 91 86 29 	lds	r19, 0x2986	; 0x802986 <__brkval+0x1>
    4368:	23 2b       	or	r18, r19
    436a:	41 f4       	brne	.+16     	; 0x437c <malloc+0xcc>
    436c:	20 91 02 28 	lds	r18, 0x2802	; 0x802802 <__malloc_heap_start>
    4370:	30 91 03 28 	lds	r19, 0x2803	; 0x802803 <__malloc_heap_start+0x1>
    4374:	20 93 85 29 	sts	0x2985, r18	; 0x802985 <__brkval>
    4378:	30 93 86 29 	sts	0x2986, r19	; 0x802986 <__brkval+0x1>
    437c:	20 91 00 28 	lds	r18, 0x2800	; 0x802800 <__DATA_REGION_ORIGIN__>
    4380:	30 91 01 28 	lds	r19, 0x2801	; 0x802801 <__DATA_REGION_ORIGIN__+0x1>
    4384:	21 15       	cp	r18, r1
    4386:	31 05       	cpc	r19, r1
    4388:	41 f4       	brne	.+16     	; 0x439a <malloc+0xea>
    438a:	2d b7       	in	r18, 0x3d	; 61
    438c:	3e b7       	in	r19, 0x3e	; 62
    438e:	40 91 04 28 	lds	r20, 0x2804	; 0x802804 <__malloc_margin>
    4392:	50 91 05 28 	lds	r21, 0x2805	; 0x802805 <__malloc_margin+0x1>
    4396:	24 1b       	sub	r18, r20
    4398:	35 0b       	sbc	r19, r21
    439a:	e0 91 85 29 	lds	r30, 0x2985	; 0x802985 <__brkval>
    439e:	f0 91 86 29 	lds	r31, 0x2986	; 0x802986 <__brkval+0x1>
    43a2:	e2 17       	cp	r30, r18
    43a4:	f3 07       	cpc	r31, r19
    43a6:	a0 f4       	brcc	.+40     	; 0x43d0 <malloc+0x120>
    43a8:	2e 1b       	sub	r18, r30
    43aa:	3f 0b       	sbc	r19, r31
    43ac:	28 17       	cp	r18, r24
    43ae:	39 07       	cpc	r19, r25
    43b0:	78 f0       	brcs	.+30     	; 0x43d0 <malloc+0x120>
    43b2:	ac 01       	movw	r20, r24
    43b4:	4e 5f       	subi	r20, 0xFE	; 254
    43b6:	5f 4f       	sbci	r21, 0xFF	; 255
    43b8:	24 17       	cp	r18, r20
    43ba:	35 07       	cpc	r19, r21
    43bc:	48 f0       	brcs	.+18     	; 0x43d0 <malloc+0x120>
    43be:	4e 0f       	add	r20, r30
    43c0:	5f 1f       	adc	r21, r31
    43c2:	40 93 85 29 	sts	0x2985, r20	; 0x802985 <__brkval>
    43c6:	50 93 86 29 	sts	0x2986, r21	; 0x802986 <__brkval+0x1>
    43ca:	81 93       	st	Z+, r24
    43cc:	91 93       	st	Z+, r25
    43ce:	02 c0       	rjmp	.+4      	; 0x43d4 <malloc+0x124>
    43d0:	e0 e0       	ldi	r30, 0x00	; 0
    43d2:	f0 e0       	ldi	r31, 0x00	; 0
    43d4:	cf 01       	movw	r24, r30
    43d6:	df 91       	pop	r29
    43d8:	cf 91       	pop	r28
    43da:	1f 91       	pop	r17
    43dc:	0f 91       	pop	r16
    43de:	08 95       	ret

000043e0 <free>:
    43e0:	cf 93       	push	r28
    43e2:	df 93       	push	r29
    43e4:	00 97       	sbiw	r24, 0x00	; 0
    43e6:	09 f4       	brne	.+2      	; 0x43ea <free+0xa>
    43e8:	81 c0       	rjmp	.+258    	; 0x44ec <free+0x10c>
    43ea:	fc 01       	movw	r30, r24
    43ec:	32 97       	sbiw	r30, 0x02	; 2
    43ee:	12 82       	std	Z+2, r1	; 0x02
    43f0:	13 82       	std	Z+3, r1	; 0x03
    43f2:	a0 91 87 29 	lds	r26, 0x2987	; 0x802987 <__flp>
    43f6:	b0 91 88 29 	lds	r27, 0x2988	; 0x802988 <__flp+0x1>
    43fa:	10 97       	sbiw	r26, 0x00	; 0
    43fc:	81 f4       	brne	.+32     	; 0x441e <free+0x3e>
    43fe:	20 81       	ld	r18, Z
    4400:	31 81       	ldd	r19, Z+1	; 0x01
    4402:	82 0f       	add	r24, r18
    4404:	93 1f       	adc	r25, r19
    4406:	20 91 85 29 	lds	r18, 0x2985	; 0x802985 <__brkval>
    440a:	30 91 86 29 	lds	r19, 0x2986	; 0x802986 <__brkval+0x1>
    440e:	28 17       	cp	r18, r24
    4410:	39 07       	cpc	r19, r25
    4412:	51 f5       	brne	.+84     	; 0x4468 <free+0x88>
    4414:	e0 93 85 29 	sts	0x2985, r30	; 0x802985 <__brkval>
    4418:	f0 93 86 29 	sts	0x2986, r31	; 0x802986 <__brkval+0x1>
    441c:	67 c0       	rjmp	.+206    	; 0x44ec <free+0x10c>
    441e:	ed 01       	movw	r28, r26
    4420:	20 e0       	ldi	r18, 0x00	; 0
    4422:	30 e0       	ldi	r19, 0x00	; 0
    4424:	ce 17       	cp	r28, r30
    4426:	df 07       	cpc	r29, r31
    4428:	40 f4       	brcc	.+16     	; 0x443a <free+0x5a>
    442a:	4a 81       	ldd	r20, Y+2	; 0x02
    442c:	5b 81       	ldd	r21, Y+3	; 0x03
    442e:	9e 01       	movw	r18, r28
    4430:	41 15       	cp	r20, r1
    4432:	51 05       	cpc	r21, r1
    4434:	f1 f0       	breq	.+60     	; 0x4472 <free+0x92>
    4436:	ea 01       	movw	r28, r20
    4438:	f5 cf       	rjmp	.-22     	; 0x4424 <free+0x44>
    443a:	c2 83       	std	Z+2, r28	; 0x02
    443c:	d3 83       	std	Z+3, r29	; 0x03
    443e:	40 81       	ld	r20, Z
    4440:	51 81       	ldd	r21, Z+1	; 0x01
    4442:	84 0f       	add	r24, r20
    4444:	95 1f       	adc	r25, r21
    4446:	c8 17       	cp	r28, r24
    4448:	d9 07       	cpc	r29, r25
    444a:	59 f4       	brne	.+22     	; 0x4462 <free+0x82>
    444c:	88 81       	ld	r24, Y
    444e:	99 81       	ldd	r25, Y+1	; 0x01
    4450:	84 0f       	add	r24, r20
    4452:	95 1f       	adc	r25, r21
    4454:	02 96       	adiw	r24, 0x02	; 2
    4456:	80 83       	st	Z, r24
    4458:	91 83       	std	Z+1, r25	; 0x01
    445a:	8a 81       	ldd	r24, Y+2	; 0x02
    445c:	9b 81       	ldd	r25, Y+3	; 0x03
    445e:	82 83       	std	Z+2, r24	; 0x02
    4460:	93 83       	std	Z+3, r25	; 0x03
    4462:	21 15       	cp	r18, r1
    4464:	31 05       	cpc	r19, r1
    4466:	29 f4       	brne	.+10     	; 0x4472 <free+0x92>
    4468:	e0 93 87 29 	sts	0x2987, r30	; 0x802987 <__flp>
    446c:	f0 93 88 29 	sts	0x2988, r31	; 0x802988 <__flp+0x1>
    4470:	3d c0       	rjmp	.+122    	; 0x44ec <free+0x10c>
    4472:	e9 01       	movw	r28, r18
    4474:	ea 83       	std	Y+2, r30	; 0x02
    4476:	fb 83       	std	Y+3, r31	; 0x03
    4478:	49 91       	ld	r20, Y+
    447a:	59 91       	ld	r21, Y+
    447c:	c4 0f       	add	r28, r20
    447e:	d5 1f       	adc	r29, r21
    4480:	ec 17       	cp	r30, r28
    4482:	fd 07       	cpc	r31, r29
    4484:	61 f4       	brne	.+24     	; 0x449e <free+0xbe>
    4486:	80 81       	ld	r24, Z
    4488:	91 81       	ldd	r25, Z+1	; 0x01
    448a:	84 0f       	add	r24, r20
    448c:	95 1f       	adc	r25, r21
    448e:	02 96       	adiw	r24, 0x02	; 2
    4490:	e9 01       	movw	r28, r18
    4492:	88 83       	st	Y, r24
    4494:	99 83       	std	Y+1, r25	; 0x01
    4496:	82 81       	ldd	r24, Z+2	; 0x02
    4498:	93 81       	ldd	r25, Z+3	; 0x03
    449a:	8a 83       	std	Y+2, r24	; 0x02
    449c:	9b 83       	std	Y+3, r25	; 0x03
    449e:	e0 e0       	ldi	r30, 0x00	; 0
    44a0:	f0 e0       	ldi	r31, 0x00	; 0
    44a2:	12 96       	adiw	r26, 0x02	; 2
    44a4:	8d 91       	ld	r24, X+
    44a6:	9c 91       	ld	r25, X
    44a8:	13 97       	sbiw	r26, 0x03	; 3
    44aa:	00 97       	sbiw	r24, 0x00	; 0
    44ac:	19 f0       	breq	.+6      	; 0x44b4 <free+0xd4>
    44ae:	fd 01       	movw	r30, r26
    44b0:	dc 01       	movw	r26, r24
    44b2:	f7 cf       	rjmp	.-18     	; 0x44a2 <free+0xc2>
    44b4:	8d 91       	ld	r24, X+
    44b6:	9c 91       	ld	r25, X
    44b8:	11 97       	sbiw	r26, 0x01	; 1
    44ba:	9d 01       	movw	r18, r26
    44bc:	2e 5f       	subi	r18, 0xFE	; 254
    44be:	3f 4f       	sbci	r19, 0xFF	; 255
    44c0:	82 0f       	add	r24, r18
    44c2:	93 1f       	adc	r25, r19
    44c4:	20 91 85 29 	lds	r18, 0x2985	; 0x802985 <__brkval>
    44c8:	30 91 86 29 	lds	r19, 0x2986	; 0x802986 <__brkval+0x1>
    44cc:	28 17       	cp	r18, r24
    44ce:	39 07       	cpc	r19, r25
    44d0:	69 f4       	brne	.+26     	; 0x44ec <free+0x10c>
    44d2:	30 97       	sbiw	r30, 0x00	; 0
    44d4:	29 f4       	brne	.+10     	; 0x44e0 <free+0x100>
    44d6:	10 92 87 29 	sts	0x2987, r1	; 0x802987 <__flp>
    44da:	10 92 88 29 	sts	0x2988, r1	; 0x802988 <__flp+0x1>
    44de:	02 c0       	rjmp	.+4      	; 0x44e4 <free+0x104>
    44e0:	12 82       	std	Z+2, r1	; 0x02
    44e2:	13 82       	std	Z+3, r1	; 0x03
    44e4:	a0 93 85 29 	sts	0x2985, r26	; 0x802985 <__brkval>
    44e8:	b0 93 86 29 	sts	0x2986, r27	; 0x802986 <__brkval+0x1>
    44ec:	df 91       	pop	r29
    44ee:	cf 91       	pop	r28
    44f0:	08 95       	ret

000044f2 <atoi>:
    44f2:	fc 01       	movw	r30, r24
    44f4:	88 27       	eor	r24, r24
    44f6:	99 27       	eor	r25, r25
    44f8:	e8 94       	clt
    44fa:	21 91       	ld	r18, Z+
    44fc:	20 32       	cpi	r18, 0x20	; 32
    44fe:	e9 f3       	breq	.-6      	; 0x44fa <atoi+0x8>
    4500:	29 30       	cpi	r18, 0x09	; 9
    4502:	10 f0       	brcs	.+4      	; 0x4508 <atoi+0x16>
    4504:	2e 30       	cpi	r18, 0x0E	; 14
    4506:	c8 f3       	brcs	.-14     	; 0x44fa <atoi+0x8>
    4508:	2b 32       	cpi	r18, 0x2B	; 43
    450a:	41 f0       	breq	.+16     	; 0x451c <atoi+0x2a>
    450c:	2d 32       	cpi	r18, 0x2D	; 45
    450e:	39 f4       	brne	.+14     	; 0x451e <atoi+0x2c>
    4510:	68 94       	set
    4512:	04 c0       	rjmp	.+8      	; 0x451c <atoi+0x2a>
    4514:	0e 94 b6 22 	call	0x456c	; 0x456c <__mulhi_const_10>
    4518:	82 0f       	add	r24, r18
    451a:	91 1d       	adc	r25, r1
    451c:	21 91       	ld	r18, Z+
    451e:	20 53       	subi	r18, 0x30	; 48
    4520:	2a 30       	cpi	r18, 0x0A	; 10
    4522:	c0 f3       	brcs	.-16     	; 0x4514 <atoi+0x22>
    4524:	1e f4       	brtc	.+6      	; 0x452c <atoi+0x3a>
    4526:	90 95       	com	r25
    4528:	81 95       	neg	r24
    452a:	9f 4f       	sbci	r25, 0xFF	; 255
    452c:	08 95       	ret

0000452e <memcpy>:
    452e:	fb 01       	movw	r30, r22
    4530:	dc 01       	movw	r26, r24
    4532:	02 c0       	rjmp	.+4      	; 0x4538 <memcpy+0xa>
    4534:	01 90       	ld	r0, Z+
    4536:	0d 92       	st	X+, r0
    4538:	41 50       	subi	r20, 0x01	; 1
    453a:	50 40       	sbci	r21, 0x00	; 0
    453c:	d8 f7       	brcc	.-10     	; 0x4534 <memcpy+0x6>
    453e:	08 95       	ret

00004540 <memset>:
    4540:	dc 01       	movw	r26, r24
    4542:	01 c0       	rjmp	.+2      	; 0x4546 <memset+0x6>
    4544:	6d 93       	st	X+, r22
    4546:	41 50       	subi	r20, 0x01	; 1
    4548:	50 40       	sbci	r21, 0x00	; 0
    454a:	e0 f7       	brcc	.-8      	; 0x4544 <memset+0x4>
    454c:	08 95       	ret

0000454e <strncpy>:
    454e:	fb 01       	movw	r30, r22
    4550:	dc 01       	movw	r26, r24
    4552:	41 50       	subi	r20, 0x01	; 1
    4554:	50 40       	sbci	r21, 0x00	; 0
    4556:	48 f0       	brcs	.+18     	; 0x456a <strncpy+0x1c>
    4558:	01 90       	ld	r0, Z+
    455a:	0d 92       	st	X+, r0
    455c:	00 20       	and	r0, r0
    455e:	c9 f7       	brne	.-14     	; 0x4552 <strncpy+0x4>
    4560:	01 c0       	rjmp	.+2      	; 0x4564 <strncpy+0x16>
    4562:	1d 92       	st	X+, r1
    4564:	41 50       	subi	r20, 0x01	; 1
    4566:	50 40       	sbci	r21, 0x00	; 0
    4568:	e0 f7       	brcc	.-8      	; 0x4562 <strncpy+0x14>
    456a:	08 95       	ret

0000456c <__mulhi_const_10>:
    456c:	7a e0       	ldi	r23, 0x0A	; 10
    456e:	97 9f       	mul	r25, r23
    4570:	90 2d       	mov	r25, r0
    4572:	87 9f       	mul	r24, r23
    4574:	80 2d       	mov	r24, r0
    4576:	91 0d       	add	r25, r1
    4578:	11 24       	eor	r1, r1
    457a:	08 95       	ret

0000457c <printf>:
    457c:	a0 e0       	ldi	r26, 0x00	; 0
    457e:	b0 e0       	ldi	r27, 0x00	; 0
    4580:	e4 ec       	ldi	r30, 0xC4	; 196
    4582:	f2 e2       	ldi	r31, 0x22	; 34
    4584:	0c 94 a1 25 	jmp	0x4b42	; 0x4b42 <__prologue_saves__+0x20>
    4588:	ae 01       	movw	r20, r28
    458a:	4b 5f       	subi	r20, 0xFB	; 251
    458c:	5f 4f       	sbci	r21, 0xFF	; 255
    458e:	fa 01       	movw	r30, r20
    4590:	61 91       	ld	r22, Z+
    4592:	71 91       	ld	r23, Z+
    4594:	af 01       	movw	r20, r30
    4596:	80 91 8b 29 	lds	r24, 0x298B	; 0x80298b <__iob+0x2>
    459a:	90 91 8c 29 	lds	r25, 0x298C	; 0x80298c <__iob+0x3>
    459e:	0e 94 00 23 	call	0x4600	; 0x4600 <vfprintf>
    45a2:	e2 e0       	ldi	r30, 0x02	; 2
    45a4:	0c 94 ba 25 	jmp	0x4b74	; 0x4b74 <__epilogue_restores__+0x20>

000045a8 <vsnprintf>:
    45a8:	ae e0       	ldi	r26, 0x0E	; 14
    45aa:	b0 e0       	ldi	r27, 0x00	; 0
    45ac:	ea ed       	ldi	r30, 0xDA	; 218
    45ae:	f2 e2       	ldi	r31, 0x22	; 34
    45b0:	0c 94 9f 25 	jmp	0x4b3e	; 0x4b3e <__prologue_saves__+0x1c>
    45b4:	8c 01       	movw	r16, r24
    45b6:	fa 01       	movw	r30, r20
    45b8:	86 e0       	ldi	r24, 0x06	; 6
    45ba:	8c 83       	std	Y+4, r24	; 0x04
    45bc:	09 83       	std	Y+1, r16	; 0x01
    45be:	1a 83       	std	Y+2, r17	; 0x02
    45c0:	77 ff       	sbrs	r23, 7
    45c2:	02 c0       	rjmp	.+4      	; 0x45c8 <vsnprintf+0x20>
    45c4:	60 e0       	ldi	r22, 0x00	; 0
    45c6:	70 e8       	ldi	r23, 0x80	; 128
    45c8:	cb 01       	movw	r24, r22
    45ca:	01 97       	sbiw	r24, 0x01	; 1
    45cc:	8d 83       	std	Y+5, r24	; 0x05
    45ce:	9e 83       	std	Y+6, r25	; 0x06
    45d0:	a9 01       	movw	r20, r18
    45d2:	bf 01       	movw	r22, r30
    45d4:	ce 01       	movw	r24, r28
    45d6:	01 96       	adiw	r24, 0x01	; 1
    45d8:	0e 94 00 23 	call	0x4600	; 0x4600 <vfprintf>
    45dc:	4d 81       	ldd	r20, Y+5	; 0x05
    45de:	5e 81       	ldd	r21, Y+6	; 0x06
    45e0:	57 fd       	sbrc	r21, 7
    45e2:	0a c0       	rjmp	.+20     	; 0x45f8 <vsnprintf+0x50>
    45e4:	2f 81       	ldd	r18, Y+7	; 0x07
    45e6:	38 85       	ldd	r19, Y+8	; 0x08
    45e8:	42 17       	cp	r20, r18
    45ea:	53 07       	cpc	r21, r19
    45ec:	0c f4       	brge	.+2      	; 0x45f0 <vsnprintf+0x48>
    45ee:	9a 01       	movw	r18, r20
    45f0:	f8 01       	movw	r30, r16
    45f2:	e2 0f       	add	r30, r18
    45f4:	f3 1f       	adc	r31, r19
    45f6:	10 82       	st	Z, r1
    45f8:	2e 96       	adiw	r28, 0x0e	; 14
    45fa:	e4 e0       	ldi	r30, 0x04	; 4
    45fc:	0c 94 b8 25 	jmp	0x4b70	; 0x4b70 <__epilogue_restores__+0x1c>

00004600 <vfprintf>:
    4600:	ab e0       	ldi	r26, 0x0B	; 11
    4602:	b0 e0       	ldi	r27, 0x00	; 0
    4604:	e6 e0       	ldi	r30, 0x06	; 6
    4606:	f3 e2       	ldi	r31, 0x23	; 35
    4608:	0c 94 91 25 	jmp	0x4b22	; 0x4b22 <__prologue_saves__>
    460c:	6c 01       	movw	r12, r24
    460e:	7b 01       	movw	r14, r22
    4610:	8a 01       	movw	r16, r20
    4612:	fc 01       	movw	r30, r24
    4614:	16 82       	std	Z+6, r1	; 0x06
    4616:	17 82       	std	Z+7, r1	; 0x07
    4618:	83 81       	ldd	r24, Z+3	; 0x03
    461a:	81 ff       	sbrs	r24, 1
    461c:	cc c1       	rjmp	.+920    	; 0x49b6 <vfprintf+0x3b6>
    461e:	ce 01       	movw	r24, r28
    4620:	01 96       	adiw	r24, 0x01	; 1
    4622:	3c 01       	movw	r6, r24
    4624:	f6 01       	movw	r30, r12
    4626:	93 81       	ldd	r25, Z+3	; 0x03
    4628:	f7 01       	movw	r30, r14
    462a:	93 fd       	sbrc	r25, 3
    462c:	85 91       	lpm	r24, Z+
    462e:	93 ff       	sbrs	r25, 3
    4630:	81 91       	ld	r24, Z+
    4632:	7f 01       	movw	r14, r30
    4634:	88 23       	and	r24, r24
    4636:	09 f4       	brne	.+2      	; 0x463a <vfprintf+0x3a>
    4638:	ba c1       	rjmp	.+884    	; 0x49ae <vfprintf+0x3ae>
    463a:	85 32       	cpi	r24, 0x25	; 37
    463c:	39 f4       	brne	.+14     	; 0x464c <vfprintf+0x4c>
    463e:	93 fd       	sbrc	r25, 3
    4640:	85 91       	lpm	r24, Z+
    4642:	93 ff       	sbrs	r25, 3
    4644:	81 91       	ld	r24, Z+
    4646:	7f 01       	movw	r14, r30
    4648:	85 32       	cpi	r24, 0x25	; 37
    464a:	29 f4       	brne	.+10     	; 0x4656 <vfprintf+0x56>
    464c:	b6 01       	movw	r22, r12
    464e:	90 e0       	ldi	r25, 0x00	; 0
    4650:	0e 94 f7 24 	call	0x49ee	; 0x49ee <fputc>
    4654:	e7 cf       	rjmp	.-50     	; 0x4624 <vfprintf+0x24>
    4656:	91 2c       	mov	r9, r1
    4658:	21 2c       	mov	r2, r1
    465a:	31 2c       	mov	r3, r1
    465c:	ff e1       	ldi	r31, 0x1F	; 31
    465e:	f3 15       	cp	r31, r3
    4660:	d8 f0       	brcs	.+54     	; 0x4698 <vfprintf+0x98>
    4662:	8b 32       	cpi	r24, 0x2B	; 43
    4664:	79 f0       	breq	.+30     	; 0x4684 <vfprintf+0x84>
    4666:	38 f4       	brcc	.+14     	; 0x4676 <vfprintf+0x76>
    4668:	80 32       	cpi	r24, 0x20	; 32
    466a:	79 f0       	breq	.+30     	; 0x468a <vfprintf+0x8a>
    466c:	83 32       	cpi	r24, 0x23	; 35
    466e:	a1 f4       	brne	.+40     	; 0x4698 <vfprintf+0x98>
    4670:	23 2d       	mov	r18, r3
    4672:	20 61       	ori	r18, 0x10	; 16
    4674:	1d c0       	rjmp	.+58     	; 0x46b0 <vfprintf+0xb0>
    4676:	8d 32       	cpi	r24, 0x2D	; 45
    4678:	61 f0       	breq	.+24     	; 0x4692 <vfprintf+0x92>
    467a:	80 33       	cpi	r24, 0x30	; 48
    467c:	69 f4       	brne	.+26     	; 0x4698 <vfprintf+0x98>
    467e:	23 2d       	mov	r18, r3
    4680:	21 60       	ori	r18, 0x01	; 1
    4682:	16 c0       	rjmp	.+44     	; 0x46b0 <vfprintf+0xb0>
    4684:	83 2d       	mov	r24, r3
    4686:	82 60       	ori	r24, 0x02	; 2
    4688:	38 2e       	mov	r3, r24
    468a:	e3 2d       	mov	r30, r3
    468c:	e4 60       	ori	r30, 0x04	; 4
    468e:	3e 2e       	mov	r3, r30
    4690:	2a c0       	rjmp	.+84     	; 0x46e6 <vfprintf+0xe6>
    4692:	f3 2d       	mov	r31, r3
    4694:	f8 60       	ori	r31, 0x08	; 8
    4696:	1d c0       	rjmp	.+58     	; 0x46d2 <vfprintf+0xd2>
    4698:	37 fc       	sbrc	r3, 7
    469a:	2d c0       	rjmp	.+90     	; 0x46f6 <vfprintf+0xf6>
    469c:	20 ed       	ldi	r18, 0xD0	; 208
    469e:	28 0f       	add	r18, r24
    46a0:	2a 30       	cpi	r18, 0x0A	; 10
    46a2:	40 f0       	brcs	.+16     	; 0x46b4 <vfprintf+0xb4>
    46a4:	8e 32       	cpi	r24, 0x2E	; 46
    46a6:	b9 f4       	brne	.+46     	; 0x46d6 <vfprintf+0xd6>
    46a8:	36 fc       	sbrc	r3, 6
    46aa:	81 c1       	rjmp	.+770    	; 0x49ae <vfprintf+0x3ae>
    46ac:	23 2d       	mov	r18, r3
    46ae:	20 64       	ori	r18, 0x40	; 64
    46b0:	32 2e       	mov	r3, r18
    46b2:	19 c0       	rjmp	.+50     	; 0x46e6 <vfprintf+0xe6>
    46b4:	36 fe       	sbrs	r3, 6
    46b6:	06 c0       	rjmp	.+12     	; 0x46c4 <vfprintf+0xc4>
    46b8:	8a e0       	ldi	r24, 0x0A	; 10
    46ba:	98 9e       	mul	r9, r24
    46bc:	20 0d       	add	r18, r0
    46be:	11 24       	eor	r1, r1
    46c0:	92 2e       	mov	r9, r18
    46c2:	11 c0       	rjmp	.+34     	; 0x46e6 <vfprintf+0xe6>
    46c4:	ea e0       	ldi	r30, 0x0A	; 10
    46c6:	2e 9e       	mul	r2, r30
    46c8:	20 0d       	add	r18, r0
    46ca:	11 24       	eor	r1, r1
    46cc:	22 2e       	mov	r2, r18
    46ce:	f3 2d       	mov	r31, r3
    46d0:	f0 62       	ori	r31, 0x20	; 32
    46d2:	3f 2e       	mov	r3, r31
    46d4:	08 c0       	rjmp	.+16     	; 0x46e6 <vfprintf+0xe6>
    46d6:	8c 36       	cpi	r24, 0x6C	; 108
    46d8:	21 f4       	brne	.+8      	; 0x46e2 <vfprintf+0xe2>
    46da:	83 2d       	mov	r24, r3
    46dc:	80 68       	ori	r24, 0x80	; 128
    46de:	38 2e       	mov	r3, r24
    46e0:	02 c0       	rjmp	.+4      	; 0x46e6 <vfprintf+0xe6>
    46e2:	88 36       	cpi	r24, 0x68	; 104
    46e4:	41 f4       	brne	.+16     	; 0x46f6 <vfprintf+0xf6>
    46e6:	f7 01       	movw	r30, r14
    46e8:	93 fd       	sbrc	r25, 3
    46ea:	85 91       	lpm	r24, Z+
    46ec:	93 ff       	sbrs	r25, 3
    46ee:	81 91       	ld	r24, Z+
    46f0:	7f 01       	movw	r14, r30
    46f2:	81 11       	cpse	r24, r1
    46f4:	b3 cf       	rjmp	.-154    	; 0x465c <vfprintf+0x5c>
    46f6:	98 2f       	mov	r25, r24
    46f8:	9f 7d       	andi	r25, 0xDF	; 223
    46fa:	95 54       	subi	r25, 0x45	; 69
    46fc:	93 30       	cpi	r25, 0x03	; 3
    46fe:	28 f4       	brcc	.+10     	; 0x470a <vfprintf+0x10a>
    4700:	0c 5f       	subi	r16, 0xFC	; 252
    4702:	1f 4f       	sbci	r17, 0xFF	; 255
    4704:	9f e3       	ldi	r25, 0x3F	; 63
    4706:	99 83       	std	Y+1, r25	; 0x01
    4708:	0d c0       	rjmp	.+26     	; 0x4724 <vfprintf+0x124>
    470a:	83 36       	cpi	r24, 0x63	; 99
    470c:	31 f0       	breq	.+12     	; 0x471a <vfprintf+0x11a>
    470e:	83 37       	cpi	r24, 0x73	; 115
    4710:	71 f0       	breq	.+28     	; 0x472e <vfprintf+0x12e>
    4712:	83 35       	cpi	r24, 0x53	; 83
    4714:	09 f0       	breq	.+2      	; 0x4718 <vfprintf+0x118>
    4716:	59 c0       	rjmp	.+178    	; 0x47ca <vfprintf+0x1ca>
    4718:	21 c0       	rjmp	.+66     	; 0x475c <vfprintf+0x15c>
    471a:	f8 01       	movw	r30, r16
    471c:	80 81       	ld	r24, Z
    471e:	89 83       	std	Y+1, r24	; 0x01
    4720:	0e 5f       	subi	r16, 0xFE	; 254
    4722:	1f 4f       	sbci	r17, 0xFF	; 255
    4724:	88 24       	eor	r8, r8
    4726:	83 94       	inc	r8
    4728:	91 2c       	mov	r9, r1
    472a:	53 01       	movw	r10, r6
    472c:	13 c0       	rjmp	.+38     	; 0x4754 <vfprintf+0x154>
    472e:	28 01       	movw	r4, r16
    4730:	f2 e0       	ldi	r31, 0x02	; 2
    4732:	4f 0e       	add	r4, r31
    4734:	51 1c       	adc	r5, r1
    4736:	f8 01       	movw	r30, r16
    4738:	a0 80       	ld	r10, Z
    473a:	b1 80       	ldd	r11, Z+1	; 0x01
    473c:	36 fe       	sbrs	r3, 6
    473e:	03 c0       	rjmp	.+6      	; 0x4746 <vfprintf+0x146>
    4740:	69 2d       	mov	r22, r9
    4742:	70 e0       	ldi	r23, 0x00	; 0
    4744:	02 c0       	rjmp	.+4      	; 0x474a <vfprintf+0x14a>
    4746:	6f ef       	ldi	r22, 0xFF	; 255
    4748:	7f ef       	ldi	r23, 0xFF	; 255
    474a:	c5 01       	movw	r24, r10
    474c:	0e 94 ec 24 	call	0x49d8	; 0x49d8 <strnlen>
    4750:	4c 01       	movw	r8, r24
    4752:	82 01       	movw	r16, r4
    4754:	f3 2d       	mov	r31, r3
    4756:	ff 77       	andi	r31, 0x7F	; 127
    4758:	3f 2e       	mov	r3, r31
    475a:	16 c0       	rjmp	.+44     	; 0x4788 <vfprintf+0x188>
    475c:	28 01       	movw	r4, r16
    475e:	22 e0       	ldi	r18, 0x02	; 2
    4760:	42 0e       	add	r4, r18
    4762:	51 1c       	adc	r5, r1
    4764:	f8 01       	movw	r30, r16
    4766:	a0 80       	ld	r10, Z
    4768:	b1 80       	ldd	r11, Z+1	; 0x01
    476a:	36 fe       	sbrs	r3, 6
    476c:	03 c0       	rjmp	.+6      	; 0x4774 <vfprintf+0x174>
    476e:	69 2d       	mov	r22, r9
    4770:	70 e0       	ldi	r23, 0x00	; 0
    4772:	02 c0       	rjmp	.+4      	; 0x4778 <vfprintf+0x178>
    4774:	6f ef       	ldi	r22, 0xFF	; 255
    4776:	7f ef       	ldi	r23, 0xFF	; 255
    4778:	c5 01       	movw	r24, r10
    477a:	0e 94 e1 24 	call	0x49c2	; 0x49c2 <strnlen_P>
    477e:	4c 01       	movw	r8, r24
    4780:	f3 2d       	mov	r31, r3
    4782:	f0 68       	ori	r31, 0x80	; 128
    4784:	3f 2e       	mov	r3, r31
    4786:	82 01       	movw	r16, r4
    4788:	33 fc       	sbrc	r3, 3
    478a:	1b c0       	rjmp	.+54     	; 0x47c2 <vfprintf+0x1c2>
    478c:	82 2d       	mov	r24, r2
    478e:	90 e0       	ldi	r25, 0x00	; 0
    4790:	88 16       	cp	r8, r24
    4792:	99 06       	cpc	r9, r25
    4794:	b0 f4       	brcc	.+44     	; 0x47c2 <vfprintf+0x1c2>
    4796:	b6 01       	movw	r22, r12
    4798:	80 e2       	ldi	r24, 0x20	; 32
    479a:	90 e0       	ldi	r25, 0x00	; 0
    479c:	0e 94 f7 24 	call	0x49ee	; 0x49ee <fputc>
    47a0:	2a 94       	dec	r2
    47a2:	f4 cf       	rjmp	.-24     	; 0x478c <vfprintf+0x18c>
    47a4:	f5 01       	movw	r30, r10
    47a6:	37 fc       	sbrc	r3, 7
    47a8:	85 91       	lpm	r24, Z+
    47aa:	37 fe       	sbrs	r3, 7
    47ac:	81 91       	ld	r24, Z+
    47ae:	5f 01       	movw	r10, r30
    47b0:	b6 01       	movw	r22, r12
    47b2:	90 e0       	ldi	r25, 0x00	; 0
    47b4:	0e 94 f7 24 	call	0x49ee	; 0x49ee <fputc>
    47b8:	21 10       	cpse	r2, r1
    47ba:	2a 94       	dec	r2
    47bc:	21 e0       	ldi	r18, 0x01	; 1
    47be:	82 1a       	sub	r8, r18
    47c0:	91 08       	sbc	r9, r1
    47c2:	81 14       	cp	r8, r1
    47c4:	91 04       	cpc	r9, r1
    47c6:	71 f7       	brne	.-36     	; 0x47a4 <vfprintf+0x1a4>
    47c8:	e8 c0       	rjmp	.+464    	; 0x499a <vfprintf+0x39a>
    47ca:	84 36       	cpi	r24, 0x64	; 100
    47cc:	11 f0       	breq	.+4      	; 0x47d2 <vfprintf+0x1d2>
    47ce:	89 36       	cpi	r24, 0x69	; 105
    47d0:	41 f5       	brne	.+80     	; 0x4822 <vfprintf+0x222>
    47d2:	f8 01       	movw	r30, r16
    47d4:	37 fe       	sbrs	r3, 7
    47d6:	07 c0       	rjmp	.+14     	; 0x47e6 <vfprintf+0x1e6>
    47d8:	60 81       	ld	r22, Z
    47da:	71 81       	ldd	r23, Z+1	; 0x01
    47dc:	82 81       	ldd	r24, Z+2	; 0x02
    47de:	93 81       	ldd	r25, Z+3	; 0x03
    47e0:	0c 5f       	subi	r16, 0xFC	; 252
    47e2:	1f 4f       	sbci	r17, 0xFF	; 255
    47e4:	08 c0       	rjmp	.+16     	; 0x47f6 <vfprintf+0x1f6>
    47e6:	60 81       	ld	r22, Z
    47e8:	71 81       	ldd	r23, Z+1	; 0x01
    47ea:	07 2e       	mov	r0, r23
    47ec:	00 0c       	add	r0, r0
    47ee:	88 0b       	sbc	r24, r24
    47f0:	99 0b       	sbc	r25, r25
    47f2:	0e 5f       	subi	r16, 0xFE	; 254
    47f4:	1f 4f       	sbci	r17, 0xFF	; 255
    47f6:	f3 2d       	mov	r31, r3
    47f8:	ff 76       	andi	r31, 0x6F	; 111
    47fa:	3f 2e       	mov	r3, r31
    47fc:	97 ff       	sbrs	r25, 7
    47fe:	09 c0       	rjmp	.+18     	; 0x4812 <vfprintf+0x212>
    4800:	90 95       	com	r25
    4802:	80 95       	com	r24
    4804:	70 95       	com	r23
    4806:	61 95       	neg	r22
    4808:	7f 4f       	sbci	r23, 0xFF	; 255
    480a:	8f 4f       	sbci	r24, 0xFF	; 255
    480c:	9f 4f       	sbci	r25, 0xFF	; 255
    480e:	f0 68       	ori	r31, 0x80	; 128
    4810:	3f 2e       	mov	r3, r31
    4812:	2a e0       	ldi	r18, 0x0A	; 10
    4814:	30 e0       	ldi	r19, 0x00	; 0
    4816:	a3 01       	movw	r20, r6
    4818:	0e 94 33 25 	call	0x4a66	; 0x4a66 <__ultoa_invert>
    481c:	88 2e       	mov	r8, r24
    481e:	86 18       	sub	r8, r6
    4820:	45 c0       	rjmp	.+138    	; 0x48ac <vfprintf+0x2ac>
    4822:	85 37       	cpi	r24, 0x75	; 117
    4824:	31 f4       	brne	.+12     	; 0x4832 <vfprintf+0x232>
    4826:	23 2d       	mov	r18, r3
    4828:	2f 7e       	andi	r18, 0xEF	; 239
    482a:	b2 2e       	mov	r11, r18
    482c:	2a e0       	ldi	r18, 0x0A	; 10
    482e:	30 e0       	ldi	r19, 0x00	; 0
    4830:	25 c0       	rjmp	.+74     	; 0x487c <vfprintf+0x27c>
    4832:	93 2d       	mov	r25, r3
    4834:	99 7f       	andi	r25, 0xF9	; 249
    4836:	b9 2e       	mov	r11, r25
    4838:	8f 36       	cpi	r24, 0x6F	; 111
    483a:	c1 f0       	breq	.+48     	; 0x486c <vfprintf+0x26c>
    483c:	18 f4       	brcc	.+6      	; 0x4844 <vfprintf+0x244>
    483e:	88 35       	cpi	r24, 0x58	; 88
    4840:	79 f0       	breq	.+30     	; 0x4860 <vfprintf+0x260>
    4842:	b5 c0       	rjmp	.+362    	; 0x49ae <vfprintf+0x3ae>
    4844:	80 37       	cpi	r24, 0x70	; 112
    4846:	19 f0       	breq	.+6      	; 0x484e <vfprintf+0x24e>
    4848:	88 37       	cpi	r24, 0x78	; 120
    484a:	21 f0       	breq	.+8      	; 0x4854 <vfprintf+0x254>
    484c:	b0 c0       	rjmp	.+352    	; 0x49ae <vfprintf+0x3ae>
    484e:	e9 2f       	mov	r30, r25
    4850:	e0 61       	ori	r30, 0x10	; 16
    4852:	be 2e       	mov	r11, r30
    4854:	b4 fe       	sbrs	r11, 4
    4856:	0d c0       	rjmp	.+26     	; 0x4872 <vfprintf+0x272>
    4858:	fb 2d       	mov	r31, r11
    485a:	f4 60       	ori	r31, 0x04	; 4
    485c:	bf 2e       	mov	r11, r31
    485e:	09 c0       	rjmp	.+18     	; 0x4872 <vfprintf+0x272>
    4860:	34 fe       	sbrs	r3, 4
    4862:	0a c0       	rjmp	.+20     	; 0x4878 <vfprintf+0x278>
    4864:	29 2f       	mov	r18, r25
    4866:	26 60       	ori	r18, 0x06	; 6
    4868:	b2 2e       	mov	r11, r18
    486a:	06 c0       	rjmp	.+12     	; 0x4878 <vfprintf+0x278>
    486c:	28 e0       	ldi	r18, 0x08	; 8
    486e:	30 e0       	ldi	r19, 0x00	; 0
    4870:	05 c0       	rjmp	.+10     	; 0x487c <vfprintf+0x27c>
    4872:	20 e1       	ldi	r18, 0x10	; 16
    4874:	30 e0       	ldi	r19, 0x00	; 0
    4876:	02 c0       	rjmp	.+4      	; 0x487c <vfprintf+0x27c>
    4878:	20 e1       	ldi	r18, 0x10	; 16
    487a:	32 e0       	ldi	r19, 0x02	; 2
    487c:	f8 01       	movw	r30, r16
    487e:	b7 fe       	sbrs	r11, 7
    4880:	07 c0       	rjmp	.+14     	; 0x4890 <vfprintf+0x290>
    4882:	60 81       	ld	r22, Z
    4884:	71 81       	ldd	r23, Z+1	; 0x01
    4886:	82 81       	ldd	r24, Z+2	; 0x02
    4888:	93 81       	ldd	r25, Z+3	; 0x03
    488a:	0c 5f       	subi	r16, 0xFC	; 252
    488c:	1f 4f       	sbci	r17, 0xFF	; 255
    488e:	06 c0       	rjmp	.+12     	; 0x489c <vfprintf+0x29c>
    4890:	60 81       	ld	r22, Z
    4892:	71 81       	ldd	r23, Z+1	; 0x01
    4894:	80 e0       	ldi	r24, 0x00	; 0
    4896:	90 e0       	ldi	r25, 0x00	; 0
    4898:	0e 5f       	subi	r16, 0xFE	; 254
    489a:	1f 4f       	sbci	r17, 0xFF	; 255
    489c:	a3 01       	movw	r20, r6
    489e:	0e 94 33 25 	call	0x4a66	; 0x4a66 <__ultoa_invert>
    48a2:	88 2e       	mov	r8, r24
    48a4:	86 18       	sub	r8, r6
    48a6:	fb 2d       	mov	r31, r11
    48a8:	ff 77       	andi	r31, 0x7F	; 127
    48aa:	3f 2e       	mov	r3, r31
    48ac:	36 fe       	sbrs	r3, 6
    48ae:	0d c0       	rjmp	.+26     	; 0x48ca <vfprintf+0x2ca>
    48b0:	23 2d       	mov	r18, r3
    48b2:	2e 7f       	andi	r18, 0xFE	; 254
    48b4:	a2 2e       	mov	r10, r18
    48b6:	89 14       	cp	r8, r9
    48b8:	58 f4       	brcc	.+22     	; 0x48d0 <vfprintf+0x2d0>
    48ba:	34 fe       	sbrs	r3, 4
    48bc:	0b c0       	rjmp	.+22     	; 0x48d4 <vfprintf+0x2d4>
    48be:	32 fc       	sbrc	r3, 2
    48c0:	09 c0       	rjmp	.+18     	; 0x48d4 <vfprintf+0x2d4>
    48c2:	83 2d       	mov	r24, r3
    48c4:	8e 7e       	andi	r24, 0xEE	; 238
    48c6:	a8 2e       	mov	r10, r24
    48c8:	05 c0       	rjmp	.+10     	; 0x48d4 <vfprintf+0x2d4>
    48ca:	b8 2c       	mov	r11, r8
    48cc:	a3 2c       	mov	r10, r3
    48ce:	03 c0       	rjmp	.+6      	; 0x48d6 <vfprintf+0x2d6>
    48d0:	b8 2c       	mov	r11, r8
    48d2:	01 c0       	rjmp	.+2      	; 0x48d6 <vfprintf+0x2d6>
    48d4:	b9 2c       	mov	r11, r9
    48d6:	a4 fe       	sbrs	r10, 4
    48d8:	0f c0       	rjmp	.+30     	; 0x48f8 <vfprintf+0x2f8>
    48da:	fe 01       	movw	r30, r28
    48dc:	e8 0d       	add	r30, r8
    48de:	f1 1d       	adc	r31, r1
    48e0:	80 81       	ld	r24, Z
    48e2:	80 33       	cpi	r24, 0x30	; 48
    48e4:	21 f4       	brne	.+8      	; 0x48ee <vfprintf+0x2ee>
    48e6:	9a 2d       	mov	r25, r10
    48e8:	99 7e       	andi	r25, 0xE9	; 233
    48ea:	a9 2e       	mov	r10, r25
    48ec:	09 c0       	rjmp	.+18     	; 0x4900 <vfprintf+0x300>
    48ee:	a2 fe       	sbrs	r10, 2
    48f0:	06 c0       	rjmp	.+12     	; 0x48fe <vfprintf+0x2fe>
    48f2:	b3 94       	inc	r11
    48f4:	b3 94       	inc	r11
    48f6:	04 c0       	rjmp	.+8      	; 0x4900 <vfprintf+0x300>
    48f8:	8a 2d       	mov	r24, r10
    48fa:	86 78       	andi	r24, 0x86	; 134
    48fc:	09 f0       	breq	.+2      	; 0x4900 <vfprintf+0x300>
    48fe:	b3 94       	inc	r11
    4900:	a3 fc       	sbrc	r10, 3
    4902:	11 c0       	rjmp	.+34     	; 0x4926 <vfprintf+0x326>
    4904:	a0 fe       	sbrs	r10, 0
    4906:	06 c0       	rjmp	.+12     	; 0x4914 <vfprintf+0x314>
    4908:	b2 14       	cp	r11, r2
    490a:	88 f4       	brcc	.+34     	; 0x492e <vfprintf+0x32e>
    490c:	28 0c       	add	r2, r8
    490e:	92 2c       	mov	r9, r2
    4910:	9b 18       	sub	r9, r11
    4912:	0e c0       	rjmp	.+28     	; 0x4930 <vfprintf+0x330>
    4914:	b2 14       	cp	r11, r2
    4916:	60 f4       	brcc	.+24     	; 0x4930 <vfprintf+0x330>
    4918:	b6 01       	movw	r22, r12
    491a:	80 e2       	ldi	r24, 0x20	; 32
    491c:	90 e0       	ldi	r25, 0x00	; 0
    491e:	0e 94 f7 24 	call	0x49ee	; 0x49ee <fputc>
    4922:	b3 94       	inc	r11
    4924:	f7 cf       	rjmp	.-18     	; 0x4914 <vfprintf+0x314>
    4926:	b2 14       	cp	r11, r2
    4928:	18 f4       	brcc	.+6      	; 0x4930 <vfprintf+0x330>
    492a:	2b 18       	sub	r2, r11
    492c:	02 c0       	rjmp	.+4      	; 0x4932 <vfprintf+0x332>
    492e:	98 2c       	mov	r9, r8
    4930:	21 2c       	mov	r2, r1
    4932:	a4 fe       	sbrs	r10, 4
    4934:	10 c0       	rjmp	.+32     	; 0x4956 <vfprintf+0x356>
    4936:	b6 01       	movw	r22, r12
    4938:	80 e3       	ldi	r24, 0x30	; 48
    493a:	90 e0       	ldi	r25, 0x00	; 0
    493c:	0e 94 f7 24 	call	0x49ee	; 0x49ee <fputc>
    4940:	a2 fe       	sbrs	r10, 2
    4942:	17 c0       	rjmp	.+46     	; 0x4972 <vfprintf+0x372>
    4944:	a1 fc       	sbrc	r10, 1
    4946:	03 c0       	rjmp	.+6      	; 0x494e <vfprintf+0x34e>
    4948:	88 e7       	ldi	r24, 0x78	; 120
    494a:	90 e0       	ldi	r25, 0x00	; 0
    494c:	02 c0       	rjmp	.+4      	; 0x4952 <vfprintf+0x352>
    494e:	88 e5       	ldi	r24, 0x58	; 88
    4950:	90 e0       	ldi	r25, 0x00	; 0
    4952:	b6 01       	movw	r22, r12
    4954:	0c c0       	rjmp	.+24     	; 0x496e <vfprintf+0x36e>
    4956:	8a 2d       	mov	r24, r10
    4958:	86 78       	andi	r24, 0x86	; 134
    495a:	59 f0       	breq	.+22     	; 0x4972 <vfprintf+0x372>
    495c:	a1 fe       	sbrs	r10, 1
    495e:	02 c0       	rjmp	.+4      	; 0x4964 <vfprintf+0x364>
    4960:	8b e2       	ldi	r24, 0x2B	; 43
    4962:	01 c0       	rjmp	.+2      	; 0x4966 <vfprintf+0x366>
    4964:	80 e2       	ldi	r24, 0x20	; 32
    4966:	a7 fc       	sbrc	r10, 7
    4968:	8d e2       	ldi	r24, 0x2D	; 45
    496a:	b6 01       	movw	r22, r12
    496c:	90 e0       	ldi	r25, 0x00	; 0
    496e:	0e 94 f7 24 	call	0x49ee	; 0x49ee <fputc>
    4972:	89 14       	cp	r8, r9
    4974:	38 f4       	brcc	.+14     	; 0x4984 <vfprintf+0x384>
    4976:	b6 01       	movw	r22, r12
    4978:	80 e3       	ldi	r24, 0x30	; 48
    497a:	90 e0       	ldi	r25, 0x00	; 0
    497c:	0e 94 f7 24 	call	0x49ee	; 0x49ee <fputc>
    4980:	9a 94       	dec	r9
    4982:	f7 cf       	rjmp	.-18     	; 0x4972 <vfprintf+0x372>
    4984:	8a 94       	dec	r8
    4986:	f3 01       	movw	r30, r6
    4988:	e8 0d       	add	r30, r8
    498a:	f1 1d       	adc	r31, r1
    498c:	80 81       	ld	r24, Z
    498e:	b6 01       	movw	r22, r12
    4990:	90 e0       	ldi	r25, 0x00	; 0
    4992:	0e 94 f7 24 	call	0x49ee	; 0x49ee <fputc>
    4996:	81 10       	cpse	r8, r1
    4998:	f5 cf       	rjmp	.-22     	; 0x4984 <vfprintf+0x384>
    499a:	22 20       	and	r2, r2
    499c:	09 f4       	brne	.+2      	; 0x49a0 <vfprintf+0x3a0>
    499e:	42 ce       	rjmp	.-892    	; 0x4624 <vfprintf+0x24>
    49a0:	b6 01       	movw	r22, r12
    49a2:	80 e2       	ldi	r24, 0x20	; 32
    49a4:	90 e0       	ldi	r25, 0x00	; 0
    49a6:	0e 94 f7 24 	call	0x49ee	; 0x49ee <fputc>
    49aa:	2a 94       	dec	r2
    49ac:	f6 cf       	rjmp	.-20     	; 0x499a <vfprintf+0x39a>
    49ae:	f6 01       	movw	r30, r12
    49b0:	86 81       	ldd	r24, Z+6	; 0x06
    49b2:	97 81       	ldd	r25, Z+7	; 0x07
    49b4:	02 c0       	rjmp	.+4      	; 0x49ba <vfprintf+0x3ba>
    49b6:	8f ef       	ldi	r24, 0xFF	; 255
    49b8:	9f ef       	ldi	r25, 0xFF	; 255
    49ba:	2b 96       	adiw	r28, 0x0b	; 11
    49bc:	e2 e1       	ldi	r30, 0x12	; 18
    49be:	0c 94 aa 25 	jmp	0x4b54	; 0x4b54 <__epilogue_restores__>

000049c2 <strnlen_P>:
    49c2:	fc 01       	movw	r30, r24
    49c4:	05 90       	lpm	r0, Z+
    49c6:	61 50       	subi	r22, 0x01	; 1
    49c8:	70 40       	sbci	r23, 0x00	; 0
    49ca:	01 10       	cpse	r0, r1
    49cc:	d8 f7       	brcc	.-10     	; 0x49c4 <strnlen_P+0x2>
    49ce:	80 95       	com	r24
    49d0:	90 95       	com	r25
    49d2:	8e 0f       	add	r24, r30
    49d4:	9f 1f       	adc	r25, r31
    49d6:	08 95       	ret

000049d8 <strnlen>:
    49d8:	fc 01       	movw	r30, r24
    49da:	61 50       	subi	r22, 0x01	; 1
    49dc:	70 40       	sbci	r23, 0x00	; 0
    49de:	01 90       	ld	r0, Z+
    49e0:	01 10       	cpse	r0, r1
    49e2:	d8 f7       	brcc	.-10     	; 0x49da <strnlen+0x2>
    49e4:	80 95       	com	r24
    49e6:	90 95       	com	r25
    49e8:	8e 0f       	add	r24, r30
    49ea:	9f 1f       	adc	r25, r31
    49ec:	08 95       	ret

000049ee <fputc>:
    49ee:	0f 93       	push	r16
    49f0:	1f 93       	push	r17
    49f2:	cf 93       	push	r28
    49f4:	df 93       	push	r29
    49f6:	fb 01       	movw	r30, r22
    49f8:	23 81       	ldd	r18, Z+3	; 0x03
    49fa:	21 fd       	sbrc	r18, 1
    49fc:	03 c0       	rjmp	.+6      	; 0x4a04 <fputc+0x16>
    49fe:	8f ef       	ldi	r24, 0xFF	; 255
    4a00:	9f ef       	ldi	r25, 0xFF	; 255
    4a02:	2c c0       	rjmp	.+88     	; 0x4a5c <fputc+0x6e>
    4a04:	22 ff       	sbrs	r18, 2
    4a06:	16 c0       	rjmp	.+44     	; 0x4a34 <fputc+0x46>
    4a08:	46 81       	ldd	r20, Z+6	; 0x06
    4a0a:	57 81       	ldd	r21, Z+7	; 0x07
    4a0c:	24 81       	ldd	r18, Z+4	; 0x04
    4a0e:	35 81       	ldd	r19, Z+5	; 0x05
    4a10:	42 17       	cp	r20, r18
    4a12:	53 07       	cpc	r21, r19
    4a14:	44 f4       	brge	.+16     	; 0x4a26 <fputc+0x38>
    4a16:	a0 81       	ld	r26, Z
    4a18:	b1 81       	ldd	r27, Z+1	; 0x01
    4a1a:	9d 01       	movw	r18, r26
    4a1c:	2f 5f       	subi	r18, 0xFF	; 255
    4a1e:	3f 4f       	sbci	r19, 0xFF	; 255
    4a20:	20 83       	st	Z, r18
    4a22:	31 83       	std	Z+1, r19	; 0x01
    4a24:	8c 93       	st	X, r24
    4a26:	26 81       	ldd	r18, Z+6	; 0x06
    4a28:	37 81       	ldd	r19, Z+7	; 0x07
    4a2a:	2f 5f       	subi	r18, 0xFF	; 255
    4a2c:	3f 4f       	sbci	r19, 0xFF	; 255
    4a2e:	26 83       	std	Z+6, r18	; 0x06
    4a30:	37 83       	std	Z+7, r19	; 0x07
    4a32:	14 c0       	rjmp	.+40     	; 0x4a5c <fputc+0x6e>
    4a34:	8b 01       	movw	r16, r22
    4a36:	ec 01       	movw	r28, r24
    4a38:	fb 01       	movw	r30, r22
    4a3a:	00 84       	ldd	r0, Z+8	; 0x08
    4a3c:	f1 85       	ldd	r31, Z+9	; 0x09
    4a3e:	e0 2d       	mov	r30, r0
    4a40:	09 95       	icall
    4a42:	89 2b       	or	r24, r25
    4a44:	e1 f6       	brne	.-72     	; 0x49fe <fputc+0x10>
    4a46:	d8 01       	movw	r26, r16
    4a48:	16 96       	adiw	r26, 0x06	; 6
    4a4a:	8d 91       	ld	r24, X+
    4a4c:	9c 91       	ld	r25, X
    4a4e:	17 97       	sbiw	r26, 0x07	; 7
    4a50:	01 96       	adiw	r24, 0x01	; 1
    4a52:	16 96       	adiw	r26, 0x06	; 6
    4a54:	8d 93       	st	X+, r24
    4a56:	9c 93       	st	X, r25
    4a58:	17 97       	sbiw	r26, 0x07	; 7
    4a5a:	ce 01       	movw	r24, r28
    4a5c:	df 91       	pop	r29
    4a5e:	cf 91       	pop	r28
    4a60:	1f 91       	pop	r17
    4a62:	0f 91       	pop	r16
    4a64:	08 95       	ret

00004a66 <__ultoa_invert>:
    4a66:	fa 01       	movw	r30, r20
    4a68:	aa 27       	eor	r26, r26
    4a6a:	28 30       	cpi	r18, 0x08	; 8
    4a6c:	51 f1       	breq	.+84     	; 0x4ac2 <__ultoa_invert+0x5c>
    4a6e:	20 31       	cpi	r18, 0x10	; 16
    4a70:	81 f1       	breq	.+96     	; 0x4ad2 <__ultoa_invert+0x6c>
    4a72:	e8 94       	clt
    4a74:	6f 93       	push	r22
    4a76:	6e 7f       	andi	r22, 0xFE	; 254
    4a78:	6e 5f       	subi	r22, 0xFE	; 254
    4a7a:	7f 4f       	sbci	r23, 0xFF	; 255
    4a7c:	8f 4f       	sbci	r24, 0xFF	; 255
    4a7e:	9f 4f       	sbci	r25, 0xFF	; 255
    4a80:	af 4f       	sbci	r26, 0xFF	; 255
    4a82:	b1 e0       	ldi	r27, 0x01	; 1
    4a84:	3e d0       	rcall	.+124    	; 0x4b02 <__ultoa_invert+0x9c>
    4a86:	b4 e0       	ldi	r27, 0x04	; 4
    4a88:	3c d0       	rcall	.+120    	; 0x4b02 <__ultoa_invert+0x9c>
    4a8a:	67 0f       	add	r22, r23
    4a8c:	78 1f       	adc	r23, r24
    4a8e:	89 1f       	adc	r24, r25
    4a90:	9a 1f       	adc	r25, r26
    4a92:	a1 1d       	adc	r26, r1
    4a94:	68 0f       	add	r22, r24
    4a96:	79 1f       	adc	r23, r25
    4a98:	8a 1f       	adc	r24, r26
    4a9a:	91 1d       	adc	r25, r1
    4a9c:	a1 1d       	adc	r26, r1
    4a9e:	6a 0f       	add	r22, r26
    4aa0:	71 1d       	adc	r23, r1
    4aa2:	81 1d       	adc	r24, r1
    4aa4:	91 1d       	adc	r25, r1
    4aa6:	a1 1d       	adc	r26, r1
    4aa8:	20 d0       	rcall	.+64     	; 0x4aea <__ultoa_invert+0x84>
    4aaa:	09 f4       	brne	.+2      	; 0x4aae <__ultoa_invert+0x48>
    4aac:	68 94       	set
    4aae:	3f 91       	pop	r19
    4ab0:	2a e0       	ldi	r18, 0x0A	; 10
    4ab2:	26 9f       	mul	r18, r22
    4ab4:	11 24       	eor	r1, r1
    4ab6:	30 19       	sub	r19, r0
    4ab8:	30 5d       	subi	r19, 0xD0	; 208
    4aba:	31 93       	st	Z+, r19
    4abc:	de f6       	brtc	.-74     	; 0x4a74 <__ultoa_invert+0xe>
    4abe:	cf 01       	movw	r24, r30
    4ac0:	08 95       	ret
    4ac2:	46 2f       	mov	r20, r22
    4ac4:	47 70       	andi	r20, 0x07	; 7
    4ac6:	40 5d       	subi	r20, 0xD0	; 208
    4ac8:	41 93       	st	Z+, r20
    4aca:	b3 e0       	ldi	r27, 0x03	; 3
    4acc:	0f d0       	rcall	.+30     	; 0x4aec <__ultoa_invert+0x86>
    4ace:	c9 f7       	brne	.-14     	; 0x4ac2 <__ultoa_invert+0x5c>
    4ad0:	f6 cf       	rjmp	.-20     	; 0x4abe <__ultoa_invert+0x58>
    4ad2:	46 2f       	mov	r20, r22
    4ad4:	4f 70       	andi	r20, 0x0F	; 15
    4ad6:	40 5d       	subi	r20, 0xD0	; 208
    4ad8:	4a 33       	cpi	r20, 0x3A	; 58
    4ada:	18 f0       	brcs	.+6      	; 0x4ae2 <__ultoa_invert+0x7c>
    4adc:	49 5d       	subi	r20, 0xD9	; 217
    4ade:	31 fd       	sbrc	r19, 1
    4ae0:	40 52       	subi	r20, 0x20	; 32
    4ae2:	41 93       	st	Z+, r20
    4ae4:	02 d0       	rcall	.+4      	; 0x4aea <__ultoa_invert+0x84>
    4ae6:	a9 f7       	brne	.-22     	; 0x4ad2 <__ultoa_invert+0x6c>
    4ae8:	ea cf       	rjmp	.-44     	; 0x4abe <__ultoa_invert+0x58>
    4aea:	b4 e0       	ldi	r27, 0x04	; 4
    4aec:	a6 95       	lsr	r26
    4aee:	97 95       	ror	r25
    4af0:	87 95       	ror	r24
    4af2:	77 95       	ror	r23
    4af4:	67 95       	ror	r22
    4af6:	ba 95       	dec	r27
    4af8:	c9 f7       	brne	.-14     	; 0x4aec <__ultoa_invert+0x86>
    4afa:	00 97       	sbiw	r24, 0x00	; 0
    4afc:	61 05       	cpc	r22, r1
    4afe:	71 05       	cpc	r23, r1
    4b00:	08 95       	ret
    4b02:	9b 01       	movw	r18, r22
    4b04:	ac 01       	movw	r20, r24
    4b06:	0a 2e       	mov	r0, r26
    4b08:	06 94       	lsr	r0
    4b0a:	57 95       	ror	r21
    4b0c:	47 95       	ror	r20
    4b0e:	37 95       	ror	r19
    4b10:	27 95       	ror	r18
    4b12:	ba 95       	dec	r27
    4b14:	c9 f7       	brne	.-14     	; 0x4b08 <__ultoa_invert+0xa2>
    4b16:	62 0f       	add	r22, r18
    4b18:	73 1f       	adc	r23, r19
    4b1a:	84 1f       	adc	r24, r20
    4b1c:	95 1f       	adc	r25, r21
    4b1e:	a0 1d       	adc	r26, r0
    4b20:	08 95       	ret

00004b22 <__prologue_saves__>:
    4b22:	2f 92       	push	r2
    4b24:	3f 92       	push	r3
    4b26:	4f 92       	push	r4
    4b28:	5f 92       	push	r5
    4b2a:	6f 92       	push	r6
    4b2c:	7f 92       	push	r7
    4b2e:	8f 92       	push	r8
    4b30:	9f 92       	push	r9
    4b32:	af 92       	push	r10
    4b34:	bf 92       	push	r11
    4b36:	cf 92       	push	r12
    4b38:	df 92       	push	r13
    4b3a:	ef 92       	push	r14
    4b3c:	ff 92       	push	r15
    4b3e:	0f 93       	push	r16
    4b40:	1f 93       	push	r17
    4b42:	cf 93       	push	r28
    4b44:	df 93       	push	r29
    4b46:	cd b7       	in	r28, 0x3d	; 61
    4b48:	de b7       	in	r29, 0x3e	; 62
    4b4a:	ca 1b       	sub	r28, r26
    4b4c:	db 0b       	sbc	r29, r27
    4b4e:	cd bf       	out	0x3d, r28	; 61
    4b50:	de bf       	out	0x3e, r29	; 62
    4b52:	09 94       	ijmp

00004b54 <__epilogue_restores__>:
    4b54:	2a 88       	ldd	r2, Y+18	; 0x12
    4b56:	39 88       	ldd	r3, Y+17	; 0x11
    4b58:	48 88       	ldd	r4, Y+16	; 0x10
    4b5a:	5f 84       	ldd	r5, Y+15	; 0x0f
    4b5c:	6e 84       	ldd	r6, Y+14	; 0x0e
    4b5e:	7d 84       	ldd	r7, Y+13	; 0x0d
    4b60:	8c 84       	ldd	r8, Y+12	; 0x0c
    4b62:	9b 84       	ldd	r9, Y+11	; 0x0b
    4b64:	aa 84       	ldd	r10, Y+10	; 0x0a
    4b66:	b9 84       	ldd	r11, Y+9	; 0x09
    4b68:	c8 84       	ldd	r12, Y+8	; 0x08
    4b6a:	df 80       	ldd	r13, Y+7	; 0x07
    4b6c:	ee 80       	ldd	r14, Y+6	; 0x06
    4b6e:	fd 80       	ldd	r15, Y+5	; 0x05
    4b70:	0c 81       	ldd	r16, Y+4	; 0x04
    4b72:	1b 81       	ldd	r17, Y+3	; 0x03
    4b74:	aa 81       	ldd	r26, Y+2	; 0x02
    4b76:	b9 81       	ldd	r27, Y+1	; 0x01
    4b78:	ce 0f       	add	r28, r30
    4b7a:	d1 1d       	adc	r29, r1
    4b7c:	cd bf       	out	0x3d, r28	; 61
    4b7e:	de bf       	out	0x3e, r29	; 62
    4b80:	ed 01       	movw	r28, r26
    4b82:	08 95       	ret

00004b84 <_exit>:
    4b84:	f8 94       	cli

00004b86 <__stop_program>:
    4b86:	ff cf       	rjmp	.-2      	; 0x4b86 <__stop_program>
