
---------- Begin Simulation Statistics ----------
final_tick                               157635157000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252205                       # Simulator instruction rate (inst/s)
host_mem_usage                                 666908                       # Number of bytes of host memory used
host_op_rate                                   252700                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   396.50                       # Real time elapsed on the host
host_tick_rate                              397562925                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.157635                       # Number of seconds simulated
sim_ticks                                157635157000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.576352                       # CPI: cycles per instruction
system.cpu.discardedOps                        189318                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        25213538                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.634376                       # IPC: instructions per cycle
system.cpu.numCycles                        157635157                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132421619                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168935                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        370785                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           64                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       525316                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          406                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1052932                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            406                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485831                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735540                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103788                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101790                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905028                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65376                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             691                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51485514                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51485514                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51486024                       # number of overall hits
system.cpu.dcache.overall_hits::total        51486024                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       571351                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         571351                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       579260                       # number of overall misses
system.cpu.dcache.overall_misses::total        579260                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31283646000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31283646000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31283646000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31283646000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52056865                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52056865                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52065284                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52065284                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010976                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010976                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011126                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54753.813330                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54753.813330                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54006.225184                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54006.225184                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       100539                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3340                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.101497                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       450540                       # number of writebacks
system.cpu.dcache.writebacks::total            450540                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52464                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52464                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52464                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52464                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       518887                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       518887                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       526792                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       526792                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  28569805000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  28569805000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29394861999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29394861999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009968                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009968                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010118                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010118                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55059.781802                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55059.781802                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55799.750184                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55799.750184                       # average overall mshr miss latency
system.cpu.dcache.replacements                 524744                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40831958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40831958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       275825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        275825                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11669398000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11669398000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41107783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41107783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006710                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42307.252787                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42307.252787                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          443                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          443                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       275382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       275382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11103387000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11103387000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006699                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40319.944659                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40319.944659                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10653556                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10653556                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       295526                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       295526                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19614248000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19614248000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66370.634056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66370.634056                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52021                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52021                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243505                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243505                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17466418000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17466418000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022240                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71729.196526                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71729.196526                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    825056999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    825056999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104371.536875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104371.536875                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 157635157000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2022.227112                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52012892                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            526792                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.735159                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2022.227112                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987416                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987416                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1460                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104657512                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104657512                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 157635157000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157635157000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157635157000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685588                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474804                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024751                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10277558                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277558                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277558                       # number of overall hits
system.cpu.icache.overall_hits::total        10277558                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          826                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            826                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          826                       # number of overall misses
system.cpu.icache.overall_misses::total           826                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     75522000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     75522000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     75522000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     75522000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278384                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278384                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278384                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278384                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000080                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000080                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 91430.992736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91430.992736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 91430.992736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91430.992736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          570                       # number of writebacks
system.cpu.icache.writebacks::total               570                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          826                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          826                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          826                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          826                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     73870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73870000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     73870000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73870000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 89430.992736                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89430.992736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 89430.992736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89430.992736                       # average overall mshr miss latency
system.cpu.icache.replacements                    570                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277558                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277558                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          826                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           826                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     75522000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     75522000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 91430.992736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91430.992736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          826                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          826                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     73870000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73870000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 89430.992736                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89430.992736                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 157635157000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           249.664797                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278384                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               826                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12443.564165                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   249.664797                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.975253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.975253                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20557594                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20557594                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 157635157000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157635157000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 157635157000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 157635157000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread17522.numOps               100196356                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  141                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               325616                       # number of demand (read+write) hits
system.l2.demand_hits::total                   325757                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 141                       # number of overall hits
system.l2.overall_hits::.cpu.data              325616                       # number of overall hits
system.l2.overall_hits::total                  325757                       # number of overall hits
system.l2.demand_misses::.cpu.inst                685                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             201176                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201861                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               685                       # number of overall misses
system.l2.overall_misses::.cpu.data            201176                       # number of overall misses
system.l2.overall_misses::total                201861                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     68391000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20968672000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21037063000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     68391000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20968672000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21037063000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              826                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           526792                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               527618                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             826                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          526792                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              527618                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.829298                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.381889                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.382589                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.829298                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.381889                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.382589                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99840.875912                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104230.484750                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104215.588945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99840.875912                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104230.484750                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104215.588945                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111101                       # number of writebacks
system.l2.writebacks::total                    111101                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        201170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201855                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       201170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201855                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16944707000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16999398000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16944707000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16999398000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.829298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.381877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.382578                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.829298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.381877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.382578                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79840.875912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84230.784908                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84215.887642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79840.875912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84230.784908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84215.887642                       # average overall mshr miss latency
system.l2.replacements                         169335                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       450540                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           450540                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       450540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       450540                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          554                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              554                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          554                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          554                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            107421                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                107421                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136084                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14474304000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14474304000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243505                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.558855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.558855                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106363.011081                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106363.011081                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11752624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11752624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.558855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.558855                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86363.011081                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86363.011081                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            141                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                141                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          685                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              685                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     68391000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     68391000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.829298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.829298                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99840.875912                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99840.875912                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          685                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          685                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.829298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.829298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79840.875912                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79840.875912                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        218195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            218195                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        65092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6494368000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6494368000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       283287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        283287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.229774                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.229774                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99772.137897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99772.137897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        65086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65086                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5192083000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5192083000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.229753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.229753                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79772.654642                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79772.654642                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 157635157000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32136.713867                       # Cycle average of tags in use
system.l2.tags.total_refs                     1052861                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    202103                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.209527                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      75.607143                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        91.691927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31969.414798                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002798                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.975629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980735                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          619                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8372                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        23756                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8625047                       # Number of tag accesses
system.l2.tags.data_accesses                  8625047                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 157635157000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    111101.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       685.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    201137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012116140500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6617                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6617                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              546225                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104596                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201855                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111101                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201855                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111101                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     33                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201855                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.497960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.008313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     60.290816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6453     97.52%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           39      0.59%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          123      1.86%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6617                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.785552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.755757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4071     61.52%     61.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               62      0.94%     62.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2323     35.11%     97.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              154      2.33%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6617                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12918720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7110464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     81.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  157614326000                       # Total gap between requests
system.mem_ctrls.avgGap                     503630.94                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43840                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     12872768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7108480                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 278110.548651275807                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 81661783.100834548473                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 45094508.961601756513                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          685                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       201170                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       111101                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19518000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6599482250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3723142427000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28493.43                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32805.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  33511331.37                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43840                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     12874880                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12918720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43840                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7110464                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7110464                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          685                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       201170                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         201855                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       111101                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        111101                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       278111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     81675181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         81953292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       278111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       278111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     45107095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        45107095                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     45107095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       278111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     81675181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       127060387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               201822                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              111070                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12925                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12784                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12635                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12781                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12738                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12790                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12673                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7077                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7065                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6949                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7018                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6909                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7003                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6935                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7003                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         6924                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2834837750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1009110000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6619000250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14046.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32796.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              132821                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              69891                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           62.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       110180                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   181.748847                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   107.640098                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   246.059163                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        75861     68.85%     68.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        12123     11.00%     79.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4845      4.40%     84.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1542      1.40%     85.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8784      7.97%     93.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          700      0.64%     94.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          425      0.39%     94.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          417      0.38%     95.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5483      4.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       110180                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12916608                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7108480                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               81.939894                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               45.094509                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.99                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 157635157000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       396227160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       210599730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      721304220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     293082120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 12443386800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  32321961150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  33313406880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   79699968060                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   505.597670                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  86266754250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5263700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  66104702750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       390458040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       207533370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      719704860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     286703280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 12443386800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  31981102290                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  33600445920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   79629334560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.149588                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  87017112000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5263700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  65354345000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 157635157000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65771                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111101                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57829                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136084                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136084                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65771                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       572640                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 572640                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20029184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20029184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201855                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201855    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201855                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 157635157000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           815189000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1090962750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            284113                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       561641                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          570                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          132438                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243505                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           826                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       283287                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2222                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1578328                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1580550                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        89344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     62549248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               62638592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          169335                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7110464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           696953                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000677                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026015                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 696481     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    472      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             696953                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 157635157000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1955152000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2478000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1580381994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
