
B-G4311B-driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af80  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000854  0800b158  0800b158  0001b158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9ac  0800b9ac  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800b9ac  0800b9ac  0001b9ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b9b4  0800b9b4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9b4  0800b9b4  0001b9b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b9b8  0800b9b8  0001b9b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800b9bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004a8  20000074  0800ba30  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000051c  0800ba30  0002051c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cbfa  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003526  00000000  00000000  0003cc9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001608  00000000  00000000  000401c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001438  00000000  00000000  000417d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022061  00000000  00000000  00042c08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001475b  00000000  00000000  00064c69  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dec8b  00000000  00000000  000793c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015804f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f24  00000000  00000000  001580cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000074 	.word	0x20000074
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800b140 	.word	0x0800b140

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000078 	.word	0x20000078
 8000214:	0800b140 	.word	0x0800b140

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	; 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000356:	f1a4 0401 	sub.w	r4, r4, #1
 800035a:	d1e9      	bne.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2f>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000acc:	bf24      	itt	cs
 8000ace:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ad6:	d90d      	bls.n	8000af4 <__aeabi_d2f+0x30>
 8000ad8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000adc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ae8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aec:	bf08      	it	eq
 8000aee:	f020 0001 	biceq.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000af8:	d121      	bne.n	8000b3e <__aeabi_d2f+0x7a>
 8000afa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000afe:	bfbc      	itt	lt
 8000b00:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b04:	4770      	bxlt	lr
 8000b06:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b0e:	f1c2 0218 	rsb	r2, r2, #24
 8000b12:	f1c2 0c20 	rsb	ip, r2, #32
 8000b16:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b1e:	bf18      	it	ne
 8000b20:	f040 0001 	orrne.w	r0, r0, #1
 8000b24:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b28:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b2c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b30:	ea40 000c 	orr.w	r0, r0, ip
 8000b34:	fa23 f302 	lsr.w	r3, r3, r2
 8000b38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b3c:	e7cc      	b.n	8000ad8 <__aeabi_d2f+0x14>
 8000b3e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b42:	d107      	bne.n	8000b54 <__aeabi_d2f+0x90>
 8000b44:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b48:	bf1e      	ittt	ne
 8000b4a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b4e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b52:	4770      	bxne	lr
 8000b54:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b58:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b5c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <__aeabi_uldivmod>:
 8000b64:	b953      	cbnz	r3, 8000b7c <__aeabi_uldivmod+0x18>
 8000b66:	b94a      	cbnz	r2, 8000b7c <__aeabi_uldivmod+0x18>
 8000b68:	2900      	cmp	r1, #0
 8000b6a:	bf08      	it	eq
 8000b6c:	2800      	cmpeq	r0, #0
 8000b6e:	bf1c      	itt	ne
 8000b70:	f04f 31ff 	movne.w	r1, #4294967295
 8000b74:	f04f 30ff 	movne.w	r0, #4294967295
 8000b78:	f000 b972 	b.w	8000e60 <__aeabi_idiv0>
 8000b7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b84:	f000 f806 	bl	8000b94 <__udivmoddi4>
 8000b88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b90:	b004      	add	sp, #16
 8000b92:	4770      	bx	lr

08000b94 <__udivmoddi4>:
 8000b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b98:	9e08      	ldr	r6, [sp, #32]
 8000b9a:	4604      	mov	r4, r0
 8000b9c:	4688      	mov	r8, r1
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d14b      	bne.n	8000c3a <__udivmoddi4+0xa6>
 8000ba2:	428a      	cmp	r2, r1
 8000ba4:	4615      	mov	r5, r2
 8000ba6:	d967      	bls.n	8000c78 <__udivmoddi4+0xe4>
 8000ba8:	fab2 f282 	clz	r2, r2
 8000bac:	b14a      	cbz	r2, 8000bc2 <__udivmoddi4+0x2e>
 8000bae:	f1c2 0720 	rsb	r7, r2, #32
 8000bb2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bb6:	fa20 f707 	lsr.w	r7, r0, r7
 8000bba:	4095      	lsls	r5, r2
 8000bbc:	ea47 0803 	orr.w	r8, r7, r3
 8000bc0:	4094      	lsls	r4, r2
 8000bc2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bc6:	0c23      	lsrs	r3, r4, #16
 8000bc8:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bcc:	fa1f fc85 	uxth.w	ip, r5
 8000bd0:	fb0e 8817 	mls	r8, lr, r7, r8
 8000bd4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bd8:	fb07 f10c 	mul.w	r1, r7, ip
 8000bdc:	4299      	cmp	r1, r3
 8000bde:	d909      	bls.n	8000bf4 <__udivmoddi4+0x60>
 8000be0:	18eb      	adds	r3, r5, r3
 8000be2:	f107 30ff 	add.w	r0, r7, #4294967295
 8000be6:	f080 811b 	bcs.w	8000e20 <__udivmoddi4+0x28c>
 8000bea:	4299      	cmp	r1, r3
 8000bec:	f240 8118 	bls.w	8000e20 <__udivmoddi4+0x28c>
 8000bf0:	3f02      	subs	r7, #2
 8000bf2:	442b      	add	r3, r5
 8000bf4:	1a5b      	subs	r3, r3, r1
 8000bf6:	b2a4      	uxth	r4, r4
 8000bf8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000bfc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c00:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c04:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c08:	45a4      	cmp	ip, r4
 8000c0a:	d909      	bls.n	8000c20 <__udivmoddi4+0x8c>
 8000c0c:	192c      	adds	r4, r5, r4
 8000c0e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c12:	f080 8107 	bcs.w	8000e24 <__udivmoddi4+0x290>
 8000c16:	45a4      	cmp	ip, r4
 8000c18:	f240 8104 	bls.w	8000e24 <__udivmoddi4+0x290>
 8000c1c:	3802      	subs	r0, #2
 8000c1e:	442c      	add	r4, r5
 8000c20:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c24:	eba4 040c 	sub.w	r4, r4, ip
 8000c28:	2700      	movs	r7, #0
 8000c2a:	b11e      	cbz	r6, 8000c34 <__udivmoddi4+0xa0>
 8000c2c:	40d4      	lsrs	r4, r2
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e9c6 4300 	strd	r4, r3, [r6]
 8000c34:	4639      	mov	r1, r7
 8000c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3a:	428b      	cmp	r3, r1
 8000c3c:	d909      	bls.n	8000c52 <__udivmoddi4+0xbe>
 8000c3e:	2e00      	cmp	r6, #0
 8000c40:	f000 80eb 	beq.w	8000e1a <__udivmoddi4+0x286>
 8000c44:	2700      	movs	r7, #0
 8000c46:	e9c6 0100 	strd	r0, r1, [r6]
 8000c4a:	4638      	mov	r0, r7
 8000c4c:	4639      	mov	r1, r7
 8000c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c52:	fab3 f783 	clz	r7, r3
 8000c56:	2f00      	cmp	r7, #0
 8000c58:	d147      	bne.n	8000cea <__udivmoddi4+0x156>
 8000c5a:	428b      	cmp	r3, r1
 8000c5c:	d302      	bcc.n	8000c64 <__udivmoddi4+0xd0>
 8000c5e:	4282      	cmp	r2, r0
 8000c60:	f200 80fa 	bhi.w	8000e58 <__udivmoddi4+0x2c4>
 8000c64:	1a84      	subs	r4, r0, r2
 8000c66:	eb61 0303 	sbc.w	r3, r1, r3
 8000c6a:	2001      	movs	r0, #1
 8000c6c:	4698      	mov	r8, r3
 8000c6e:	2e00      	cmp	r6, #0
 8000c70:	d0e0      	beq.n	8000c34 <__udivmoddi4+0xa0>
 8000c72:	e9c6 4800 	strd	r4, r8, [r6]
 8000c76:	e7dd      	b.n	8000c34 <__udivmoddi4+0xa0>
 8000c78:	b902      	cbnz	r2, 8000c7c <__udivmoddi4+0xe8>
 8000c7a:	deff      	udf	#255	; 0xff
 8000c7c:	fab2 f282 	clz	r2, r2
 8000c80:	2a00      	cmp	r2, #0
 8000c82:	f040 808f 	bne.w	8000da4 <__udivmoddi4+0x210>
 8000c86:	1b49      	subs	r1, r1, r5
 8000c88:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c8c:	fa1f f885 	uxth.w	r8, r5
 8000c90:	2701      	movs	r7, #1
 8000c92:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c96:	0c23      	lsrs	r3, r4, #16
 8000c98:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ca0:	fb08 f10c 	mul.w	r1, r8, ip
 8000ca4:	4299      	cmp	r1, r3
 8000ca6:	d907      	bls.n	8000cb8 <__udivmoddi4+0x124>
 8000ca8:	18eb      	adds	r3, r5, r3
 8000caa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cae:	d202      	bcs.n	8000cb6 <__udivmoddi4+0x122>
 8000cb0:	4299      	cmp	r1, r3
 8000cb2:	f200 80cd 	bhi.w	8000e50 <__udivmoddi4+0x2bc>
 8000cb6:	4684      	mov	ip, r0
 8000cb8:	1a59      	subs	r1, r3, r1
 8000cba:	b2a3      	uxth	r3, r4
 8000cbc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc0:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cc4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cc8:	fb08 f800 	mul.w	r8, r8, r0
 8000ccc:	45a0      	cmp	r8, r4
 8000cce:	d907      	bls.n	8000ce0 <__udivmoddi4+0x14c>
 8000cd0:	192c      	adds	r4, r5, r4
 8000cd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cd6:	d202      	bcs.n	8000cde <__udivmoddi4+0x14a>
 8000cd8:	45a0      	cmp	r8, r4
 8000cda:	f200 80b6 	bhi.w	8000e4a <__udivmoddi4+0x2b6>
 8000cde:	4618      	mov	r0, r3
 8000ce0:	eba4 0408 	sub.w	r4, r4, r8
 8000ce4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ce8:	e79f      	b.n	8000c2a <__udivmoddi4+0x96>
 8000cea:	f1c7 0c20 	rsb	ip, r7, #32
 8000cee:	40bb      	lsls	r3, r7
 8000cf0:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000cf4:	ea4e 0e03 	orr.w	lr, lr, r3
 8000cf8:	fa01 f407 	lsl.w	r4, r1, r7
 8000cfc:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d00:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d04:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d08:	4325      	orrs	r5, r4
 8000d0a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d0e:	0c2c      	lsrs	r4, r5, #16
 8000d10:	fb08 3319 	mls	r3, r8, r9, r3
 8000d14:	fa1f fa8e 	uxth.w	sl, lr
 8000d18:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d1c:	fb09 f40a 	mul.w	r4, r9, sl
 8000d20:	429c      	cmp	r4, r3
 8000d22:	fa02 f207 	lsl.w	r2, r2, r7
 8000d26:	fa00 f107 	lsl.w	r1, r0, r7
 8000d2a:	d90b      	bls.n	8000d44 <__udivmoddi4+0x1b0>
 8000d2c:	eb1e 0303 	adds.w	r3, lr, r3
 8000d30:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d34:	f080 8087 	bcs.w	8000e46 <__udivmoddi4+0x2b2>
 8000d38:	429c      	cmp	r4, r3
 8000d3a:	f240 8084 	bls.w	8000e46 <__udivmoddi4+0x2b2>
 8000d3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000d42:	4473      	add	r3, lr
 8000d44:	1b1b      	subs	r3, r3, r4
 8000d46:	b2ad      	uxth	r5, r5
 8000d48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d4c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d50:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d54:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d58:	45a2      	cmp	sl, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x1da>
 8000d5c:	eb1e 0404 	adds.w	r4, lr, r4
 8000d60:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d64:	d26b      	bcs.n	8000e3e <__udivmoddi4+0x2aa>
 8000d66:	45a2      	cmp	sl, r4
 8000d68:	d969      	bls.n	8000e3e <__udivmoddi4+0x2aa>
 8000d6a:	3802      	subs	r0, #2
 8000d6c:	4474      	add	r4, lr
 8000d6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d72:	fba0 8902 	umull	r8, r9, r0, r2
 8000d76:	eba4 040a 	sub.w	r4, r4, sl
 8000d7a:	454c      	cmp	r4, r9
 8000d7c:	46c2      	mov	sl, r8
 8000d7e:	464b      	mov	r3, r9
 8000d80:	d354      	bcc.n	8000e2c <__udivmoddi4+0x298>
 8000d82:	d051      	beq.n	8000e28 <__udivmoddi4+0x294>
 8000d84:	2e00      	cmp	r6, #0
 8000d86:	d069      	beq.n	8000e5c <__udivmoddi4+0x2c8>
 8000d88:	ebb1 050a 	subs.w	r5, r1, sl
 8000d8c:	eb64 0403 	sbc.w	r4, r4, r3
 8000d90:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d94:	40fd      	lsrs	r5, r7
 8000d96:	40fc      	lsrs	r4, r7
 8000d98:	ea4c 0505 	orr.w	r5, ip, r5
 8000d9c:	e9c6 5400 	strd	r5, r4, [r6]
 8000da0:	2700      	movs	r7, #0
 8000da2:	e747      	b.n	8000c34 <__udivmoddi4+0xa0>
 8000da4:	f1c2 0320 	rsb	r3, r2, #32
 8000da8:	fa20 f703 	lsr.w	r7, r0, r3
 8000dac:	4095      	lsls	r5, r2
 8000dae:	fa01 f002 	lsl.w	r0, r1, r2
 8000db2:	fa21 f303 	lsr.w	r3, r1, r3
 8000db6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dba:	4338      	orrs	r0, r7
 8000dbc:	0c01      	lsrs	r1, r0, #16
 8000dbe:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dc2:	fa1f f885 	uxth.w	r8, r5
 8000dc6:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dce:	fb07 f308 	mul.w	r3, r7, r8
 8000dd2:	428b      	cmp	r3, r1
 8000dd4:	fa04 f402 	lsl.w	r4, r4, r2
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x256>
 8000dda:	1869      	adds	r1, r5, r1
 8000ddc:	f107 3cff 	add.w	ip, r7, #4294967295
 8000de0:	d22f      	bcs.n	8000e42 <__udivmoddi4+0x2ae>
 8000de2:	428b      	cmp	r3, r1
 8000de4:	d92d      	bls.n	8000e42 <__udivmoddi4+0x2ae>
 8000de6:	3f02      	subs	r7, #2
 8000de8:	4429      	add	r1, r5
 8000dea:	1acb      	subs	r3, r1, r3
 8000dec:	b281      	uxth	r1, r0
 8000dee:	fbb3 f0fe 	udiv	r0, r3, lr
 8000df2:	fb0e 3310 	mls	r3, lr, r0, r3
 8000df6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dfa:	fb00 f308 	mul.w	r3, r0, r8
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d907      	bls.n	8000e12 <__udivmoddi4+0x27e>
 8000e02:	1869      	adds	r1, r5, r1
 8000e04:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e08:	d217      	bcs.n	8000e3a <__udivmoddi4+0x2a6>
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d915      	bls.n	8000e3a <__udivmoddi4+0x2a6>
 8000e0e:	3802      	subs	r0, #2
 8000e10:	4429      	add	r1, r5
 8000e12:	1ac9      	subs	r1, r1, r3
 8000e14:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e18:	e73b      	b.n	8000c92 <__udivmoddi4+0xfe>
 8000e1a:	4637      	mov	r7, r6
 8000e1c:	4630      	mov	r0, r6
 8000e1e:	e709      	b.n	8000c34 <__udivmoddi4+0xa0>
 8000e20:	4607      	mov	r7, r0
 8000e22:	e6e7      	b.n	8000bf4 <__udivmoddi4+0x60>
 8000e24:	4618      	mov	r0, r3
 8000e26:	e6fb      	b.n	8000c20 <__udivmoddi4+0x8c>
 8000e28:	4541      	cmp	r1, r8
 8000e2a:	d2ab      	bcs.n	8000d84 <__udivmoddi4+0x1f0>
 8000e2c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e30:	eb69 020e 	sbc.w	r2, r9, lr
 8000e34:	3801      	subs	r0, #1
 8000e36:	4613      	mov	r3, r2
 8000e38:	e7a4      	b.n	8000d84 <__udivmoddi4+0x1f0>
 8000e3a:	4660      	mov	r0, ip
 8000e3c:	e7e9      	b.n	8000e12 <__udivmoddi4+0x27e>
 8000e3e:	4618      	mov	r0, r3
 8000e40:	e795      	b.n	8000d6e <__udivmoddi4+0x1da>
 8000e42:	4667      	mov	r7, ip
 8000e44:	e7d1      	b.n	8000dea <__udivmoddi4+0x256>
 8000e46:	4681      	mov	r9, r0
 8000e48:	e77c      	b.n	8000d44 <__udivmoddi4+0x1b0>
 8000e4a:	3802      	subs	r0, #2
 8000e4c:	442c      	add	r4, r5
 8000e4e:	e747      	b.n	8000ce0 <__udivmoddi4+0x14c>
 8000e50:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e54:	442b      	add	r3, r5
 8000e56:	e72f      	b.n	8000cb8 <__udivmoddi4+0x124>
 8000e58:	4638      	mov	r0, r7
 8000e5a:	e708      	b.n	8000c6e <__udivmoddi4+0xda>
 8000e5c:	4637      	mov	r7, r6
 8000e5e:	e6e9      	b.n	8000c34 <__udivmoddi4+0xa0>

08000e60 <__aeabi_idiv0>:
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop

08000e64 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b092      	sub	sp, #72	; 0x48
 8000e68:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8000e6a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000e6e:	2200      	movs	r2, #0
 8000e70:	601a      	str	r2, [r3, #0]
 8000e72:	605a      	str	r2, [r3, #4]
 8000e74:	609a      	str	r2, [r3, #8]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000e76:	463b      	mov	r3, r7
 8000e78:	223c      	movs	r2, #60	; 0x3c
 8000e7a:	2100      	movs	r1, #0
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f009 ff75 	bl	800ad6c <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000e82:	4b43      	ldr	r3, [pc, #268]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000e84:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000e88:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000e8a:	4b41      	ldr	r3, [pc, #260]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000e8c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000e90:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e92:	4b3f      	ldr	r3, [pc, #252]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e98:	4b3d      	ldr	r3, [pc, #244]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000e9e:	4b3c      	ldr	r3, [pc, #240]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ea4:	4b3a      	ldr	r3, [pc, #232]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000eaa:	4b39      	ldr	r3, [pc, #228]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000eac:	2204      	movs	r2, #4
 8000eae:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000eb0:	4b37      	ldr	r3, [pc, #220]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eb6:	4b36      	ldr	r3, [pc, #216]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000ebc:	4b34      	ldr	r3, [pc, #208]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ec2:	4b33      	ldr	r3, [pc, #204]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000eca:	4b31      	ldr	r3, [pc, #196]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ed2:	4b2f      	ldr	r3, [pc, #188]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000ed8:	4b2d      	ldr	r3, [pc, #180]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ee0:	482b      	ldr	r0, [pc, #172]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000ee2:	f002 f923 	bl	800312c <HAL_ADC_Init>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d001      	beq.n	8000ef0 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000eec:	f001 fa11 	bl	8002312 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ef4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4825      	ldr	r0, [pc, #148]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000efc:	f003 fd18 	bl	8004930 <HAL_ADCEx_MultiModeConfigChannel>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d001      	beq.n	8000f0a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000f06:	f001 fa04 	bl	8002312 <Error_Handler>
  }
  /** Configure Injected Channel 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000f0a:	4b22      	ldr	r3, [pc, #136]	; (8000f94 <MX_ADC1_Init+0x130>)
 8000f0c:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000f0e:	2309      	movs	r3, #9
 8000f10:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8000f12:	2301      	movs	r3, #1
 8000f14:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000f16:	237f      	movs	r3, #127	; 0x7f
 8000f18:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000f1a:	2304      	movs	r3, #4
 8000f1c:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8000f22:	2302      	movs	r3, #2
 8000f24:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000f26:	2300      	movs	r3, #0
 8000f28:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000f32:	2300      	movs	r3, #0
 8000f34:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8000f38:	2384      	movs	r3, #132	; 0x84
 8000f3a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000f3c:	2380      	movs	r3, #128	; 0x80
 8000f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000f40:	2300      	movs	r3, #0
 8000f42:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000f46:	463b      	mov	r3, r7
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4811      	ldr	r0, [pc, #68]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000f4c:	f003 f898 	bl	8004080 <HAL_ADCEx_InjectedConfigChannel>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 8000f56:	f001 f9dc 	bl	8002312 <Error_Handler>
  }
  /** Configure Injected Channel 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_12;
 8000f5a:	4b0f      	ldr	r3, [pc, #60]	; (8000f98 <MX_ADC1_Init+0x134>)
 8000f5c:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000f5e:	f240 130f 	movw	r3, #271	; 0x10f
 8000f62:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_1;
 8000f64:	2300      	movs	r3, #0
 8000f66:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetSign = ADC_OFFSET_SIGN_POSITIVE;
 8000f68:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000f6c:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetSaturation = ENABLE;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	773b      	strb	r3, [r7, #28]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000f72:	463b      	mov	r3, r7
 8000f74:	4619      	mov	r1, r3
 8000f76:	4806      	ldr	r0, [pc, #24]	; (8000f90 <MX_ADC1_Init+0x12c>)
 8000f78:	f003 f882 	bl	8004080 <HAL_ADCEx_InjectedConfigChannel>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_ADC1_Init+0x122>
  {
    Error_Handler();
 8000f82:	f001 f9c6 	bl	8002312 <Error_Handler>
  }

}
 8000f86:	bf00      	nop
 8000f88:	3748      	adds	r7, #72	; 0x48
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	20000100 	.word	0x20000100
 8000f94:	0c900008 	.word	0x0c900008
 8000f98:	32601000 	.word	0x32601000

08000f9c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b090      	sub	sp, #64	; 0x40
 8000fa0:	af00      	add	r7, sp, #0
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000fa2:	1d3b      	adds	r3, r7, #4
 8000fa4:	223c      	movs	r2, #60	; 0x3c
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f009 fedf 	bl	800ad6c <memset>

  /** Common config 
  */
  hadc2.Instance = ADC2;
 8000fae:	4b34      	ldr	r3, [pc, #208]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fb0:	4a34      	ldr	r2, [pc, #208]	; (8001084 <MX_ADC2_Init+0xe8>)
 8000fb2:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000fb4:	4b32      	ldr	r3, [pc, #200]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fb6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000fba:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000fbc:	4b30      	ldr	r3, [pc, #192]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fc2:	4b2f      	ldr	r3, [pc, #188]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000fc8:	4b2d      	ldr	r3, [pc, #180]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fce:	4b2c      	ldr	r3, [pc, #176]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fd4:	4b2a      	ldr	r3, [pc, #168]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fd6:	2204      	movs	r2, #4
 8000fd8:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000fda:	4b29      	ldr	r3, [pc, #164]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000fe0:	4b27      	ldr	r3, [pc, #156]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000fe6:	4b26      	ldr	r3, [pc, #152]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fe8:	2201      	movs	r2, #1
 8000fea:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000fec:	4b24      	ldr	r3, [pc, #144]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000ff4:	4b22      	ldr	r3, [pc, #136]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ffc:	4b20      	ldr	r3, [pc, #128]	; (8001080 <MX_ADC2_Init+0xe4>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001002:	4b1f      	ldr	r3, [pc, #124]	; (8001080 <MX_ADC2_Init+0xe4>)
 8001004:	2200      	movs	r2, #0
 8001006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800100a:	481d      	ldr	r0, [pc, #116]	; (8001080 <MX_ADC2_Init+0xe4>)
 800100c:	f002 f88e 	bl	800312c <HAL_ADC_Init>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8001016:	f001 f97c 	bl	8002312 <Error_Handler>
  }
  /** Configure Injected Channel 
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 800101a:	4b1b      	ldr	r3, [pc, #108]	; (8001088 <MX_ADC2_Init+0xec>)
 800101c:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 800101e:	2309      	movs	r3, #9
 8001020:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8001022:	2301      	movs	r3, #1
 8001024:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001026:	237f      	movs	r3, #127	; 0x7f
 8001028:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_1;
 800102a:	2300      	movs	r3, #0
 800102c:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedOffsetSign = ADC_OFFSET_SIGN_POSITIVE;
 8001032:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001036:	61fb      	str	r3, [r7, #28]
  sConfigInjected.InjectedOffsetSaturation = ENABLE;
 8001038:	2301      	movs	r3, #1
 800103a:	f887 3020 	strb.w	r3, [r7, #32]
  sConfigInjected.InjectedNbrOfConversion = 1;
 800103e:	2301      	movs	r3, #1
 8001040:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001042:	2300      	movs	r3, #0
 8001044:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001048:	2300      	movs	r3, #0
 800104a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sConfigInjected.QueueInjectedContext = DISABLE;
 800104e:	2300      	movs	r3, #0
 8001050:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_CC4;
 8001054:	2384      	movs	r3, #132	; 0x84
 8001056:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8001058:	2380      	movs	r3, #128	; 0x80
 800105a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigInjected.InjecOversamplingMode = DISABLE;
 800105c:	2300      	movs	r3, #0
 800105e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  if (HAL_ADCEx_InjectedConfigChannel(&hadc2, &sConfigInjected) != HAL_OK)
 8001062:	1d3b      	adds	r3, r7, #4
 8001064:	4619      	mov	r1, r3
 8001066:	4806      	ldr	r0, [pc, #24]	; (8001080 <MX_ADC2_Init+0xe4>)
 8001068:	f003 f80a 	bl	8004080 <HAL_ADCEx_InjectedConfigChannel>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <MX_ADC2_Init+0xda>
  {
    Error_Handler();
 8001072:	f001 f94e 	bl	8002312 <Error_Handler>
  }

}
 8001076:	bf00      	nop
 8001078:	3740      	adds	r7, #64	; 0x40
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	20000094 	.word	0x20000094
 8001084:	50000100 	.word	0x50000100
 8001088:	0c900008 	.word	0x0c900008

0800108c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08c      	sub	sp, #48	; 0x30
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001094:	f107 031c 	add.w	r3, r7, #28
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80010ac:	d14e      	bne.n	800114c <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80010ae:	4b47      	ldr	r3, [pc, #284]	; (80011cc <HAL_ADC_MspInit+0x140>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	3301      	adds	r3, #1
 80010b4:	4a45      	ldr	r2, [pc, #276]	; (80011cc <HAL_ADC_MspInit+0x140>)
 80010b6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80010b8:	4b44      	ldr	r3, [pc, #272]	; (80011cc <HAL_ADC_MspInit+0x140>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d10b      	bne.n	80010d8 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80010c0:	4b43      	ldr	r3, [pc, #268]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c4:	4a42      	ldr	r2, [pc, #264]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010c6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80010ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010cc:	4b40      	ldr	r3, [pc, #256]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80010d4:	61bb      	str	r3, [r7, #24]
 80010d6:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d8:	4b3d      	ldr	r3, [pc, #244]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010dc:	4a3c      	ldr	r2, [pc, #240]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010de:	f043 0301 	orr.w	r3, r3, #1
 80010e2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010e4:	4b3a      	ldr	r3, [pc, #232]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010e8:	f003 0301 	and.w	r3, r3, #1
 80010ec:	617b      	str	r3, [r7, #20]
 80010ee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f0:	4b37      	ldr	r3, [pc, #220]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010f4:	4a36      	ldr	r2, [pc, #216]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010f6:	f043 0302 	orr.w	r3, r3, #2
 80010fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010fc:	4b34      	ldr	r3, [pc, #208]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 80010fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001100:	f003 0302 	and.w	r3, r3, #2
 8001104:	613b      	str	r3, [r7, #16]
 8001106:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1
    PA2     ------> ADC1_IN3
    PB1     ------> ADC1_IN12 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2;
 8001108:	2305      	movs	r3, #5
 800110a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800110c:	2303      	movs	r3, #3
 800110e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001110:	2300      	movs	r3, #0
 8001112:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001114:	f107 031c 	add.w	r3, r7, #28
 8001118:	4619      	mov	r1, r3
 800111a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800111e:	f003 fe1d 	bl	8004d5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001122:	2302      	movs	r3, #2
 8001124:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001126:	2303      	movs	r3, #3
 8001128:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112a:	2300      	movs	r3, #0
 800112c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800112e:	f107 031c 	add.w	r3, r7, #28
 8001132:	4619      	mov	r1, r3
 8001134:	4827      	ldr	r0, [pc, #156]	; (80011d4 <HAL_ADC_MspInit+0x148>)
 8001136:	f003 fe11 	bl	8004d5c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 800113a:	2200      	movs	r2, #0
 800113c:	2101      	movs	r1, #1
 800113e:	2012      	movs	r0, #18
 8001140:	f003 fd71 	bl	8004c26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001144:	2012      	movs	r0, #18
 8001146:	f003 fd88 	bl	8004c5a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800114a:	e03a      	b.n	80011c2 <HAL_ADC_MspInit+0x136>
  else if(adcHandle->Instance==ADC2)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a21      	ldr	r2, [pc, #132]	; (80011d8 <HAL_ADC_MspInit+0x14c>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d135      	bne.n	80011c2 <HAL_ADC_MspInit+0x136>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001156:	4b1d      	ldr	r3, [pc, #116]	; (80011cc <HAL_ADC_MspInit+0x140>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	3301      	adds	r3, #1
 800115c:	4a1b      	ldr	r2, [pc, #108]	; (80011cc <HAL_ADC_MspInit+0x140>)
 800115e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001160:	4b1a      	ldr	r3, [pc, #104]	; (80011cc <HAL_ADC_MspInit+0x140>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2b01      	cmp	r3, #1
 8001166:	d10b      	bne.n	8001180 <HAL_ADC_MspInit+0xf4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001168:	4b19      	ldr	r3, [pc, #100]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 800116a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800116c:	4a18      	ldr	r2, [pc, #96]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 800116e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001172:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001174:	4b16      	ldr	r3, [pc, #88]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 8001176:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001178:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800117c:	60fb      	str	r3, [r7, #12]
 800117e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001180:	4b13      	ldr	r3, [pc, #76]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 8001182:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001184:	4a12      	ldr	r2, [pc, #72]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 8001186:	f043 0301 	orr.w	r3, r3, #1
 800118a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800118c:	4b10      	ldr	r3, [pc, #64]	; (80011d0 <HAL_ADC_MspInit+0x144>)
 800118e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001190:	f003 0301 	and.w	r3, r3, #1
 8001194:	60bb      	str	r3, [r7, #8]
 8001196:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001198:	2340      	movs	r3, #64	; 0x40
 800119a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800119c:	2303      	movs	r3, #3
 800119e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a0:	2300      	movs	r3, #0
 80011a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011a4:	f107 031c 	add.w	r3, r7, #28
 80011a8:	4619      	mov	r1, r3
 80011aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011ae:	f003 fdd5 	bl	8004d5c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 1, 0);
 80011b2:	2200      	movs	r2, #0
 80011b4:	2101      	movs	r1, #1
 80011b6:	2012      	movs	r0, #18
 80011b8:	f003 fd35 	bl	8004c26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80011bc:	2012      	movs	r0, #18
 80011be:	f003 fd4c 	bl	8004c5a <HAL_NVIC_EnableIRQ>
}
 80011c2:	bf00      	nop
 80011c4:	3730      	adds	r7, #48	; 0x30
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	20000090 	.word	0x20000090
 80011d0:	40021000 	.word	0x40021000
 80011d4:	48000400 	.word	0x48000400
 80011d8:	50000100 	.word	0x50000100

080011dc <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA15   ------> S_TIM2_CH1
*/
void MX_GPIO_Init(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08a      	sub	sp, #40	; 0x28
 80011e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e2:	f107 0314 	add.w	r3, r7, #20
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
 80011ea:	605a      	str	r2, [r3, #4]
 80011ec:	609a      	str	r2, [r3, #8]
 80011ee:	60da      	str	r2, [r3, #12]
 80011f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011f2:	4b2d      	ldr	r3, [pc, #180]	; (80012a8 <MX_GPIO_Init+0xcc>)
 80011f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f6:	4a2c      	ldr	r2, [pc, #176]	; (80012a8 <MX_GPIO_Init+0xcc>)
 80011f8:	f043 0304 	orr.w	r3, r3, #4
 80011fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011fe:	4b2a      	ldr	r3, [pc, #168]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001202:	f003 0304 	and.w	r3, r3, #4
 8001206:	613b      	str	r3, [r7, #16]
 8001208:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800120a:	4b27      	ldr	r3, [pc, #156]	; (80012a8 <MX_GPIO_Init+0xcc>)
 800120c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120e:	4a26      	ldr	r2, [pc, #152]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001210:	f043 0320 	orr.w	r3, r3, #32
 8001214:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001216:	4b24      	ldr	r3, [pc, #144]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001218:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800121a:	f003 0320 	and.w	r3, r3, #32
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001222:	4b21      	ldr	r3, [pc, #132]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001224:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001226:	4a20      	ldr	r2, [pc, #128]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800122e:	4b1e      	ldr	r3, [pc, #120]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123a:	4b1b      	ldr	r3, [pc, #108]	; (80012a8 <MX_GPIO_Init+0xcc>)
 800123c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800123e:	4a1a      	ldr	r2, [pc, #104]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001240:	f043 0302 	orr.w	r3, r3, #2
 8001244:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001246:	4b18      	ldr	r3, [pc, #96]	; (80012a8 <MX_GPIO_Init+0xcc>)
 8001248:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	607b      	str	r3, [r7, #4]
 8001250:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PWM_INPUT_TIM2_Pin;
 8001252:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001256:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001258:	2302      	movs	r3, #2
 800125a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800125c:	2302      	movs	r3, #2
 800125e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001260:	2303      	movs	r3, #3
 8001262:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001264:	2301      	movs	r3, #1
 8001266:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PWM_INPUT_TIM2_GPIO_Port, &GPIO_InitStruct);
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	4619      	mov	r1, r3
 800126e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001272:	f003 fd73 	bl	8004d5c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button_Pin;
 8001276:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800127a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800127c:	4b0b      	ldr	r3, [pc, #44]	; (80012ac <MX_GPIO_Init+0xd0>)
 800127e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8001284:	f107 0314 	add.w	r3, r7, #20
 8001288:	4619      	mov	r1, r3
 800128a:	4809      	ldr	r0, [pc, #36]	; (80012b0 <MX_GPIO_Init+0xd4>)
 800128c:	f003 fd66 	bl	8004d5c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 15, 0);
 8001290:	2200      	movs	r2, #0
 8001292:	210f      	movs	r1, #15
 8001294:	2028      	movs	r0, #40	; 0x28
 8001296:	f003 fcc6 	bl	8004c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800129a:	2028      	movs	r0, #40	; 0x28
 800129c:	f003 fcdd 	bl	8004c5a <HAL_NVIC_EnableIRQ>

}
 80012a0:	bf00      	nop
 80012a2:	3728      	adds	r7, #40	; 0x28
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40021000 	.word	0x40021000
 80012ac:	10110000 	.word	0x10110000
 80012b0:	48000800 	.word	0x48000800

080012b4 <start_up>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

void start_up(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	af00      	add	r7, sp, #0

	 if(HAL_OK== ((HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED)) && (HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED))) )
 80012b8:	217f      	movs	r1, #127	; 0x7f
 80012ba:	4867      	ldr	r0, [pc, #412]	; (8001458 <start_up+0x1a4>)
 80012bc:	f002 fd3e 	bl	8003d3c <HAL_ADCEx_Calibration_Start>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d008      	beq.n	80012d8 <start_up+0x24>
 80012c6:	217f      	movs	r1, #127	; 0x7f
 80012c8:	4864      	ldr	r0, [pc, #400]	; (800145c <start_up+0x1a8>)
 80012ca:	f002 fd37 	bl	8003d3c <HAL_ADCEx_Calibration_Start>
 80012ce:	4603      	mov	r3, r0
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d001      	beq.n	80012d8 <start_up+0x24>
 80012d4:	2301      	movs	r3, #1
 80012d6:	e000      	b.n	80012da <start_up+0x26>
 80012d8:	2300      	movs	r3, #0
 80012da:	2b00      	cmp	r3, #0
 80012dc:	f040 80ba 	bne.w	8001454 <start_up+0x1a0>
	   {
		if(HAL_OK== (HAL_OPAMPEx_SelfCalibrateAll(&hopamp1, &hopamp2, &hopamp3)))
 80012e0:	4a5f      	ldr	r2, [pc, #380]	; (8001460 <start_up+0x1ac>)
 80012e2:	4960      	ldr	r1, [pc, #384]	; (8001464 <start_up+0x1b0>)
 80012e4:	4860      	ldr	r0, [pc, #384]	; (8001468 <start_up+0x1b4>)
 80012e6:	f003 ffd4 	bl	8005292 <HAL_OPAMPEx_SelfCalibrateAll>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	f040 80b1 	bne.w	8001454 <start_up+0x1a0>
		{

			//////// konfiguracja Timer 1  //////////////////////////
			TIM1->ARR= TIM1_ARR;
 80012f2:	4b5e      	ldr	r3, [pc, #376]	; (800146c <start_up+0x1b8>)
 80012f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80012f8:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM1->PSC= TIM1_PSC;
 80012fa:	4b5c      	ldr	r3, [pc, #368]	; (800146c <start_up+0x1b8>)
 80012fc:	2207      	movs	r2, #7
 80012fe:	629a      	str	r2, [r3, #40]	; 0x28

			TIM1->CCR1=(TIM1->ARR/10);
 8001300:	4b5a      	ldr	r3, [pc, #360]	; (800146c <start_up+0x1b8>)
 8001302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001304:	4a59      	ldr	r2, [pc, #356]	; (800146c <start_up+0x1b8>)
 8001306:	495a      	ldr	r1, [pc, #360]	; (8001470 <start_up+0x1bc>)
 8001308:	fba1 1303 	umull	r1, r3, r1, r3
 800130c:	08db      	lsrs	r3, r3, #3
 800130e:	6353      	str	r3, [r2, #52]	; 0x34
			TIM1->CCR2=0;
 8001310:	4b56      	ldr	r3, [pc, #344]	; (800146c <start_up+0x1b8>)
 8001312:	2200      	movs	r2, #0
 8001314:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3=0;
 8001316:	4b55      	ldr	r3, [pc, #340]	; (800146c <start_up+0x1b8>)
 8001318:	2200      	movs	r2, #0
 800131a:	63da      	str	r2, [r3, #60]	; 0x3c
			TIM1->CCR4=TIM1_CCR4;
 800131c:	4b53      	ldr	r3, [pc, #332]	; (800146c <start_up+0x1b8>)
 800131e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001320:	4a52      	ldr	r2, [pc, #328]	; (800146c <start_up+0x1b8>)
 8001322:	3b0a      	subs	r3, #10
 8001324:	6413      	str	r3, [r2, #64]	; 0x40

			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001326:	2100      	movs	r1, #0
 8001328:	4852      	ldr	r0, [pc, #328]	; (8001474 <start_up+0x1c0>)
 800132a:	f005 fb27 	bl	800697c <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800132e:	2100      	movs	r1, #0
 8001330:	4850      	ldr	r0, [pc, #320]	; (8001474 <start_up+0x1c0>)
 8001332:	f006 ffbd 	bl	80082b0 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001336:	2104      	movs	r1, #4
 8001338:	484e      	ldr	r0, [pc, #312]	; (8001474 <start_up+0x1c0>)
 800133a:	f005 fb1f 	bl	800697c <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800133e:	2104      	movs	r1, #4
 8001340:	484c      	ldr	r0, [pc, #304]	; (8001474 <start_up+0x1c0>)
 8001342:	f006 ffb5 	bl	80082b0 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001346:	2108      	movs	r1, #8
 8001348:	484a      	ldr	r0, [pc, #296]	; (8001474 <start_up+0x1c0>)
 800134a:	f005 fb17 	bl	800697c <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 800134e:	2108      	movs	r1, #8
 8001350:	4848      	ldr	r0, [pc, #288]	; (8001474 <start_up+0x1c0>)
 8001352:	f006 ffad 	bl	80082b0 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001356:	210c      	movs	r1, #12
 8001358:	4846      	ldr	r0, [pc, #280]	; (8001474 <start_up+0x1c0>)
 800135a:	f005 fb0f 	bl	800697c <HAL_TIM_PWM_Start>


			HAL_Delay(800);
 800135e:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001362:	f001 fda9 	bl	8002eb8 <HAL_Delay>

			//////// konfiguracja Timer 4 - encoder ///////////////////
			TIM4->ARR= TIM4_ARR;
 8001366:	4b44      	ldr	r3, [pc, #272]	; (8001478 <start_up+0x1c4>)
 8001368:	f240 1267 	movw	r2, #359	; 0x167
 800136c:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM4->PSC= TIM4_PSC;
 800136e:	4b42      	ldr	r3, [pc, #264]	; (8001478 <start_up+0x1c4>)
 8001370:	2200      	movs	r2, #0
 8001372:	629a      	str	r2, [r3, #40]	; 0x28
			HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_1);
 8001374:	2100      	movs	r1, #0
 8001376:	4841      	ldr	r0, [pc, #260]	; (800147c <start_up+0x1c8>)
 8001378:	f005 fe32 	bl	8006fe0 <HAL_TIM_Encoder_Start>
			HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_2);
 800137c:	2104      	movs	r1, #4
 800137e:	483f      	ldr	r0, [pc, #252]	; (800147c <start_up+0x1c8>)
 8001380:	f005 fe2e 	bl	8006fe0 <HAL_TIM_Encoder_Start>
			//////// konfiguracja Timer 4 - encoder ///////////////////

			HAL_Delay(400);
 8001384:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001388:	f001 fd96 	bl	8002eb8 <HAL_Delay>

			TIM1->CCR1=0;
 800138c:	4b37      	ldr	r3, [pc, #220]	; (800146c <start_up+0x1b8>)
 800138e:	2200      	movs	r2, #0
 8001390:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2=0;
 8001392:	4b36      	ldr	r3, [pc, #216]	; (800146c <start_up+0x1b8>)
 8001394:	2200      	movs	r2, #0
 8001396:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3=0;
 8001398:	4b34      	ldr	r3, [pc, #208]	; (800146c <start_up+0x1b8>)
 800139a:	2200      	movs	r2, #0
 800139c:	63da      	str	r2, [r3, #60]	; 0x3c

			HAL_Delay(200);
 800139e:	20c8      	movs	r0, #200	; 0xc8
 80013a0:	f001 fd8a 	bl	8002eb8 <HAL_Delay>


			//////// konfiguracja Timer 8  ///////////////////
			TIM8->ARR= TIM8_ARR;
 80013a4:	4b36      	ldr	r3, [pc, #216]	; (8001480 <start_up+0x1cc>)
 80013a6:	f64f 72db 	movw	r2, #65499	; 0xffdb
 80013aa:	62da      	str	r2, [r3, #44]	; 0x2c
			TIM8->PSC= TIM8_PSC;
 80013ac:	4b34      	ldr	r3, [pc, #208]	; (8001480 <start_up+0x1cc>)
 80013ae:	2209      	movs	r2, #9
 80013b0:	629a      	str	r2, [r3, #40]	; 0x28
			HAL_TIM_IC_Start(&htim8, TIM_CHANNEL_2);
 80013b2:	2104      	movs	r1, #4
 80013b4:	4833      	ldr	r0, [pc, #204]	; (8001484 <start_up+0x1d0>)
 80013b6:	f005 fcab 	bl	8006d10 <HAL_TIM_IC_Start>


			//////// start ADC 1 2 ///////////////////////////////////
			HAL_OPAMP_Start(&hopamp1);
 80013ba:	482b      	ldr	r0, [pc, #172]	; (8001468 <start_up+0x1b4>)
 80013bc:	f003 ff38 	bl	8005230 <HAL_OPAMP_Start>
			HAL_OPAMP_Start(&hopamp2);
 80013c0:	4828      	ldr	r0, [pc, #160]	; (8001464 <start_up+0x1b0>)
 80013c2:	f003 ff35 	bl	8005230 <HAL_OPAMP_Start>
			HAL_OPAMP_Start(&hopamp3);
 80013c6:	4826      	ldr	r0, [pc, #152]	; (8001460 <start_up+0x1ac>)
 80013c8:	f003 ff32 	bl	8005230 <HAL_OPAMP_Start>
			//////// start ADC 1 2 ///////////////////////////////////
			HAL_ADCEx_InjectedStart_IT(&hadc1);
 80013cc:	4822      	ldr	r0, [pc, #136]	; (8001458 <start_up+0x1a4>)
 80013ce:	f002 fd17 	bl	8003e00 <HAL_ADCEx_InjectedStart_IT>
			HAL_ADCEx_InjectedStart_IT(&hadc2);
 80013d2:	4822      	ldr	r0, [pc, #136]	; (800145c <start_up+0x1a8>)
 80013d4:	f002 fd14 	bl	8003e00 <HAL_ADCEx_InjectedStart_IT>


			////////  UASRT 2 /////////////////////////////////////////
			HAL_UART_Receive_IT(&huart2, &recive, 1);
 80013d8:	2201      	movs	r2, #1
 80013da:	492b      	ldr	r1, [pc, #172]	; (8001488 <start_up+0x1d4>)
 80013dc:	482b      	ldr	r0, [pc, #172]	; (800148c <start_up+0x1d8>)
 80013de:	f007 f9dd 	bl	800879c <HAL_UART_Receive_IT>


			/////////// inicjalizacja pid_d ////////////////
			set_d=0;
 80013e2:	4b2b      	ldr	r3, [pc, #172]	; (8001490 <start_up+0x1dc>)
 80013e4:	f04f 0200 	mov.w	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
			pid_d.Kp=1;
 80013ea:	4b2a      	ldr	r3, [pc, #168]	; (8001494 <start_up+0x1e0>)
 80013ec:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80013f0:	619a      	str	r2, [r3, #24]
			pid_d.Ki=1;
 80013f2:	4b28      	ldr	r3, [pc, #160]	; (8001494 <start_up+0x1e0>)
 80013f4:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80013f8:	61da      	str	r2, [r3, #28]
			pid_d.Kd=0;
 80013fa:	4b26      	ldr	r3, [pc, #152]	; (8001494 <start_up+0x1e0>)
 80013fc:	f04f 0200 	mov.w	r2, #0
 8001400:	621a      	str	r2, [r3, #32]
			arm_pid_init_f32(&pid_d, 1);
 8001402:	2101      	movs	r1, #1
 8001404:	4823      	ldr	r0, [pc, #140]	; (8001494 <start_up+0x1e0>)
 8001406:	f009 fa4b 	bl	800a8a0 <arm_pid_init_f32>

			/////////// inicjalizacja pid_q ////////////////
			set_q=0.5;
 800140a:	4b23      	ldr	r3, [pc, #140]	; (8001498 <start_up+0x1e4>)
 800140c:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8001410:	601a      	str	r2, [r3, #0]
			pid_q.Kp=4;
 8001412:	4b22      	ldr	r3, [pc, #136]	; (800149c <start_up+0x1e8>)
 8001414:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8001418:	619a      	str	r2, [r3, #24]
			pid_q.Ki=1;
 800141a:	4b20      	ldr	r3, [pc, #128]	; (800149c <start_up+0x1e8>)
 800141c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001420:	61da      	str	r2, [r3, #28]
			pid_q.Kd=0;
 8001422:	4b1e      	ldr	r3, [pc, #120]	; (800149c <start_up+0x1e8>)
 8001424:	f04f 0200 	mov.w	r2, #0
 8001428:	621a      	str	r2, [r3, #32]
			arm_pid_init_f32(&pid_q, 1);
 800142a:	2101      	movs	r1, #1
 800142c:	481b      	ldr	r0, [pc, #108]	; (800149c <start_up+0x1e8>)
 800142e:	f009 fa37 	bl	800a8a0 <arm_pid_init_f32>

			/////////// inicjalizacja pid_speed ////////////////
			set_speed=2200;
 8001432:	4b1b      	ldr	r3, [pc, #108]	; (80014a0 <start_up+0x1ec>)
 8001434:	4a1b      	ldr	r2, [pc, #108]	; (80014a4 <start_up+0x1f0>)
 8001436:	601a      	str	r2, [r3, #0]
			pid_iq_speed.Kp=5;
 8001438:	4b1b      	ldr	r3, [pc, #108]	; (80014a8 <start_up+0x1f4>)
 800143a:	4a1c      	ldr	r2, [pc, #112]	; (80014ac <start_up+0x1f8>)
 800143c:	619a      	str	r2, [r3, #24]
			pid_iq_speed.Ki=5;
 800143e:	4b1a      	ldr	r3, [pc, #104]	; (80014a8 <start_up+0x1f4>)
 8001440:	4a1a      	ldr	r2, [pc, #104]	; (80014ac <start_up+0x1f8>)
 8001442:	61da      	str	r2, [r3, #28]
			pid_iq_speed.Kd=0;
 8001444:	4b18      	ldr	r3, [pc, #96]	; (80014a8 <start_up+0x1f4>)
 8001446:	f04f 0200 	mov.w	r2, #0
 800144a:	621a      	str	r2, [r3, #32]
			arm_pid_init_f32(&pid_iq_speed, 1);
 800144c:	2101      	movs	r1, #1
 800144e:	4816      	ldr	r0, [pc, #88]	; (80014a8 <start_up+0x1f4>)
 8001450:	f009 fa26 	bl	800a8a0 <arm_pid_init_f32>
		}


	   }

}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000100 	.word	0x20000100
 800145c:	20000094 	.word	0x20000094
 8001460:	20000330 	.word	0x20000330
 8001464:	200002f4 	.word	0x200002f4
 8001468:	2000036c 	.word	0x2000036c
 800146c:	40012c00 	.word	0x40012c00
 8001470:	cccccccd 	.word	0xcccccccd
 8001474:	20000440 	.word	0x20000440
 8001478:	40000800 	.word	0x40000800
 800147c:	200003f4 	.word	0x200003f4
 8001480:	40013400 	.word	0x40013400
 8001484:	200003a8 	.word	0x200003a8
 8001488:	2000027c 	.word	0x2000027c
 800148c:	2000048c 	.word	0x2000048c
 8001490:	200001a4 	.word	0x200001a4
 8001494:	200001a8 	.word	0x200001a8
 8001498:	200002cc 	.word	0x200002cc
 800149c:	20000250 	.word	0x20000250
 80014a0:	200002d0 	.word	0x200002d0
 80014a4:	45098000 	.word	0x45098000
 80014a8:	200001f0 	.word	0x200001f0
 80014ac:	40a00000 	.word	0x40a00000

080014b0 <AlphaBeta_To_Angle_Vref>:

void AlphaBeta_To_Angle_Vref(float32_t alpha,float32_t beta,float32_t *angle_current_rad,float32_t *Vref)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b086      	sub	sp, #24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	ed87 0a03 	vstr	s0, [r7, #12]
 80014ba:	edc7 0a02 	vstr	s1, [r7, #8]
 80014be:	6078      	str	r0, [r7, #4]
 80014c0:	6039      	str	r1, [r7, #0]
	*angle_current_rad = atan2f(beta,alpha);
 80014c2:	edd7 0a03 	vldr	s1, [r7, #12]
 80014c6:	ed97 0a02 	vldr	s0, [r7, #8]
 80014ca:	f009 fc57 	bl	800ad7c <atan2f>
 80014ce:	eef0 7a40 	vmov.f32	s15, s0
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	edc3 7a00 	vstr	s15, [r3]
	arm_sqrt_f32( ((alpha*alpha)+(beta*beta)), Vref);
 80014d8:	ed97 7a03 	vldr	s14, [r7, #12]
 80014dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80014e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014e4:	edd7 6a02 	vldr	s13, [r7, #8]
 80014e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80014ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014f4:	edc7 7a05 	vstr	s15, [r7, #20]
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
    if (in >= 0.0f)
 80014fc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001500:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001508:	db09      	blt.n	800151e <AlphaBeta_To_Angle_Vref+0x6e>
  #else
      *pOut = sqrtf(in);
  #endif

#else
      *pOut = sqrtf(in);
 800150a:	ed97 0a05 	vldr	s0, [r7, #20]
 800150e:	f009 fc37 	bl	800ad80 <sqrtf>
 8001512:	eef0 7a40 	vmov.f32	s15, s0
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	edc3 7a00 	vstr	s15, [r3]
 800151c:	e003      	b.n	8001526 <AlphaBeta_To_Angle_Vref+0x76>

      return (ARM_MATH_SUCCESS);
    }
    else
    {
      *pOut = 0.0f;
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	f04f 0200 	mov.w	r2, #0
 8001524:	601a      	str	r2, [r3, #0]

	 if(*Vref>=sv_Vdc_limit)  // saturacja Vref
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	4618      	mov	r0, r3
 800152c:	f7fe ffd8 	bl	80004e0 <__aeabi_f2d>
 8001530:	a308      	add	r3, pc, #32	; (adr r3, 8001554 <AlphaBeta_To_Angle_Vref+0xa4>)
 8001532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001536:	f7ff fab1 	bl	8000a9c <__aeabi_dcmpge>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d100      	bne.n	8001542 <AlphaBeta_To_Angle_Vref+0x92>
	    	*Vref=sv_Vdc_limit;
}
 8001540:	e002      	b.n	8001548 <AlphaBeta_To_Angle_Vref+0x98>
	    	*Vref=sv_Vdc_limit;
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	4a02      	ldr	r2, [pc, #8]	; (8001550 <AlphaBeta_To_Angle_Vref+0xa0>)
 8001546:	601a      	str	r2, [r3, #0]
}
 8001548:	bf00      	nop
 800154a:	3718      	adds	r7, #24
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	415db3d0 	.word	0x415db3d0
 8001554:	0f9096bc 	.word	0x0f9096bc
 8001558:	402bb67a 	.word	0x402bb67a
 800155c:	00000000 	.word	0x00000000

08001560 <Angle_To_Sector>:


void Angle_To_Sector(float32_t angle_current_rad,uint8_t *sector)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	ed87 0a01 	vstr	s0, [r7, #4]
 800156a:	6038      	str	r0, [r7, #0]

	if((angle_current_rad>0) && (angle_current_rad<=1.047197)) // pi/3
 800156c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001570:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001578:	dd0e      	ble.n	8001598 <Angle_To_Sector+0x38>
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f7fe ffb0 	bl	80004e0 <__aeabi_f2d>
 8001580:	a347      	add	r3, pc, #284	; (adr r3, 80016a0 <Angle_To_Sector+0x140>)
 8001582:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001586:	f7ff fa7f 	bl	8000a88 <__aeabi_dcmple>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d003      	beq.n	8001598 <Angle_To_Sector+0x38>
		*sector=1;
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	2201      	movs	r2, #1
 8001594:	701a      	strb	r2, [r3, #0]
 8001596:	e07f      	b.n	8001698 <Angle_To_Sector+0x138>
	else if((angle_current_rad>1.047197) && (angle_current_rad<=2.094395)) //2/3*pi
 8001598:	6878      	ldr	r0, [r7, #4]
 800159a:	f7fe ffa1 	bl	80004e0 <__aeabi_f2d>
 800159e:	a340      	add	r3, pc, #256	; (adr r3, 80016a0 <Angle_To_Sector+0x140>)
 80015a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a4:	f7ff fa84 	bl	8000ab0 <__aeabi_dcmpgt>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d00e      	beq.n	80015cc <Angle_To_Sector+0x6c>
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7fe ff96 	bl	80004e0 <__aeabi_f2d>
 80015b4:	a33c      	add	r3, pc, #240	; (adr r3, 80016a8 <Angle_To_Sector+0x148>)
 80015b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ba:	f7ff fa65 	bl	8000a88 <__aeabi_dcmple>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d003      	beq.n	80015cc <Angle_To_Sector+0x6c>
		*sector=2;
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	2202      	movs	r2, #2
 80015c8:	701a      	strb	r2, [r3, #0]
 80015ca:	e065      	b.n	8001698 <Angle_To_Sector+0x138>
	else if((angle_current_rad>2.094395) && (angle_current_rad<=3.141593))
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f7fe ff87 	bl	80004e0 <__aeabi_f2d>
 80015d2:	a335      	add	r3, pc, #212	; (adr r3, 80016a8 <Angle_To_Sector+0x148>)
 80015d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015d8:	f7ff fa6a 	bl	8000ab0 <__aeabi_dcmpgt>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d00e      	beq.n	8001600 <Angle_To_Sector+0xa0>
 80015e2:	6878      	ldr	r0, [r7, #4]
 80015e4:	f7fe ff7c 	bl	80004e0 <__aeabi_f2d>
 80015e8:	a331      	add	r3, pc, #196	; (adr r3, 80016b0 <Angle_To_Sector+0x150>)
 80015ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ee:	f7ff fa4b 	bl	8000a88 <__aeabi_dcmple>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d003      	beq.n	8001600 <Angle_To_Sector+0xa0>
		*sector=3;
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	2203      	movs	r2, #3
 80015fc:	701a      	strb	r2, [r3, #0]
 80015fe:	e04b      	b.n	8001698 <Angle_To_Sector+0x138>
	else if((angle_current_rad>-3.141593) && (angle_current_rad<=-2.094395))
 8001600:	6878      	ldr	r0, [r7, #4]
 8001602:	f7fe ff6d 	bl	80004e0 <__aeabi_f2d>
 8001606:	a32c      	add	r3, pc, #176	; (adr r3, 80016b8 <Angle_To_Sector+0x158>)
 8001608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800160c:	f7ff fa50 	bl	8000ab0 <__aeabi_dcmpgt>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d00e      	beq.n	8001634 <Angle_To_Sector+0xd4>
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f7fe ff62 	bl	80004e0 <__aeabi_f2d>
 800161c:	a328      	add	r3, pc, #160	; (adr r3, 80016c0 <Angle_To_Sector+0x160>)
 800161e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001622:	f7ff fa31 	bl	8000a88 <__aeabi_dcmple>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d003      	beq.n	8001634 <Angle_To_Sector+0xd4>
		*sector=4;
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	2204      	movs	r2, #4
 8001630:	701a      	strb	r2, [r3, #0]
 8001632:	e031      	b.n	8001698 <Angle_To_Sector+0x138>
	else if((angle_current_rad>-2.094395) && (angle_current_rad<=-1.047197))
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f7fe ff53 	bl	80004e0 <__aeabi_f2d>
 800163a:	a321      	add	r3, pc, #132	; (adr r3, 80016c0 <Angle_To_Sector+0x160>)
 800163c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001640:	f7ff fa36 	bl	8000ab0 <__aeabi_dcmpgt>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d00e      	beq.n	8001668 <Angle_To_Sector+0x108>
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f7fe ff48 	bl	80004e0 <__aeabi_f2d>
 8001650:	a31d      	add	r3, pc, #116	; (adr r3, 80016c8 <Angle_To_Sector+0x168>)
 8001652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001656:	f7ff fa17 	bl	8000a88 <__aeabi_dcmple>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d003      	beq.n	8001668 <Angle_To_Sector+0x108>
		*sector=5;
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	2205      	movs	r2, #5
 8001664:	701a      	strb	r2, [r3, #0]
 8001666:	e017      	b.n	8001698 <Angle_To_Sector+0x138>
	else if ((angle_current_rad>-1.047197) && (angle_current_rad<=0))
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f7fe ff39 	bl	80004e0 <__aeabi_f2d>
 800166e:	a316      	add	r3, pc, #88	; (adr r3, 80016c8 <Angle_To_Sector+0x168>)
 8001670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001674:	f7ff fa1c 	bl	8000ab0 <__aeabi_dcmpgt>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d100      	bne.n	8001680 <Angle_To_Sector+0x120>
		*sector=6;
	else{}

}
 800167e:	e00b      	b.n	8001698 <Angle_To_Sector+0x138>
	else if ((angle_current_rad>-1.047197) && (angle_current_rad<=0))
 8001680:	edd7 7a01 	vldr	s15, [r7, #4]
 8001684:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800168c:	d900      	bls.n	8001690 <Angle_To_Sector+0x130>
}
 800168e:	e003      	b.n	8001698 <Angle_To_Sector+0x138>
		*sector=6;
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	2206      	movs	r2, #6
 8001694:	701a      	strb	r2, [r3, #0]
}
 8001696:	e7ff      	b.n	8001698 <Angle_To_Sector+0x138>
 8001698:	bf00      	nop
 800169a:	3708      	adds	r7, #8
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	a437824d 	.word	0xa437824d
 80016a4:	3ff0c151 	.word	0x3ff0c151
 80016a8:	2a6f3f53 	.word	0x2a6f3f53
 80016ac:	4000c152 	.word	0x4000c152
 80016b0:	82c2bd7f 	.word	0x82c2bd7f
 80016b4:	400921fb 	.word	0x400921fb
 80016b8:	82c2bd7f 	.word	0x82c2bd7f
 80016bc:	c00921fb 	.word	0xc00921fb
 80016c0:	2a6f3f53 	.word	0x2a6f3f53
 80016c4:	c000c152 	.word	0xc000c152
 80016c8:	a437824d 	.word	0xa437824d
 80016cc:	bff0c151 	.word	0xbff0c151

080016d0 <SVPWM>:


void SVPWM(uint8_t sector,float32_t angle_current_rad,float32_t Vref, float32_t T[], float32_t T_gate[], float32_t *S1,float32_t *S2,float32_t *S3)
{
 80016d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80016d4:	b086      	sub	sp, #24
 80016d6:	af00      	add	r7, sp, #0
 80016d8:	ed87 0a04 	vstr	s0, [r7, #16]
 80016dc:	edc7 0a03 	vstr	s1, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
 80016e4:	603b      	str	r3, [r7, #0]
 80016e6:	4603      	mov	r3, r0
 80016e8:	75fb      	strb	r3, [r7, #23]

	T[1]=sv_modulation * ((Vref * sv_Tz)/sv_Vdc_limit) * arm_sin_f32((sector * 1.047197) - (angle_current_rad)); /// pi/3 = 1,0472
 80016ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80016ee:	ed9f 7ab6 	vldr	s14, [pc, #728]	; 80019c8 <SVPWM+0x2f8>
 80016f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016f6:	ee17 0a90 	vmov	r0, s15
 80016fa:	f7fe fef1 	bl	80004e0 <__aeabi_f2d>
 80016fe:	a3ac      	add	r3, pc, #688	; (adr r3, 80019b0 <SVPWM+0x2e0>)
 8001700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001704:	f7ff f86e 	bl	80007e4 <__aeabi_ddiv>
 8001708:	4603      	mov	r3, r0
 800170a:	460c      	mov	r4, r1
 800170c:	4618      	mov	r0, r3
 800170e:	4621      	mov	r1, r4
 8001710:	a3a9      	add	r3, pc, #676	; (adr r3, 80019b8 <SVPWM+0x2e8>)
 8001712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001716:	f7fe ff3b 	bl	8000590 <__aeabi_dmul>
 800171a:	4603      	mov	r3, r0
 800171c:	460c      	mov	r4, r1
 800171e:	4625      	mov	r5, r4
 8001720:	461c      	mov	r4, r3
 8001722:	7dfb      	ldrb	r3, [r7, #23]
 8001724:	4618      	mov	r0, r3
 8001726:	f7fe fec9 	bl	80004bc <__aeabi_i2d>
 800172a:	a3a5      	add	r3, pc, #660	; (adr r3, 80019c0 <SVPWM+0x2f0>)
 800172c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001730:	f7fe ff2e 	bl	8000590 <__aeabi_dmul>
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	4690      	mov	r8, r2
 800173a:	4699      	mov	r9, r3
 800173c:	6938      	ldr	r0, [r7, #16]
 800173e:	f7fe fecf 	bl	80004e0 <__aeabi_f2d>
 8001742:	4602      	mov	r2, r0
 8001744:	460b      	mov	r3, r1
 8001746:	4640      	mov	r0, r8
 8001748:	4649      	mov	r1, r9
 800174a:	f7fe fd69 	bl	8000220 <__aeabi_dsub>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4610      	mov	r0, r2
 8001754:	4619      	mov	r1, r3
 8001756:	f7ff f9b5 	bl	8000ac4 <__aeabi_d2f>
 800175a:	4603      	mov	r3, r0
 800175c:	ee00 3a10 	vmov	s0, r3
 8001760:	f009 fa4e 	bl	800ac00 <arm_sin_f32>
 8001764:	ee10 3a10 	vmov	r3, s0
 8001768:	4618      	mov	r0, r3
 800176a:	f7fe feb9 	bl	80004e0 <__aeabi_f2d>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	4620      	mov	r0, r4
 8001774:	4629      	mov	r1, r5
 8001776:	f7fe ff0b 	bl	8000590 <__aeabi_dmul>
 800177a:	4603      	mov	r3, r0
 800177c:	460c      	mov	r4, r1
 800177e:	4619      	mov	r1, r3
 8001780:	4622      	mov	r2, r4
 8001782:	68bb      	ldr	r3, [r7, #8]
 8001784:	1d1c      	adds	r4, r3, #4
 8001786:	4608      	mov	r0, r1
 8001788:	4611      	mov	r1, r2
 800178a:	f7ff f99b 	bl	8000ac4 <__aeabi_d2f>
 800178e:	4603      	mov	r3, r0
 8001790:	6023      	str	r3, [r4, #0]
	T[2]=sv_modulation * ((Vref * sv_Tz)/sv_Vdc_limit) * arm_sin_f32((-(sector-1) * 1.047197) +  angle_current_rad) ;
 8001792:	edd7 7a03 	vldr	s15, [r7, #12]
 8001796:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 80019c8 <SVPWM+0x2f8>
 800179a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800179e:	ee17 0a90 	vmov	r0, s15
 80017a2:	f7fe fe9d 	bl	80004e0 <__aeabi_f2d>
 80017a6:	a382      	add	r3, pc, #520	; (adr r3, 80019b0 <SVPWM+0x2e0>)
 80017a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ac:	f7ff f81a 	bl	80007e4 <__aeabi_ddiv>
 80017b0:	4603      	mov	r3, r0
 80017b2:	460c      	mov	r4, r1
 80017b4:	4618      	mov	r0, r3
 80017b6:	4621      	mov	r1, r4
 80017b8:	a37f      	add	r3, pc, #508	; (adr r3, 80019b8 <SVPWM+0x2e8>)
 80017ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017be:	f7fe fee7 	bl	8000590 <__aeabi_dmul>
 80017c2:	4603      	mov	r3, r0
 80017c4:	460c      	mov	r4, r1
 80017c6:	4625      	mov	r5, r4
 80017c8:	461c      	mov	r4, r3
 80017ca:	7dfb      	ldrb	r3, [r7, #23]
 80017cc:	f1c3 0301 	rsb	r3, r3, #1
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7fe fe73 	bl	80004bc <__aeabi_i2d>
 80017d6:	a37a      	add	r3, pc, #488	; (adr r3, 80019c0 <SVPWM+0x2f0>)
 80017d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017dc:	f7fe fed8 	bl	8000590 <__aeabi_dmul>
 80017e0:	4602      	mov	r2, r0
 80017e2:	460b      	mov	r3, r1
 80017e4:	4690      	mov	r8, r2
 80017e6:	4699      	mov	r9, r3
 80017e8:	6938      	ldr	r0, [r7, #16]
 80017ea:	f7fe fe79 	bl	80004e0 <__aeabi_f2d>
 80017ee:	4602      	mov	r2, r0
 80017f0:	460b      	mov	r3, r1
 80017f2:	4640      	mov	r0, r8
 80017f4:	4649      	mov	r1, r9
 80017f6:	f7fe fd15 	bl	8000224 <__adddf3>
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	4610      	mov	r0, r2
 8001800:	4619      	mov	r1, r3
 8001802:	f7ff f95f 	bl	8000ac4 <__aeabi_d2f>
 8001806:	4603      	mov	r3, r0
 8001808:	ee00 3a10 	vmov	s0, r3
 800180c:	f009 f9f8 	bl	800ac00 <arm_sin_f32>
 8001810:	ee10 3a10 	vmov	r3, s0
 8001814:	4618      	mov	r0, r3
 8001816:	f7fe fe63 	bl	80004e0 <__aeabi_f2d>
 800181a:	4602      	mov	r2, r0
 800181c:	460b      	mov	r3, r1
 800181e:	4620      	mov	r0, r4
 8001820:	4629      	mov	r1, r5
 8001822:	f7fe feb5 	bl	8000590 <__aeabi_dmul>
 8001826:	4603      	mov	r3, r0
 8001828:	460c      	mov	r4, r1
 800182a:	4619      	mov	r1, r3
 800182c:	4622      	mov	r2, r4
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	f103 0408 	add.w	r4, r3, #8
 8001834:	4608      	mov	r0, r1
 8001836:	4611      	mov	r1, r2
 8001838:	f7ff f944 	bl	8000ac4 <__aeabi_d2f>
 800183c:	4603      	mov	r3, r0
 800183e:	6023      	str	r3, [r4, #0]
	T[0]=sv_Tz-T[1]-T[2];
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	3304      	adds	r3, #4
 8001844:	edd3 7a00 	vldr	s15, [r3]
 8001848:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 80019c8 <SVPWM+0x2f8>
 800184c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001850:	68bb      	ldr	r3, [r7, #8]
 8001852:	3308      	adds	r3, #8
 8001854:	edd3 7a00 	vldr	s15, [r3]
 8001858:	ee77 7a67 	vsub.f32	s15, s14, s15
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	edc3 7a00 	vstr	s15, [r3]

	t1=T[1];
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	4a59      	ldr	r2, [pc, #356]	; (80019cc <SVPWM+0x2fc>)
 8001868:	6013      	str	r3, [r2, #0]
	t2=T[2];
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	689b      	ldr	r3, [r3, #8]
 800186e:	4a58      	ldr	r2, [pc, #352]	; (80019d0 <SVPWM+0x300>)
 8001870:	6013      	str	r3, [r2, #0]
	t3=T[0];
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a57      	ldr	r2, [pc, #348]	; (80019d4 <SVPWM+0x304>)
 8001878:	6013      	str	r3, [r2, #0]

	T_gate[0]= (T[0]/2);
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	ed93 7a00 	vldr	s14, [r3]
 8001880:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8001884:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	edc3 7a00 	vstr	s15, [r3]
	T_gate[1]= T[1]+(T_gate[0]);
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	3304      	adds	r3, #4
 8001892:	ed93 7a00 	vldr	s14, [r3]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	edd3 7a00 	vldr	s15, [r3]
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	3304      	adds	r3, #4
 80018a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018a4:	edc3 7a00 	vstr	s15, [r3]
	T_gate[2]= T[2]+(T_gate[0]);
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	3308      	adds	r3, #8
 80018ac:	ed93 7a00 	vldr	s14, [r3]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	edd3 7a00 	vldr	s15, [r3]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	3308      	adds	r3, #8
 80018ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018be:	edc3 7a00 	vstr	s15, [r3]
	T_gate[3]= T[1]+T[2]+(T_gate[0]);
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	3304      	adds	r3, #4
 80018c6:	ed93 7a00 	vldr	s14, [r3]
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	3308      	adds	r3, #8
 80018ce:	edd3 7a00 	vldr	s15, [r3]
 80018d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	edd3 7a00 	vldr	s15, [r3]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	330c      	adds	r3, #12
 80018e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018e4:	edc3 7a00 	vstr	s15, [r3]


	if(sector == 1)
 80018e8:	7dfb      	ldrb	r3, [r7, #23]
 80018ea:	2b01      	cmp	r3, #1
 80018ec:	d10c      	bne.n	8001908 <SVPWM+0x238>
	{
		*S1=T_gate[3];
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	68da      	ldr	r2, [r3, #12]
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	601a      	str	r2, [r3, #0]
		*S2=T_gate[2];
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	689a      	ldr	r2, [r3, #8]
 80018fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018fc:	601a      	str	r2, [r3, #0]
		*S3=T_gate[0];
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001904:	601a      	str	r2, [r3, #0]
		*S2=T_gate[0];
		*S3=T_gate[1];
	}
	else{}

}
 8001906:	e04e      	b.n	80019a6 <SVPWM+0x2d6>
	else if(sector == 2)
 8001908:	7dfb      	ldrb	r3, [r7, #23]
 800190a:	2b02      	cmp	r3, #2
 800190c:	d10c      	bne.n	8001928 <SVPWM+0x258>
		*S1=T_gate[1];
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	685a      	ldr	r2, [r3, #4]
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	601a      	str	r2, [r3, #0]
		*S2=T_gate[3];
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	68da      	ldr	r2, [r3, #12]
 800191a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800191c:	601a      	str	r2, [r3, #0]
		*S3=T_gate[0];
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001924:	601a      	str	r2, [r3, #0]
}
 8001926:	e03e      	b.n	80019a6 <SVPWM+0x2d6>
	else if(sector == 3)
 8001928:	7dfb      	ldrb	r3, [r7, #23]
 800192a:	2b03      	cmp	r3, #3
 800192c:	d10c      	bne.n	8001948 <SVPWM+0x278>
		*S1=T_gate[0];
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	601a      	str	r2, [r3, #0]
		*S2=T_gate[3];
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	68da      	ldr	r2, [r3, #12]
 800193a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800193c:	601a      	str	r2, [r3, #0]
		*S3=T_gate[2];
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	689a      	ldr	r2, [r3, #8]
 8001942:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001944:	601a      	str	r2, [r3, #0]
}
 8001946:	e02e      	b.n	80019a6 <SVPWM+0x2d6>
	else if(sector == 4)
 8001948:	7dfb      	ldrb	r3, [r7, #23]
 800194a:	2b04      	cmp	r3, #4
 800194c:	d10c      	bne.n	8001968 <SVPWM+0x298>
		*S1=T_gate[0];
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681a      	ldr	r2, [r3, #0]
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	601a      	str	r2, [r3, #0]
		*S2=T_gate[1];
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685a      	ldr	r2, [r3, #4]
 800195a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800195c:	601a      	str	r2, [r3, #0]
		*S3=T_gate[3];
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68da      	ldr	r2, [r3, #12]
 8001962:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001964:	601a      	str	r2, [r3, #0]
}
 8001966:	e01e      	b.n	80019a6 <SVPWM+0x2d6>
	else if(sector == 5)
 8001968:	7dfb      	ldrb	r3, [r7, #23]
 800196a:	2b05      	cmp	r3, #5
 800196c:	d10c      	bne.n	8001988 <SVPWM+0x2b8>
		*S1=T_gate[2];
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	689a      	ldr	r2, [r3, #8]
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	601a      	str	r2, [r3, #0]
		*S2=T_gate[0];
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800197c:	601a      	str	r2, [r3, #0]
		*S3=T_gate[3];
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	68da      	ldr	r2, [r3, #12]
 8001982:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001984:	601a      	str	r2, [r3, #0]
}
 8001986:	e00e      	b.n	80019a6 <SVPWM+0x2d6>
	else if(sector == 6)
 8001988:	7dfb      	ldrb	r3, [r7, #23]
 800198a:	2b06      	cmp	r3, #6
 800198c:	d10b      	bne.n	80019a6 <SVPWM+0x2d6>
		*S1=T_gate[3];
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	68da      	ldr	r2, [r3, #12]
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	601a      	str	r2, [r3, #0]
		*S2=T_gate[0];
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800199c:	601a      	str	r2, [r3, #0]
		*S3=T_gate[1];
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	685a      	ldr	r2, [r3, #4]
 80019a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019a4:	601a      	str	r2, [r3, #0]
}
 80019a6:	bf00      	nop
 80019a8:	3718      	adds	r7, #24
 80019aa:	46bd      	mov	sp, r7
 80019ac:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80019b0:	0f9096bc 	.word	0x0f9096bc
 80019b4:	402bb67a 	.word	0x402bb67a
 80019b8:	33333333 	.word	0x33333333
 80019bc:	3feb3333 	.word	0x3feb3333
 80019c0:	a437824d 	.word	0xa437824d
 80019c4:	3ff0c151 	.word	0x3ff0c151
 80019c8:	447a0000 	.word	0x447a0000
 80019cc:	20000288 	.word	0x20000288
 80019d0:	200001e0 	.word	0x200001e0
 80019d4:	20000174 	.word	0x20000174

080019d8 <HAL_ADCEx_InjectedConvCpltCallback>:


void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80019d8:	b590      	push	{r4, r7, lr}
 80019da:	b09f      	sub	sp, #124	; 0x7c
 80019dc:	af02      	add	r7, sp, #8
 80019de:	6078      	str	r0, [r7, #4]
	capture_tim8_ccr2= TIM8->CCR2;
 80019e0:	4b45      	ldr	r3, [pc, #276]	; (8001af8 <HAL_ADCEx_InjectedConvCpltCallback+0x120>)
 80019e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019e4:	4a45      	ldr	r2, [pc, #276]	; (8001afc <HAL_ADCEx_InjectedConvCpltCallback+0x124>)
 80019e6:	6013      	str	r3, [r2, #0]
	if(capture_tim8_ccr2 <= 0)
 80019e8:	4b44      	ldr	r3, [pc, #272]	; (8001afc <HAL_ADCEx_InjectedConvCpltCallback+0x124>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d104      	bne.n	80019fa <HAL_ADCEx_InjectedConvCpltCallback+0x22>
		speed=0;
 80019f0:	4b43      	ldr	r3, [pc, #268]	; (8001b00 <HAL_ADCEx_InjectedConvCpltCallback+0x128>)
 80019f2:	f04f 0200 	mov.w	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]
 80019f8:	e016      	b.n	8001a28 <HAL_ADCEx_InjectedConvCpltCallback+0x50>
	else
		speed=revolution_per_min/capture_tim8_ccr2;
 80019fa:	4b40      	ldr	r3, [pc, #256]	; (8001afc <HAL_ADCEx_InjectedConvCpltCallback+0x124>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7fe fd4c 	bl	800049c <__aeabi_ui2d>
 8001a04:	4603      	mov	r3, r0
 8001a06:	460c      	mov	r4, r1
 8001a08:	461a      	mov	r2, r3
 8001a0a:	4623      	mov	r3, r4
 8001a0c:	a138      	add	r1, pc, #224	; (adr r1, 8001af0 <HAL_ADCEx_InjectedConvCpltCallback+0x118>)
 8001a0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a12:	f7fe fee7 	bl	80007e4 <__aeabi_ddiv>
 8001a16:	4603      	mov	r3, r0
 8001a18:	460c      	mov	r4, r1
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	4621      	mov	r1, r4
 8001a1e:	f7ff f851 	bl	8000ac4 <__aeabi_d2f>
 8001a22:	4602      	mov	r2, r0
 8001a24:	4b36      	ldr	r3, [pc, #216]	; (8001b00 <HAL_ADCEx_InjectedConvCpltCallback+0x128>)
 8001a26:	601a      	str	r2, [r3, #0]

	index_event_adc++;
 8001a28:	4b36      	ldr	r3, [pc, #216]	; (8001b04 <HAL_ADCEx_InjectedConvCpltCallback+0x12c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	3301      	adds	r3, #1
 8001a2e:	4a35      	ldr	r2, [pc, #212]	; (8001b04 <HAL_ADCEx_InjectedConvCpltCallback+0x12c>)
 8001a30:	6013      	str	r3, [r2, #0]
	adc_Ia= HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8001a32:	2109      	movs	r1, #9
 8001a34:	4834      	ldr	r0, [pc, #208]	; (8001b08 <HAL_ADCEx_InjectedConvCpltCallback+0x130>)
 8001a36:	f002 fac9 	bl	8003fcc <HAL_ADCEx_InjectedGetValue>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4b33      	ldr	r3, [pc, #204]	; (8001b0c <HAL_ADCEx_InjectedConvCpltCallback+0x134>)
 8001a40:	601a      	str	r2, [r3, #0]
    while((hadc1.Instance->ISR &= (0x1<<5))!=0){}
 8001a42:	bf00      	nop
 8001a44:	4b30      	ldr	r3, [pc, #192]	; (8001b08 <HAL_ADCEx_InjectedConvCpltCallback+0x130>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4a2f      	ldr	r2, [pc, #188]	; (8001b08 <HAL_ADCEx_InjectedConvCpltCallback+0x130>)
 8001a4c:	6812      	ldr	r2, [r2, #0]
 8001a4e:	f003 0320 	and.w	r3, r3, #32
 8001a52:	6013      	str	r3, [r2, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d1f5      	bne.n	8001a44 <HAL_ADCEx_InjectedConvCpltCallback+0x6c>
    adc_Ic =HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 8001a58:	f240 110f 	movw	r1, #271	; 0x10f
 8001a5c:	482a      	ldr	r0, [pc, #168]	; (8001b08 <HAL_ADCEx_InjectedConvCpltCallback+0x130>)
 8001a5e:	f002 fab5 	bl	8003fcc <HAL_ADCEx_InjectedGetValue>
 8001a62:	4603      	mov	r3, r0
 8001a64:	461a      	mov	r2, r3
 8001a66:	4b2a      	ldr	r3, [pc, #168]	; (8001b10 <HAL_ADCEx_InjectedConvCpltCallback+0x138>)
 8001a68:	601a      	str	r2, [r3, #0]
	while((hadc1.Instance->ISR &= (0x1<<5))!=0){}
 8001a6a:	bf00      	nop
 8001a6c:	4b26      	ldr	r3, [pc, #152]	; (8001b08 <HAL_ADCEx_InjectedConvCpltCallback+0x130>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a25      	ldr	r2, [pc, #148]	; (8001b08 <HAL_ADCEx_InjectedConvCpltCallback+0x130>)
 8001a74:	6812      	ldr	r2, [r2, #0]
 8001a76:	f003 0320 	and.w	r3, r3, #32
 8001a7a:	6013      	str	r3, [r2, #0]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d1f5      	bne.n	8001a6c <HAL_ADCEx_InjectedConvCpltCallback+0x94>
	adc_Ib =HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_1);
 8001a80:	2109      	movs	r1, #9
 8001a82:	4824      	ldr	r0, [pc, #144]	; (8001b14 <HAL_ADCEx_InjectedConvCpltCallback+0x13c>)
 8001a84:	f002 faa2 	bl	8003fcc <HAL_ADCEx_InjectedGetValue>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	4b22      	ldr	r3, [pc, #136]	; (8001b18 <HAL_ADCEx_InjectedConvCpltCallback+0x140>)
 8001a8e:	601a      	str	r2, [r3, #0]
	while((hadc2.Instance->ISR &= (0x1<<5))!=0){}
 8001a90:	bf00      	nop
 8001a92:	4b20      	ldr	r3, [pc, #128]	; (8001b14 <HAL_ADCEx_InjectedConvCpltCallback+0x13c>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a1e      	ldr	r2, [pc, #120]	; (8001b14 <HAL_ADCEx_InjectedConvCpltCallback+0x13c>)
 8001a9a:	6812      	ldr	r2, [r2, #0]
 8001a9c:	f003 0320 	and.w	r3, r3, #32
 8001aa0:	6013      	str	r3, [r2, #0]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d1f5      	bne.n	8001a92 <HAL_ADCEx_InjectedConvCpltCallback+0xba>
	//adc_V =HAL_ADCEx_InjectedGetValue(&hadc2, ADC_INJECTED_RANK_2);
	//while((hadc2.Instance->ISR &= (0x1<<5))!=0){}

	if(index_event_adc<300)
 8001aa6:	4b17      	ldr	r3, [pc, #92]	; (8001b04 <HAL_ADCEx_InjectedConvCpltCallback+0x12c>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001aae:	d20c      	bcs.n	8001aca <HAL_ADCEx_InjectedConvCpltCallback+0xf2>
	{
		Ia=0;
 8001ab0:	4b1a      	ldr	r3, [pc, #104]	; (8001b1c <HAL_ADCEx_InjectedConvCpltCallback+0x144>)
 8001ab2:	f04f 0200 	mov.w	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
		Ib=0;
 8001ab8:	4b19      	ldr	r3, [pc, #100]	; (8001b20 <HAL_ADCEx_InjectedConvCpltCallback+0x148>)
 8001aba:	f04f 0200 	mov.w	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]
		Ic=0;
 8001ac0:	4b18      	ldr	r3, [pc, #96]	; (8001b24 <HAL_ADCEx_InjectedConvCpltCallback+0x14c>)
 8001ac2:	f04f 0200 	mov.w	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	e2f6      	b.n	80020b8 <HAL_ADCEx_InjectedConvCpltCallback+0x6e0>


	}
	else if(index_event_adc == 300)
 8001aca:	4b0e      	ldr	r3, [pc, #56]	; (8001b04 <HAL_ADCEx_InjectedConvCpltCallback+0x12c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001ad2:	d12f      	bne.n	8001b34 <HAL_ADCEx_InjectedConvCpltCallback+0x15c>
	{
			   offset1=adc_Ia;
 8001ad4:	4b0d      	ldr	r3, [pc, #52]	; (8001b0c <HAL_ADCEx_InjectedConvCpltCallback+0x134>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a13      	ldr	r2, [pc, #76]	; (8001b28 <HAL_ADCEx_InjectedConvCpltCallback+0x150>)
 8001ada:	6013      	str	r3, [r2, #0]
			   offset2=adc_Ib;
 8001adc:	4b0e      	ldr	r3, [pc, #56]	; (8001b18 <HAL_ADCEx_InjectedConvCpltCallback+0x140>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	4a12      	ldr	r2, [pc, #72]	; (8001b2c <HAL_ADCEx_InjectedConvCpltCallback+0x154>)
 8001ae2:	6013      	str	r3, [r2, #0]
			   offset3=adc_Ic;
 8001ae4:	4b0a      	ldr	r3, [pc, #40]	; (8001b10 <HAL_ADCEx_InjectedConvCpltCallback+0x138>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a11      	ldr	r2, [pc, #68]	; (8001b30 <HAL_ADCEx_InjectedConvCpltCallback+0x158>)
 8001aea:	6013      	str	r3, [r2, #0]
 8001aec:	e2e4      	b.n	80020b8 <HAL_ADCEx_InjectedConvCpltCallback+0x6e0>
 8001aee:	bf00      	nop
 8001af0:	aaaaaaab 	.word	0xaaaaaaab
 8001af4:	41359dda 	.word	0x41359dda
 8001af8:	40013400 	.word	0x40013400
 8001afc:	20000170 	.word	0x20000170
 8001b00:	200002b8 	.word	0x200002b8
 8001b04:	200002b0 	.word	0x200002b0
 8001b08:	20000100 	.word	0x20000100
 8001b0c:	20000244 	.word	0x20000244
 8001b10:	200002c8 	.word	0x200002c8
 8001b14:	20000094 	.word	0x20000094
 8001b18:	200001a0 	.word	0x200001a0
 8001b1c:	20000184 	.word	0x20000184
 8001b20:	20000240 	.word	0x20000240
 8001b24:	20000290 	.word	0x20000290
 8001b28:	20000198 	.word	0x20000198
 8001b2c:	200001e4 	.word	0x200001e4
 8001b30:	200002dc 	.word	0x200002dc
	}
	else
	{
	 //   sum_currents=(adc_Ia-offset1)+(adc_Ic-offset3)+(adc_Ib-offset2);

	    adc_Ia=(adc_Ia-offset1);
 8001b34:	4bb0      	ldr	r3, [pc, #704]	; (8001df8 <HAL_ADCEx_InjectedConvCpltCallback+0x420>)
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	4bb0      	ldr	r3, [pc, #704]	; (8001dfc <HAL_ADCEx_InjectedConvCpltCallback+0x424>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	4aae      	ldr	r2, [pc, #696]	; (8001df8 <HAL_ADCEx_InjectedConvCpltCallback+0x420>)
 8001b40:	6013      	str	r3, [r2, #0]
	    adc_Ib=(adc_Ib-offset2);
 8001b42:	4baf      	ldr	r3, [pc, #700]	; (8001e00 <HAL_ADCEx_InjectedConvCpltCallback+0x428>)
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	4baf      	ldr	r3, [pc, #700]	; (8001e04 <HAL_ADCEx_InjectedConvCpltCallback+0x42c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	1ad3      	subs	r3, r2, r3
 8001b4c:	4aac      	ldr	r2, [pc, #688]	; (8001e00 <HAL_ADCEx_InjectedConvCpltCallback+0x428>)
 8001b4e:	6013      	str	r3, [r2, #0]
	    adc_Ic=(adc_Ic-offset3);
 8001b50:	4bad      	ldr	r3, [pc, #692]	; (8001e08 <HAL_ADCEx_InjectedConvCpltCallback+0x430>)
 8001b52:	681a      	ldr	r2, [r3, #0]
 8001b54:	4bad      	ldr	r3, [pc, #692]	; (8001e0c <HAL_ADCEx_InjectedConvCpltCallback+0x434>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	4aab      	ldr	r2, [pc, #684]	; (8001e08 <HAL_ADCEx_InjectedConvCpltCallback+0x430>)
 8001b5c:	6013      	str	r3, [r2, #0]

	    Ia=-adc_Ia/33.0;
 8001b5e:	4ba6      	ldr	r3, [pc, #664]	; (8001df8 <HAL_ADCEx_InjectedConvCpltCallback+0x420>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	425b      	negs	r3, r3
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7fe fca9 	bl	80004bc <__aeabi_i2d>
 8001b6a:	f04f 0200 	mov.w	r2, #0
 8001b6e:	4ba8      	ldr	r3, [pc, #672]	; (8001e10 <HAL_ADCEx_InjectedConvCpltCallback+0x438>)
 8001b70:	f7fe fe38 	bl	80007e4 <__aeabi_ddiv>
 8001b74:	4603      	mov	r3, r0
 8001b76:	460c      	mov	r4, r1
 8001b78:	4618      	mov	r0, r3
 8001b7a:	4621      	mov	r1, r4
 8001b7c:	f7fe ffa2 	bl	8000ac4 <__aeabi_d2f>
 8001b80:	4602      	mov	r2, r0
 8001b82:	4ba4      	ldr	r3, [pc, #656]	; (8001e14 <HAL_ADCEx_InjectedConvCpltCallback+0x43c>)
 8001b84:	601a      	str	r2, [r3, #0]
	    Ib=-adc_Ib/33.0;
 8001b86:	4b9e      	ldr	r3, [pc, #632]	; (8001e00 <HAL_ADCEx_InjectedConvCpltCallback+0x428>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	425b      	negs	r3, r3
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7fe fc95 	bl	80004bc <__aeabi_i2d>
 8001b92:	f04f 0200 	mov.w	r2, #0
 8001b96:	4b9e      	ldr	r3, [pc, #632]	; (8001e10 <HAL_ADCEx_InjectedConvCpltCallback+0x438>)
 8001b98:	f7fe fe24 	bl	80007e4 <__aeabi_ddiv>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	460c      	mov	r4, r1
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	4621      	mov	r1, r4
 8001ba4:	f7fe ff8e 	bl	8000ac4 <__aeabi_d2f>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	4b9b      	ldr	r3, [pc, #620]	; (8001e18 <HAL_ADCEx_InjectedConvCpltCallback+0x440>)
 8001bac:	601a      	str	r2, [r3, #0]
	    Ic=-adc_Ic/33.0;
 8001bae:	4b96      	ldr	r3, [pc, #600]	; (8001e08 <HAL_ADCEx_InjectedConvCpltCallback+0x430>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	425b      	negs	r3, r3
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f7fe fc81 	bl	80004bc <__aeabi_i2d>
 8001bba:	f04f 0200 	mov.w	r2, #0
 8001bbe:	4b94      	ldr	r3, [pc, #592]	; (8001e10 <HAL_ADCEx_InjectedConvCpltCallback+0x438>)
 8001bc0:	f7fe fe10 	bl	80007e4 <__aeabi_ddiv>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	460c      	mov	r4, r1
 8001bc8:	4618      	mov	r0, r3
 8001bca:	4621      	mov	r1, r4
 8001bcc:	f7fe ff7a 	bl	8000ac4 <__aeabi_d2f>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	4b92      	ldr	r3, [pc, #584]	; (8001e1c <HAL_ADCEx_InjectedConvCpltCallback+0x444>)
 8001bd4:	601a      	str	r2, [r3, #0]

	        arm_clarke_f32(Ia, Ib, &Ialpha, &Ibeta);
 8001bd6:	4b8f      	ldr	r3, [pc, #572]	; (8001e14 <HAL_ADCEx_InjectedConvCpltCallback+0x43c>)
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	4b8f      	ldr	r3, [pc, #572]	; (8001e18 <HAL_ADCEx_InjectedConvCpltCallback+0x440>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	657a      	str	r2, [r7, #84]	; 0x54
 8001be0:	653b      	str	r3, [r7, #80]	; 0x50
 8001be2:	4b8f      	ldr	r3, [pc, #572]	; (8001e20 <HAL_ADCEx_InjectedConvCpltCallback+0x448>)
 8001be4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001be6:	4b8f      	ldr	r3, [pc, #572]	; (8001e24 <HAL_ADCEx_InjectedConvCpltCallback+0x44c>)
 8001be8:	64bb      	str	r3, [r7, #72]	; 0x48
    *pIalpha = Ia;
 8001bea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001bee:	601a      	str	r2, [r3, #0]
    *pIbeta = ((float32_t) 0.57735026919 * Ia + (float32_t) 1.15470053838 * Ib);
 8001bf0:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001bf4:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8001e28 <HAL_ADCEx_InjectedConvCpltCallback+0x450>
 8001bf8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bfc:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001c00:	eddf 6a8a 	vldr	s13, [pc, #552]	; 8001e2c <HAL_ADCEx_InjectedConvCpltCallback+0x454>
 8001c04:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001c08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c0e:	edc3 7a00 	vstr	s15, [r3]
	    	angle_rotor_deg=TIM4->CCR1;
 8001c12:	4b87      	ldr	r3, [pc, #540]	; (8001e30 <HAL_ADCEx_InjectedConvCpltCallback+0x458>)
 8001c14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c16:	ee07 3a90 	vmov	s15, r3
 8001c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c1e:	4b85      	ldr	r3, [pc, #532]	; (8001e34 <HAL_ADCEx_InjectedConvCpltCallback+0x45c>)
 8001c20:	edc3 7a00 	vstr	s15, [r3]
	    	arm_sin_cos_f32(angle_rotor_deg, &pSinVal, &pCosVal);
 8001c24:	4b83      	ldr	r3, [pc, #524]	; (8001e34 <HAL_ADCEx_InjectedConvCpltCallback+0x45c>)
 8001c26:	edd3 7a00 	vldr	s15, [r3]
 8001c2a:	4983      	ldr	r1, [pc, #524]	; (8001e38 <HAL_ADCEx_InjectedConvCpltCallback+0x460>)
 8001c2c:	4883      	ldr	r0, [pc, #524]	; (8001e3c <HAL_ADCEx_InjectedConvCpltCallback+0x464>)
 8001c2e:	eeb0 0a67 	vmov.f32	s0, s15
 8001c32:	f008 fe6b 	bl	800a90c <arm_sin_cos_f32>
	    	arm_park_f32(Ialpha, Ibeta, &Id, &Iq, pSinVal, pCosVal);
 8001c36:	4b7a      	ldr	r3, [pc, #488]	; (8001e20 <HAL_ADCEx_InjectedConvCpltCallback+0x448>)
 8001c38:	6818      	ldr	r0, [r3, #0]
 8001c3a:	4b7a      	ldr	r3, [pc, #488]	; (8001e24 <HAL_ADCEx_InjectedConvCpltCallback+0x44c>)
 8001c3c:	6819      	ldr	r1, [r3, #0]
 8001c3e:	4b7f      	ldr	r3, [pc, #508]	; (8001e3c <HAL_ADCEx_InjectedConvCpltCallback+0x464>)
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	4b7d      	ldr	r3, [pc, #500]	; (8001e38 <HAL_ADCEx_InjectedConvCpltCallback+0x460>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	66f8      	str	r0, [r7, #108]	; 0x6c
 8001c48:	66b9      	str	r1, [r7, #104]	; 0x68
 8001c4a:	497d      	ldr	r1, [pc, #500]	; (8001e40 <HAL_ADCEx_InjectedConvCpltCallback+0x468>)
 8001c4c:	6679      	str	r1, [r7, #100]	; 0x64
 8001c4e:	497d      	ldr	r1, [pc, #500]	; (8001e44 <HAL_ADCEx_InjectedConvCpltCallback+0x46c>)
 8001c50:	6639      	str	r1, [r7, #96]	; 0x60
 8001c52:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001c54:	65bb      	str	r3, [r7, #88]	; 0x58
    *pId = Ialpha * cosVal + Ibeta * sinVal;
 8001c56:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 8001c5a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001c5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c62:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 8001c66:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001c6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c72:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c74:	edc3 7a00 	vstr	s15, [r3]
    *pIq = -Ialpha * sinVal + Ibeta * cosVal;
 8001c78:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001c7c:	eeb1 7a67 	vneg.f32	s14, s15
 8001c80:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001c84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c88:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 8001c8c:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001c90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c98:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c9a:	edc3 7a00 	vstr	s15, [r3]



	    	// pid speed
	   							index_speed_loop++;
 8001c9e:	4b6a      	ldr	r3, [pc, #424]	; (8001e48 <HAL_ADCEx_InjectedConvCpltCallback+0x470>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	4a68      	ldr	r2, [pc, #416]	; (8001e48 <HAL_ADCEx_InjectedConvCpltCallback+0x470>)
 8001ca6:	6013      	str	r3, [r2, #0]
	   							if(index_speed_loop==1)
 8001ca8:	4b67      	ldr	r3, [pc, #412]	; (8001e48 <HAL_ADCEx_InjectedConvCpltCallback+0x470>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d166      	bne.n	8001d7e <HAL_ADCEx_InjectedConvCpltCallback+0x3a6>
	   							{

	    						e_speed=set_speed-speed;
 8001cb0:	4b66      	ldr	r3, [pc, #408]	; (8001e4c <HAL_ADCEx_InjectedConvCpltCallback+0x474>)
 8001cb2:	ed93 7a00 	vldr	s14, [r3]
 8001cb6:	4b66      	ldr	r3, [pc, #408]	; (8001e50 <HAL_ADCEx_InjectedConvCpltCallback+0x478>)
 8001cb8:	edd3 7a00 	vldr	s15, [r3]
 8001cbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cc0:	4b64      	ldr	r3, [pc, #400]	; (8001e54 <HAL_ADCEx_InjectedConvCpltCallback+0x47c>)
 8001cc2:	edc3 7a00 	vstr	s15, [r3]
	    						iq_speed_prev=pid_iq_speed.state[2];
 8001cc6:	4b64      	ldr	r3, [pc, #400]	; (8001e58 <HAL_ADCEx_InjectedConvCpltCallback+0x480>)
 8001cc8:	695b      	ldr	r3, [r3, #20]
 8001cca:	4a64      	ldr	r2, [pc, #400]	; (8001e5c <HAL_ADCEx_InjectedConvCpltCallback+0x484>)
 8001ccc:	6013      	str	r3, [r2, #0]
	    						iq_speed=arm_pid_f32(&pid_iq_speed, e_speed);
 8001cce:	4b61      	ldr	r3, [pc, #388]	; (8001e54 <HAL_ADCEx_InjectedConvCpltCallback+0x47c>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a61      	ldr	r2, [pc, #388]	; (8001e58 <HAL_ADCEx_InjectedConvCpltCallback+0x480>)
 8001cd4:	647a      	str	r2, [r7, #68]	; 0x44
 8001cd6:	643b      	str	r3, [r7, #64]	; 0x40
    out = (S->A0 * in) +
 8001cd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001cda:	ed93 7a00 	vldr	s14, [r3]
 8001cde:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001ce2:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001ce6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ce8:	edd3 6a01 	vldr	s13, [r3, #4]
 8001cec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001cee:	edd3 7a03 	vldr	s15, [r3, #12]
 8001cf2:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001cf6:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001cfa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001cfc:	edd3 6a02 	vldr	s13, [r3, #8]
 8001d00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d02:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d0e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d10:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001d14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d18:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    S->state[1] = S->state[0];
 8001d1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d1e:	68da      	ldr	r2, [r3, #12]
 8001d20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d22:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001d24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d26:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001d28:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001d2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d2c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001d2e:	615a      	str	r2, [r3, #20]
    return (out);
 8001d30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d32:	4a4b      	ldr	r2, [pc, #300]	; (8001e60 <HAL_ADCEx_InjectedConvCpltCallback+0x488>)
 8001d34:	6013      	str	r3, [r2, #0]
	    	// saturacja i anty-wind-up
	    						if(iq_speed>=current_limit_max_iq)
 8001d36:	4b4a      	ldr	r3, [pc, #296]	; (8001e60 <HAL_ADCEx_InjectedConvCpltCallback+0x488>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f7fe fbd0 	bl	80004e0 <__aeabi_f2d>
 8001d40:	a32b      	add	r3, pc, #172	; (adr r3, 8001df0 <HAL_ADCEx_InjectedConvCpltCallback+0x418>)
 8001d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d46:	f7fe fea9 	bl	8000a9c <__aeabi_dcmpge>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d006      	beq.n	8001d5e <HAL_ADCEx_InjectedConvCpltCallback+0x386>
	    						{
	    							pid_iq_speed.state[2]=iq_speed_prev;
 8001d50:	4b42      	ldr	r3, [pc, #264]	; (8001e5c <HAL_ADCEx_InjectedConvCpltCallback+0x484>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a40      	ldr	r2, [pc, #256]	; (8001e58 <HAL_ADCEx_InjectedConvCpltCallback+0x480>)
 8001d56:	6153      	str	r3, [r2, #20]
	    							iq_speed=current_limit_max_iq;
 8001d58:	4b41      	ldr	r3, [pc, #260]	; (8001e60 <HAL_ADCEx_InjectedConvCpltCallback+0x488>)
 8001d5a:	4a42      	ldr	r2, [pc, #264]	; (8001e64 <HAL_ADCEx_InjectedConvCpltCallback+0x48c>)
 8001d5c:	601a      	str	r2, [r3, #0]
	    						}

	    						if(iq_speed<=current_limit_min_iq)
 8001d5e:	4b40      	ldr	r3, [pc, #256]	; (8001e60 <HAL_ADCEx_InjectedConvCpltCallback+0x488>)
 8001d60:	edd3 7a00 	vldr	s15, [r3]
 8001d64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001d68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d6c:	d807      	bhi.n	8001d7e <HAL_ADCEx_InjectedConvCpltCallback+0x3a6>
	    						{
	    							pid_iq_speed.state[2]=iq_speed_prev;
 8001d6e:	4b3b      	ldr	r3, [pc, #236]	; (8001e5c <HAL_ADCEx_InjectedConvCpltCallback+0x484>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a39      	ldr	r2, [pc, #228]	; (8001e58 <HAL_ADCEx_InjectedConvCpltCallback+0x480>)
 8001d74:	6153      	str	r3, [r2, #20]
	    							iq_speed=current_limit_min_iq;
 8001d76:	4b3a      	ldr	r3, [pc, #232]	; (8001e60 <HAL_ADCEx_InjectedConvCpltCallback+0x488>)
 8001d78:	f04f 0200 	mov.w	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
	    						}
	   							}
	   							if(index_speed_loop==5)
 8001d7e:	4b32      	ldr	r3, [pc, #200]	; (8001e48 <HAL_ADCEx_InjectedConvCpltCallback+0x470>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2b05      	cmp	r3, #5
 8001d84:	d102      	bne.n	8001d8c <HAL_ADCEx_InjectedConvCpltCallback+0x3b4>
	   								index_speed_loop=0;
 8001d86:	4b30      	ldr	r3, [pc, #192]	; (8001e48 <HAL_ADCEx_InjectedConvCpltCallback+0x470>)
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]



	    	// pid dla osi d
	    						ed=set_d-Id;
 8001d8c:	4b36      	ldr	r3, [pc, #216]	; (8001e68 <HAL_ADCEx_InjectedConvCpltCallback+0x490>)
 8001d8e:	ed93 7a00 	vldr	s14, [r3]
 8001d92:	4b2b      	ldr	r3, [pc, #172]	; (8001e40 <HAL_ADCEx_InjectedConvCpltCallback+0x468>)
 8001d94:	edd3 7a00 	vldr	s15, [r3]
 8001d98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d9c:	4b33      	ldr	r3, [pc, #204]	; (8001e6c <HAL_ADCEx_InjectedConvCpltCallback+0x494>)
 8001d9e:	edc3 7a00 	vstr	s15, [r3]
	    						Vd_prev=pid_d.state[2];
 8001da2:	4b33      	ldr	r3, [pc, #204]	; (8001e70 <HAL_ADCEx_InjectedConvCpltCallback+0x498>)
 8001da4:	695b      	ldr	r3, [r3, #20]
 8001da6:	4a33      	ldr	r2, [pc, #204]	; (8001e74 <HAL_ADCEx_InjectedConvCpltCallback+0x49c>)
 8001da8:	6013      	str	r3, [r2, #0]
	    						Vd=arm_pid_f32(&pid_d, ed);
 8001daa:	4b30      	ldr	r3, [pc, #192]	; (8001e6c <HAL_ADCEx_InjectedConvCpltCallback+0x494>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a30      	ldr	r2, [pc, #192]	; (8001e70 <HAL_ADCEx_InjectedConvCpltCallback+0x498>)
 8001db0:	63ba      	str	r2, [r7, #56]	; 0x38
 8001db2:	637b      	str	r3, [r7, #52]	; 0x34
    out = (S->A0 * in) +
 8001db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001db6:	ed93 7a00 	vldr	s14, [r3]
 8001dba:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001dbe:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dc4:	edd3 6a01 	vldr	s13, [r3, #4]
 8001dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dca:	edd3 7a03 	vldr	s15, [r3, #12]
 8001dce:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001dd2:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001dd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dd8:	edd3 6a02 	vldr	s13, [r3, #8]
 8001ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dde:	edd3 7a04 	vldr	s15, [r3, #16]
 8001de2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001de6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dea:	e045      	b.n	8001e78 <HAL_ADCEx_InjectedConvCpltCallback+0x4a0>
 8001dec:	f3af 8000 	nop.w
 8001df0:	33333333 	.word	0x33333333
 8001df4:	3fe33333 	.word	0x3fe33333
 8001df8:	20000244 	.word	0x20000244
 8001dfc:	20000198 	.word	0x20000198
 8001e00:	200001a0 	.word	0x200001a0
 8001e04:	200001e4 	.word	0x200001e4
 8001e08:	200002c8 	.word	0x200002c8
 8001e0c:	200002dc 	.word	0x200002dc
 8001e10:	40408000 	.word	0x40408000
 8001e14:	20000184 	.word	0x20000184
 8001e18:	20000240 	.word	0x20000240
 8001e1c:	20000290 	.word	0x20000290
 8001e20:	2000028c 	.word	0x2000028c
 8001e24:	20000280 	.word	0x20000280
 8001e28:	3f13cd3a 	.word	0x3f13cd3a
 8001e2c:	3f93cd3a 	.word	0x3f93cd3a
 8001e30:	40000800 	.word	0x40000800
 8001e34:	20000180 	.word	0x20000180
 8001e38:	200002e8 	.word	0x200002e8
 8001e3c:	2000022c 	.word	0x2000022c
 8001e40:	200001e8 	.word	0x200001e8
 8001e44:	200002a4 	.word	0x200002a4
 8001e48:	200001d4 	.word	0x200001d4
 8001e4c:	200002d0 	.word	0x200002d0
 8001e50:	200002b8 	.word	0x200002b8
 8001e54:	200002c0 	.word	0x200002c0
 8001e58:	200001f0 	.word	0x200001f0
 8001e5c:	200001dc 	.word	0x200001dc
 8001e60:	200002f0 	.word	0x200002f0
 8001e64:	3f19999a 	.word	0x3f19999a
 8001e68:	200001a4 	.word	0x200001a4
 8001e6c:	200002a8 	.word	0x200002a8
 8001e70:	200001a8 	.word	0x200001a8
 8001e74:	20000224 	.word	0x20000224
 8001e78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e7a:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001e7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e82:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    S->state[1] = S->state[0];
 8001e86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e88:	68da      	ldr	r2, [r3, #12]
 8001e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e8c:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e90:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001e92:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e98:	615a      	str	r2, [r3, #20]
    return (out);
 8001e9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e9c:	4a90      	ldr	r2, [pc, #576]	; (80020e0 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8001e9e:	6013      	str	r3, [r2, #0]
	    	// saturacja i anty-wind-up
	    						if(Vd>=sv_Vdc_limit)
 8001ea0:	4b8f      	ldr	r3, [pc, #572]	; (80020e0 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7fe fb1b 	bl	80004e0 <__aeabi_f2d>
 8001eaa:	a389      	add	r3, pc, #548	; (adr r3, 80020d0 <HAL_ADCEx_InjectedConvCpltCallback+0x6f8>)
 8001eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb0:	f7fe fdf4 	bl	8000a9c <__aeabi_dcmpge>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d006      	beq.n	8001ec8 <HAL_ADCEx_InjectedConvCpltCallback+0x4f0>
	    						{
	    							pid_d.state[2]=Vd_prev;
 8001eba:	4b8a      	ldr	r3, [pc, #552]	; (80020e4 <HAL_ADCEx_InjectedConvCpltCallback+0x70c>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a8a      	ldr	r2, [pc, #552]	; (80020e8 <HAL_ADCEx_InjectedConvCpltCallback+0x710>)
 8001ec0:	6153      	str	r3, [r2, #20]
	    							Vd=sv_Vdc_limit;
 8001ec2:	4b87      	ldr	r3, [pc, #540]	; (80020e0 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8001ec4:	4a89      	ldr	r2, [pc, #548]	; (80020ec <HAL_ADCEx_InjectedConvCpltCallback+0x714>)
 8001ec6:	601a      	str	r2, [r3, #0]
	    						}

	    						if(Vd<=(-sv_Vdc_limit))
 8001ec8:	4b85      	ldr	r3, [pc, #532]	; (80020e0 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7fe fb07 	bl	80004e0 <__aeabi_f2d>
 8001ed2:	a381      	add	r3, pc, #516	; (adr r3, 80020d8 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8001ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ed8:	f7fe fdd6 	bl	8000a88 <__aeabi_dcmple>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d006      	beq.n	8001ef0 <HAL_ADCEx_InjectedConvCpltCallback+0x518>
	    						{
	    							pid_d.state[2]=Vd_prev;
 8001ee2:	4b80      	ldr	r3, [pc, #512]	; (80020e4 <HAL_ADCEx_InjectedConvCpltCallback+0x70c>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a80      	ldr	r2, [pc, #512]	; (80020e8 <HAL_ADCEx_InjectedConvCpltCallback+0x710>)
 8001ee8:	6153      	str	r3, [r2, #20]
	    							Vd=(-sv_Vdc_limit);
 8001eea:	4b7d      	ldr	r3, [pc, #500]	; (80020e0 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8001eec:	4a80      	ldr	r2, [pc, #512]	; (80020f0 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8001eee:	601a      	str	r2, [r3, #0]
	    						}

	    	// pid dla osi q
	    						//eq=set_q-Iq;
	    						eq=iq_speed-Iq;
 8001ef0:	4b80      	ldr	r3, [pc, #512]	; (80020f4 <HAL_ADCEx_InjectedConvCpltCallback+0x71c>)
 8001ef2:	ed93 7a00 	vldr	s14, [r3]
 8001ef6:	4b80      	ldr	r3, [pc, #512]	; (80020f8 <HAL_ADCEx_InjectedConvCpltCallback+0x720>)
 8001ef8:	edd3 7a00 	vldr	s15, [r3]
 8001efc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f00:	4b7e      	ldr	r3, [pc, #504]	; (80020fc <HAL_ADCEx_InjectedConvCpltCallback+0x724>)
 8001f02:	edc3 7a00 	vstr	s15, [r3]
	    						Vq_prev=pid_q.state[2];
 8001f06:	4b7e      	ldr	r3, [pc, #504]	; (8002100 <HAL_ADCEx_InjectedConvCpltCallback+0x728>)
 8001f08:	695b      	ldr	r3, [r3, #20]
 8001f0a:	4a7e      	ldr	r2, [pc, #504]	; (8002104 <HAL_ADCEx_InjectedConvCpltCallback+0x72c>)
 8001f0c:	6013      	str	r3, [r2, #0]
	    						Vq=arm_pid_f32(&pid_q, eq);
 8001f0e:	4b7b      	ldr	r3, [pc, #492]	; (80020fc <HAL_ADCEx_InjectedConvCpltCallback+0x724>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a7b      	ldr	r2, [pc, #492]	; (8002100 <HAL_ADCEx_InjectedConvCpltCallback+0x728>)
 8001f14:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001f16:	62bb      	str	r3, [r7, #40]	; 0x28
    out = (S->A0 * in) +
 8001f18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f1a:	ed93 7a00 	vldr	s14, [r3]
 8001f1e:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001f22:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f28:	edd3 6a01 	vldr	s13, [r3, #4]
 8001f2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f2e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f32:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 8001f36:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8001f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f3c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f42:	edd3 7a04 	vldr	s15, [r3, #16]
 8001f46:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f4a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f50:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 8001f54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f58:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    S->state[1] = S->state[0];
 8001f5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f5e:	68da      	ldr	r2, [r3, #12]
 8001f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f62:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001f64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f68:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f6e:	615a      	str	r2, [r3, #20]
    return (out);
 8001f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f72:	4a65      	ldr	r2, [pc, #404]	; (8002108 <HAL_ADCEx_InjectedConvCpltCallback+0x730>)
 8001f74:	6013      	str	r3, [r2, #0]
	    	// saturacja i anty-wind-up
	    						if(Vq>=sv_Vdc_limit)
 8001f76:	4b64      	ldr	r3, [pc, #400]	; (8002108 <HAL_ADCEx_InjectedConvCpltCallback+0x730>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f7fe fab0 	bl	80004e0 <__aeabi_f2d>
 8001f80:	a353      	add	r3, pc, #332	; (adr r3, 80020d0 <HAL_ADCEx_InjectedConvCpltCallback+0x6f8>)
 8001f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f86:	f7fe fd89 	bl	8000a9c <__aeabi_dcmpge>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d006      	beq.n	8001f9e <HAL_ADCEx_InjectedConvCpltCallback+0x5c6>
	    						{
	    						pid_q.state[2]=Vq_prev;
 8001f90:	4b5c      	ldr	r3, [pc, #368]	; (8002104 <HAL_ADCEx_InjectedConvCpltCallback+0x72c>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a5a      	ldr	r2, [pc, #360]	; (8002100 <HAL_ADCEx_InjectedConvCpltCallback+0x728>)
 8001f96:	6153      	str	r3, [r2, #20]
	    						Vq=sv_Vdc_limit;
 8001f98:	4b5b      	ldr	r3, [pc, #364]	; (8002108 <HAL_ADCEx_InjectedConvCpltCallback+0x730>)
 8001f9a:	4a54      	ldr	r2, [pc, #336]	; (80020ec <HAL_ADCEx_InjectedConvCpltCallback+0x714>)
 8001f9c:	601a      	str	r2, [r3, #0]
	    						}

	    						if(Vq<=(-sv_Vdc_limit))
 8001f9e:	4b5a      	ldr	r3, [pc, #360]	; (8002108 <HAL_ADCEx_InjectedConvCpltCallback+0x730>)
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7fe fa9c 	bl	80004e0 <__aeabi_f2d>
 8001fa8:	a34b      	add	r3, pc, #300	; (adr r3, 80020d8 <HAL_ADCEx_InjectedConvCpltCallback+0x700>)
 8001faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fae:	f7fe fd6b 	bl	8000a88 <__aeabi_dcmple>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d006      	beq.n	8001fc6 <HAL_ADCEx_InjectedConvCpltCallback+0x5ee>
	    						{
	    						pid_q.state[2]=Vq_prev;
 8001fb8:	4b52      	ldr	r3, [pc, #328]	; (8002104 <HAL_ADCEx_InjectedConvCpltCallback+0x72c>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a50      	ldr	r2, [pc, #320]	; (8002100 <HAL_ADCEx_InjectedConvCpltCallback+0x728>)
 8001fbe:	6153      	str	r3, [r2, #20]
	    						Vq=(-sv_Vdc_limit);
 8001fc0:	4b51      	ldr	r3, [pc, #324]	; (8002108 <HAL_ADCEx_InjectedConvCpltCallback+0x730>)
 8001fc2:	4a4b      	ldr	r2, [pc, #300]	; (80020f0 <HAL_ADCEx_InjectedConvCpltCallback+0x718>)
 8001fc4:	601a      	str	r2, [r3, #0]
	    						}

	    	//angle_rotor_deg=TIM4->CCR1;
	    	//arm_sin_cos_f32(angle_rotor_deg, &pSinVal, &pCosVal);
	    	arm_inv_park_f32(Vd, Vq, &Valpha, &Vbeta, pSinVal, pCosVal);
 8001fc6:	4b46      	ldr	r3, [pc, #280]	; (80020e0 <HAL_ADCEx_InjectedConvCpltCallback+0x708>)
 8001fc8:	6818      	ldr	r0, [r3, #0]
 8001fca:	4b4f      	ldr	r3, [pc, #316]	; (8002108 <HAL_ADCEx_InjectedConvCpltCallback+0x730>)
 8001fcc:	6819      	ldr	r1, [r3, #0]
 8001fce:	4b4f      	ldr	r3, [pc, #316]	; (800210c <HAL_ADCEx_InjectedConvCpltCallback+0x734>)
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	4b4f      	ldr	r3, [pc, #316]	; (8002110 <HAL_ADCEx_InjectedConvCpltCallback+0x738>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	6238      	str	r0, [r7, #32]
 8001fd8:	61f9      	str	r1, [r7, #28]
 8001fda:	494e      	ldr	r1, [pc, #312]	; (8002114 <HAL_ADCEx_InjectedConvCpltCallback+0x73c>)
 8001fdc:	61b9      	str	r1, [r7, #24]
 8001fde:	494e      	ldr	r1, [pc, #312]	; (8002118 <HAL_ADCEx_InjectedConvCpltCallback+0x740>)
 8001fe0:	6179      	str	r1, [r7, #20]
 8001fe2:	613a      	str	r2, [r7, #16]
 8001fe4:	60fb      	str	r3, [r7, #12]
    *pIalpha = Id * cosVal - Iq * sinVal;
 8001fe6:	ed97 7a08 	vldr	s14, [r7, #32]
 8001fea:	edd7 7a03 	vldr	s15, [r7, #12]
 8001fee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ff2:	edd7 6a07 	vldr	s13, [r7, #28]
 8001ff6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ffa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ffe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002002:	69bb      	ldr	r3, [r7, #24]
 8002004:	edc3 7a00 	vstr	s15, [r3]
    *pIbeta = Id * sinVal + Iq * cosVal;
 8002008:	ed97 7a08 	vldr	s14, [r7, #32]
 800200c:	edd7 7a04 	vldr	s15, [r7, #16]
 8002010:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002014:	edd7 6a07 	vldr	s13, [r7, #28]
 8002018:	edd7 7a03 	vldr	s15, [r7, #12]
 800201c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002020:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	edc3 7a00 	vstr	s15, [r3]

	    	AlphaBeta_To_Angle_Vref(Valpha, Vbeta, &angle_current_rad, &Vref);
 800202a:	4b3a      	ldr	r3, [pc, #232]	; (8002114 <HAL_ADCEx_InjectedConvCpltCallback+0x73c>)
 800202c:	edd3 7a00 	vldr	s15, [r3]
 8002030:	4b39      	ldr	r3, [pc, #228]	; (8002118 <HAL_ADCEx_InjectedConvCpltCallback+0x740>)
 8002032:	ed93 7a00 	vldr	s14, [r3]
 8002036:	4939      	ldr	r1, [pc, #228]	; (800211c <HAL_ADCEx_InjectedConvCpltCallback+0x744>)
 8002038:	4839      	ldr	r0, [pc, #228]	; (8002120 <HAL_ADCEx_InjectedConvCpltCallback+0x748>)
 800203a:	eef0 0a47 	vmov.f32	s1, s14
 800203e:	eeb0 0a67 	vmov.f32	s0, s15
 8002042:	f7ff fa35 	bl	80014b0 <AlphaBeta_To_Angle_Vref>
	    	Angle_To_Sector(angle_current_rad, &sector);
 8002046:	4b36      	ldr	r3, [pc, #216]	; (8002120 <HAL_ADCEx_InjectedConvCpltCallback+0x748>)
 8002048:	edd3 7a00 	vldr	s15, [r3]
 800204c:	4835      	ldr	r0, [pc, #212]	; (8002124 <HAL_ADCEx_InjectedConvCpltCallback+0x74c>)
 800204e:	eeb0 0a67 	vmov.f32	s0, s15
 8002052:	f7ff fa85 	bl	8001560 <Angle_To_Sector>
	    	SVPWM(sector, angle_current_rad , Vref, sv_T, sv_T_gate, &sv_S1, &sv_S2, &sv_S3);
 8002056:	4b33      	ldr	r3, [pc, #204]	; (8002124 <HAL_ADCEx_InjectedConvCpltCallback+0x74c>)
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	b2d8      	uxtb	r0, r3
 800205c:	4b30      	ldr	r3, [pc, #192]	; (8002120 <HAL_ADCEx_InjectedConvCpltCallback+0x748>)
 800205e:	edd3 7a00 	vldr	s15, [r3]
 8002062:	4b2e      	ldr	r3, [pc, #184]	; (800211c <HAL_ADCEx_InjectedConvCpltCallback+0x744>)
 8002064:	ed93 7a00 	vldr	s14, [r3]
 8002068:	4b2f      	ldr	r3, [pc, #188]	; (8002128 <HAL_ADCEx_InjectedConvCpltCallback+0x750>)
 800206a:	9301      	str	r3, [sp, #4]
 800206c:	4b2f      	ldr	r3, [pc, #188]	; (800212c <HAL_ADCEx_InjectedConvCpltCallback+0x754>)
 800206e:	9300      	str	r3, [sp, #0]
 8002070:	4b2f      	ldr	r3, [pc, #188]	; (8002130 <HAL_ADCEx_InjectedConvCpltCallback+0x758>)
 8002072:	4a30      	ldr	r2, [pc, #192]	; (8002134 <HAL_ADCEx_InjectedConvCpltCallback+0x75c>)
 8002074:	4930      	ldr	r1, [pc, #192]	; (8002138 <HAL_ADCEx_InjectedConvCpltCallback+0x760>)
 8002076:	eef0 0a47 	vmov.f32	s1, s14
 800207a:	eeb0 0a67 	vmov.f32	s0, s15
 800207e:	f7ff fb27 	bl	80016d0 <SVPWM>

	    	TIM1->CCR1 = sv_S1;
 8002082:	4b2b      	ldr	r3, [pc, #172]	; (8002130 <HAL_ADCEx_InjectedConvCpltCallback+0x758>)
 8002084:	edd3 7a00 	vldr	s15, [r3]
 8002088:	4b2c      	ldr	r3, [pc, #176]	; (800213c <HAL_ADCEx_InjectedConvCpltCallback+0x764>)
 800208a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800208e:	ee17 2a90 	vmov	r2, s15
 8002092:	635a      	str	r2, [r3, #52]	; 0x34
	    	TIM1->CCR2 = sv_S2;
 8002094:	4b25      	ldr	r3, [pc, #148]	; (800212c <HAL_ADCEx_InjectedConvCpltCallback+0x754>)
 8002096:	edd3 7a00 	vldr	s15, [r3]
 800209a:	4b28      	ldr	r3, [pc, #160]	; (800213c <HAL_ADCEx_InjectedConvCpltCallback+0x764>)
 800209c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020a0:	ee17 2a90 	vmov	r2, s15
 80020a4:	639a      	str	r2, [r3, #56]	; 0x38
	    	TIM1->CCR3 = sv_S3;
 80020a6:	4b20      	ldr	r3, [pc, #128]	; (8002128 <HAL_ADCEx_InjectedConvCpltCallback+0x750>)
 80020a8:	edd3 7a00 	vldr	s15, [r3]
 80020ac:	4b23      	ldr	r3, [pc, #140]	; (800213c <HAL_ADCEx_InjectedConvCpltCallback+0x764>)
 80020ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020b2:	ee17 2a90 	vmov	r2, s15
 80020b6:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	 HAL_ADCEx_InjectedStart_IT(&hadc1);
 80020b8:	4821      	ldr	r0, [pc, #132]	; (8002140 <HAL_ADCEx_InjectedConvCpltCallback+0x768>)
 80020ba:	f001 fea1 	bl	8003e00 <HAL_ADCEx_InjectedStart_IT>
	 HAL_ADCEx_InjectedStart_IT(&hadc2);
 80020be:	4821      	ldr	r0, [pc, #132]	; (8002144 <HAL_ADCEx_InjectedConvCpltCallback+0x76c>)
 80020c0:	f001 fe9e 	bl	8003e00 <HAL_ADCEx_InjectedStart_IT>
}
 80020c4:	bf00      	nop
 80020c6:	3774      	adds	r7, #116	; 0x74
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd90      	pop	{r4, r7, pc}
 80020cc:	f3af 8000 	nop.w
 80020d0:	0f9096bc 	.word	0x0f9096bc
 80020d4:	402bb67a 	.word	0x402bb67a
 80020d8:	0f9096bc 	.word	0x0f9096bc
 80020dc:	c02bb67a 	.word	0xc02bb67a
 80020e0:	200001d0 	.word	0x200001d0
 80020e4:	20000224 	.word	0x20000224
 80020e8:	200001a8 	.word	0x200001a8
 80020ec:	415db3d0 	.word	0x415db3d0
 80020f0:	c15db3d0 	.word	0xc15db3d0
 80020f4:	200002f0 	.word	0x200002f0
 80020f8:	200002a4 	.word	0x200002a4
 80020fc:	200001cc 	.word	0x200001cc
 8002100:	20000250 	.word	0x20000250
 8002104:	20000230 	.word	0x20000230
 8002108:	200001ec 	.word	0x200001ec
 800210c:	2000022c 	.word	0x2000022c
 8002110:	200002e8 	.word	0x200002e8
 8002114:	200002e0 	.word	0x200002e0
 8002118:	2000024c 	.word	0x2000024c
 800211c:	20000278 	.word	0x20000278
 8002120:	2000023c 	.word	0x2000023c
 8002124:	20000248 	.word	0x20000248
 8002128:	2000019c 	.word	0x2000019c
 800212c:	200001d8 	.word	0x200001d8
 8002130:	20000220 	.word	0x20000220
 8002134:	20000188 	.word	0x20000188
 8002138:	20000214 	.word	0x20000214
 800213c:	40012c00 	.word	0x40012c00
 8002140:	20000100 	.word	0x20000100
 8002144:	20000094 	.word	0x20000094

08002148 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b082      	sub	sp, #8
 800214c:	af00      	add	r7, sp, #0
 800214e:	4603      	mov	r3, r0
 8002150:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_10)
 8002152:	88fb      	ldrh	r3, [r7, #6]
 8002154:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002158:	d144      	bne.n	80021e4 <HAL_GPIO_EXTI_Callback+0x9c>
	{
		if(start==0)
 800215a:	4b24      	ldr	r3, [pc, #144]	; (80021ec <HAL_GPIO_EXTI_Callback+0xa4>)
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b00      	cmp	r3, #0
 8002162:	d11b      	bne.n	800219c <HAL_GPIO_EXTI_Callback+0x54>
		{
			start=1;
 8002164:	4b21      	ldr	r3, [pc, #132]	; (80021ec <HAL_GPIO_EXTI_Callback+0xa4>)
 8002166:	2201      	movs	r2, #1
 8002168:	701a      	strb	r2, [r3, #0]
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800216a:	2100      	movs	r1, #0
 800216c:	4820      	ldr	r0, [pc, #128]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xa8>)
 800216e:	f004 fc05 	bl	800697c <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8002172:	2100      	movs	r1, #0
 8002174:	481e      	ldr	r0, [pc, #120]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xa8>)
 8002176:	f006 f89b 	bl	80082b0 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800217a:	2104      	movs	r1, #4
 800217c:	481c      	ldr	r0, [pc, #112]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xa8>)
 800217e:	f004 fbfd 	bl	800697c <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 8002182:	2104      	movs	r1, #4
 8002184:	481a      	ldr	r0, [pc, #104]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xa8>)
 8002186:	f006 f893 	bl	80082b0 <HAL_TIMEx_PWMN_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800218a:	2108      	movs	r1, #8
 800218c:	4818      	ldr	r0, [pc, #96]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xa8>)
 800218e:	f004 fbf5 	bl	800697c <HAL_TIM_PWM_Start>
			HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8002192:	2108      	movs	r1, #8
 8002194:	4816      	ldr	r0, [pc, #88]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xa8>)
 8002196:	f006 f88b 	bl	80082b0 <HAL_TIMEx_PWMN_Start>
			TIM1->CCR1=0;
			TIM1->CCR2=0;
			TIM1->CCR3=0;
		}
	}
}
 800219a:	e023      	b.n	80021e4 <HAL_GPIO_EXTI_Callback+0x9c>
			start=0;
 800219c:	4b13      	ldr	r3, [pc, #76]	; (80021ec <HAL_GPIO_EXTI_Callback+0xa4>)
 800219e:	2200      	movs	r2, #0
 80021a0:	701a      	strb	r2, [r3, #0]
			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 80021a2:	2100      	movs	r1, #0
 80021a4:	4812      	ldr	r0, [pc, #72]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xa8>)
 80021a6:	f004 fcbb 	bl	8006b20 <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_1);
 80021aa:	2100      	movs	r1, #0
 80021ac:	4810      	ldr	r0, [pc, #64]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xa8>)
 80021ae:	f006 f8ff 	bl	80083b0 <HAL_TIMEx_PWMN_Stop>
			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80021b2:	2104      	movs	r1, #4
 80021b4:	480e      	ldr	r0, [pc, #56]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xa8>)
 80021b6:	f004 fcb3 	bl	8006b20 <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_2);
 80021ba:	2104      	movs	r1, #4
 80021bc:	480c      	ldr	r0, [pc, #48]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xa8>)
 80021be:	f006 f8f7 	bl	80083b0 <HAL_TIMEx_PWMN_Stop>
			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 80021c2:	2108      	movs	r1, #8
 80021c4:	480a      	ldr	r0, [pc, #40]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xa8>)
 80021c6:	f004 fcab 	bl	8006b20 <HAL_TIM_PWM_Stop>
			HAL_TIMEx_PWMN_Stop(&htim1, TIM_CHANNEL_3);
 80021ca:	2108      	movs	r1, #8
 80021cc:	4808      	ldr	r0, [pc, #32]	; (80021f0 <HAL_GPIO_EXTI_Callback+0xa8>)
 80021ce:	f006 f8ef 	bl	80083b0 <HAL_TIMEx_PWMN_Stop>
			TIM1->CCR1=0;
 80021d2:	4b08      	ldr	r3, [pc, #32]	; (80021f4 <HAL_GPIO_EXTI_Callback+0xac>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2=0;
 80021d8:	4b06      	ldr	r3, [pc, #24]	; (80021f4 <HAL_GPIO_EXTI_Callback+0xac>)
 80021da:	2200      	movs	r2, #0
 80021dc:	639a      	str	r2, [r3, #56]	; 0x38
			TIM1->CCR3=0;
 80021de:	4b05      	ldr	r3, [pc, #20]	; (80021f4 <HAL_GPIO_EXTI_Callback+0xac>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80021e4:	bf00      	nop
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	200002d8 	.word	0x200002d8
 80021f0:	20000440 	.word	0x20000440
 80021f4:	40012c00 	.word	0x40012c00

080021f8 <HAL_UART_RxCpltCallback>:
	}

}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
	if(huart->Instance==USART2)
	{
		//HAL_UART_Receive_IT(&huart2, &recive, 1);

	}
}
 8002200:	bf00      	nop
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002210:	f000 fde1 	bl	8002dd6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002214:	f000 f817 	bl	8002246 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002218:	f7fe ffe0 	bl	80011dc <MX_GPIO_Init>
  MX_TIM1_Init();
 800221c:	f000 fa18 	bl	8002650 <MX_TIM1_Init>
  MX_TIM4_Init();
 8002220:	f000 faf6 	bl	8002810 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8002224:	f000 fd16 	bl	8002c54 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8002228:	f7fe fe1c 	bl	8000e64 <MX_ADC1_Init>
  MX_ADC2_Init();
 800222c:	f7fe feb6 	bl	8000f9c <MX_ADC2_Init>
  MX_OPAMP1_Init();
 8002230:	f000 f876 	bl	8002320 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 8002234:	f000 f8a2 	bl	800237c <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 8002238:	f000 f8ce 	bl	80023d8 <MX_OPAMP3_Init>
  MX_TIM8_Init();
 800223c:	f000 fb40 	bl	80028c0 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

    start_up();
 8002240:	f7ff f838 	bl	80012b4 <start_up>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002244:	e7fe      	b.n	8002244 <main+0x38>

08002246 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002246:	b580      	push	{r7, lr}
 8002248:	b0a4      	sub	sp, #144	; 0x90
 800224a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800224c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002250:	2238      	movs	r2, #56	; 0x38
 8002252:	2100      	movs	r1, #0
 8002254:	4618      	mov	r0, r3
 8002256:	f008 fd89 	bl	800ad6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800225a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800225e:	2200      	movs	r2, #0
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	605a      	str	r2, [r3, #4]
 8002264:	609a      	str	r2, [r3, #8]
 8002266:	60da      	str	r2, [r3, #12]
 8002268:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800226a:	463b      	mov	r3, r7
 800226c:	2244      	movs	r2, #68	; 0x44
 800226e:	2100      	movs	r1, #0
 8002270:	4618      	mov	r0, r3
 8002272:	f008 fd7b 	bl	800ad6c <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002276:	2000      	movs	r0, #0
 8002278:	f003 fb00 	bl	800587c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800227c:	2301      	movs	r3, #1
 800227e:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002280:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002284:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002286:	2302      	movs	r3, #2
 8002288:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800228a:	2303      	movs	r3, #3
 800228c:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 800228e:	2302      	movs	r3, #2
 8002290:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002292:	2355      	movs	r3, #85	; 0x55
 8002294:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002298:	2302      	movs	r3, #2
 800229a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800229e:	2302      	movs	r3, #2
 80022a0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80022a4:	2302      	movs	r3, #2
 80022a6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022aa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80022ae:	4618      	mov	r0, r3
 80022b0:	f003 fb88 	bl	80059c4 <HAL_RCC_OscConfig>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <SystemClock_Config+0x78>
  {
    Error_Handler();
 80022ba:	f000 f82a 	bl	8002312 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80022be:	230f      	movs	r3, #15
 80022c0:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80022c2:	2303      	movs	r3, #3
 80022c4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022c6:	2300      	movs	r3, #0
 80022c8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80022ca:	2300      	movs	r3, #0
 80022cc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022ce:	2300      	movs	r3, #0
 80022d0:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 80022d2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80022d6:	2108      	movs	r1, #8
 80022d8:	4618      	mov	r0, r3
 80022da:	f003 fe8b 	bl	8005ff4 <HAL_RCC_ClockConfig>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80022e4:	f000 f815 	bl	8002312 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12;
 80022e8:	f248 0302 	movw	r3, #32770	; 0x8002
 80022ec:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80022ee:	2300      	movs	r3, #0
 80022f0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80022f2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80022f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022f8:	463b      	mov	r3, r7
 80022fa:	4618      	mov	r0, r3
 80022fc:	f004 f896 	bl	800642c <HAL_RCCEx_PeriphCLKConfig>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002306:	f000 f804 	bl	8002312 <Error_Handler>
  }
}
 800230a:	bf00      	nop
 800230c:	3790      	adds	r7, #144	; 0x90
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002312:	b480      	push	{r7}
 8002314:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002316:	bf00      	nop
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr

08002320 <MX_OPAMP1_Init>:
OPAMP_HandleTypeDef hopamp2;
OPAMP_HandleTypeDef hopamp3;

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0

  hopamp1.Instance = OPAMP1;
 8002324:	4b13      	ldr	r3, [pc, #76]	; (8002374 <MX_OPAMP1_Init+0x54>)
 8002326:	4a14      	ldr	r2, [pc, #80]	; (8002378 <MX_OPAMP1_Init+0x58>)
 8002328:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 800232a:	4b12      	ldr	r3, [pc, #72]	; (8002374 <MX_OPAMP1_Init+0x54>)
 800232c:	2200      	movs	r2, #0
 800232e:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8002330:	4b10      	ldr	r3, [pc, #64]	; (8002374 <MX_OPAMP1_Init+0x54>)
 8002332:	2240      	movs	r2, #64	; 0x40
 8002334:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8002336:	4b0f      	ldr	r3, [pc, #60]	; (8002374 <MX_OPAMP1_Init+0x54>)
 8002338:	2200      	movs	r2, #0
 800233a:	611a      	str	r2, [r3, #16]
  hopamp1.Init.InternalOutput = DISABLE;
 800233c:	4b0d      	ldr	r3, [pc, #52]	; (8002374 <MX_OPAMP1_Init+0x54>)
 800233e:	2200      	movs	r2, #0
 8002340:	751a      	strb	r2, [r3, #20]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8002342:	4b0c      	ldr	r3, [pc, #48]	; (8002374 <MX_OPAMP1_Init+0x54>)
 8002344:	2200      	movs	r2, #0
 8002346:	619a      	str	r2, [r3, #24]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8002348:	4b0a      	ldr	r3, [pc, #40]	; (8002374 <MX_OPAMP1_Init+0x54>)
 800234a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800234e:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8002350:	4b08      	ldr	r3, [pc, #32]	; (8002374 <MX_OPAMP1_Init+0x54>)
 8002352:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8002356:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8002358:	4b06      	ldr	r3, [pc, #24]	; (8002374 <MX_OPAMP1_Init+0x54>)
 800235a:	2200      	movs	r2, #0
 800235c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 800235e:	4805      	ldr	r0, [pc, #20]	; (8002374 <MX_OPAMP1_Init+0x54>)
 8002360:	f002 fe96 	bl	8005090 <HAL_OPAMP_Init>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <MX_OPAMP1_Init+0x4e>
  {
    Error_Handler();
 800236a:	f7ff ffd2 	bl	8002312 <Error_Handler>
  }

}
 800236e:	bf00      	nop
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	2000036c 	.word	0x2000036c
 8002378:	40010300 	.word	0x40010300

0800237c <MX_OPAMP2_Init>:
/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0

  hopamp2.Instance = OPAMP2;
 8002380:	4b13      	ldr	r3, [pc, #76]	; (80023d0 <MX_OPAMP2_Init+0x54>)
 8002382:	4a14      	ldr	r2, [pc, #80]	; (80023d4 <MX_OPAMP2_Init+0x58>)
 8002384:	601a      	str	r2, [r3, #0]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 8002386:	4b12      	ldr	r3, [pc, #72]	; (80023d0 <MX_OPAMP2_Init+0x54>)
 8002388:	2200      	movs	r2, #0
 800238a:	605a      	str	r2, [r3, #4]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 800238c:	4b10      	ldr	r3, [pc, #64]	; (80023d0 <MX_OPAMP2_Init+0x54>)
 800238e:	2240      	movs	r2, #64	; 0x40
 8002390:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8002392:	4b0f      	ldr	r3, [pc, #60]	; (80023d0 <MX_OPAMP2_Init+0x54>)
 8002394:	2200      	movs	r2, #0
 8002396:	611a      	str	r2, [r3, #16]
  hopamp2.Init.InternalOutput = DISABLE;
 8002398:	4b0d      	ldr	r3, [pc, #52]	; (80023d0 <MX_OPAMP2_Init+0x54>)
 800239a:	2200      	movs	r2, #0
 800239c:	751a      	strb	r2, [r3, #20]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800239e:	4b0c      	ldr	r3, [pc, #48]	; (80023d0 <MX_OPAMP2_Init+0x54>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	619a      	str	r2, [r3, #24]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 80023a4:	4b0a      	ldr	r3, [pc, #40]	; (80023d0 <MX_OPAMP2_Init+0x54>)
 80023a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80023aa:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80023ac:	4b08      	ldr	r3, [pc, #32]	; (80023d0 <MX_OPAMP2_Init+0x54>)
 80023ae:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80023b2:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80023b4:	4b06      	ldr	r3, [pc, #24]	; (80023d0 <MX_OPAMP2_Init+0x54>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 80023ba:	4805      	ldr	r0, [pc, #20]	; (80023d0 <MX_OPAMP2_Init+0x54>)
 80023bc:	f002 fe68 	bl	8005090 <HAL_OPAMP_Init>
 80023c0:	4603      	mov	r3, r0
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d001      	beq.n	80023ca <MX_OPAMP2_Init+0x4e>
  {
    Error_Handler();
 80023c6:	f7ff ffa4 	bl	8002312 <Error_Handler>
  }

}
 80023ca:	bf00      	nop
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	200002f4 	.word	0x200002f4
 80023d4:	40010304 	.word	0x40010304

080023d8 <MX_OPAMP3_Init>:
/* OPAMP3 init function */
void MX_OPAMP3_Init(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	af00      	add	r7, sp, #0

  hopamp3.Instance = OPAMP3;
 80023dc:	4b13      	ldr	r3, [pc, #76]	; (800242c <MX_OPAMP3_Init+0x54>)
 80023de:	4a14      	ldr	r2, [pc, #80]	; (8002430 <MX_OPAMP3_Init+0x58>)
 80023e0:	601a      	str	r2, [r3, #0]
  hopamp3.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 80023e2:	4b12      	ldr	r3, [pc, #72]	; (800242c <MX_OPAMP3_Init+0x54>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	605a      	str	r2, [r3, #4]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 80023e8:	4b10      	ldr	r3, [pc, #64]	; (800242c <MX_OPAMP3_Init+0x54>)
 80023ea:	2240      	movs	r2, #64	; 0x40
 80023ec:	609a      	str	r2, [r3, #8]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80023ee:	4b0f      	ldr	r3, [pc, #60]	; (800242c <MX_OPAMP3_Init+0x54>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	611a      	str	r2, [r3, #16]
  hopamp3.Init.InternalOutput = DISABLE;
 80023f4:	4b0d      	ldr	r3, [pc, #52]	; (800242c <MX_OPAMP3_Init+0x54>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	751a      	strb	r2, [r3, #20]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80023fa:	4b0c      	ldr	r3, [pc, #48]	; (800242c <MX_OPAMP3_Init+0x54>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	619a      	str	r2, [r3, #24]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0_BIAS;
 8002400:	4b0a      	ldr	r3, [pc, #40]	; (800242c <MX_OPAMP3_Init+0x54>)
 8002402:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002406:	625a      	str	r2, [r3, #36]	; 0x24
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8002408:	4b08      	ldr	r3, [pc, #32]	; (800242c <MX_OPAMP3_Init+0x54>)
 800240a:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800240e:	629a      	str	r2, [r3, #40]	; 0x28
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8002410:	4b06      	ldr	r3, [pc, #24]	; (800242c <MX_OPAMP3_Init+0x54>)
 8002412:	2200      	movs	r2, #0
 8002414:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 8002416:	4805      	ldr	r0, [pc, #20]	; (800242c <MX_OPAMP3_Init+0x54>)
 8002418:	f002 fe3a 	bl	8005090 <HAL_OPAMP_Init>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <MX_OPAMP3_Init+0x4e>
  {
    Error_Handler();
 8002422:	f7ff ff76 	bl	8002312 <Error_Handler>
  }

}
 8002426:	bf00      	nop
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	20000330 	.word	0x20000330
 8002430:	40010308 	.word	0x40010308

08002434 <HAL_OPAMP_MspInit>:

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b08a      	sub	sp, #40	; 0x28
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800243c:	f107 0314 	add.w	r3, r7, #20
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	605a      	str	r2, [r3, #4]
 8002446:	609a      	str	r2, [r3, #8]
 8002448:	60da      	str	r2, [r3, #12]
 800244a:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP1)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a2e      	ldr	r2, [pc, #184]	; (800250c <HAL_OPAMP_MspInit+0xd8>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d119      	bne.n	800248a <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002456:	4b2e      	ldr	r3, [pc, #184]	; (8002510 <HAL_OPAMP_MspInit+0xdc>)
 8002458:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800245a:	4a2d      	ldr	r2, [pc, #180]	; (8002510 <HAL_OPAMP_MspInit+0xdc>)
 800245c:	f043 0301 	orr.w	r3, r3, #1
 8002460:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002462:	4b2b      	ldr	r3, [pc, #172]	; (8002510 <HAL_OPAMP_MspInit+0xdc>)
 8002464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	613b      	str	r3, [r7, #16]
 800246c:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration    
    PA1     ------> OPAMP1_VINP
    PA2     ------> OPAMP1_VOUT
    PA3     ------> OPAMP1_VINM 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800246e:	230e      	movs	r3, #14
 8002470:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002472:	2303      	movs	r3, #3
 8002474:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002476:	2300      	movs	r3, #0
 8002478:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800247a:	f107 0314 	add.w	r3, r7, #20
 800247e:	4619      	mov	r1, r3
 8002480:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002484:	f002 fc6a 	bl	8004d5c <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }
}
 8002488:	e03b      	b.n	8002502 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP2)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a21      	ldr	r2, [pc, #132]	; (8002514 <HAL_OPAMP_MspInit+0xe0>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d119      	bne.n	80024c8 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002494:	4b1e      	ldr	r3, [pc, #120]	; (8002510 <HAL_OPAMP_MspInit+0xdc>)
 8002496:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002498:	4a1d      	ldr	r2, [pc, #116]	; (8002510 <HAL_OPAMP_MspInit+0xdc>)
 800249a:	f043 0301 	orr.w	r3, r3, #1
 800249e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024a0:	4b1b      	ldr	r3, [pc, #108]	; (8002510 <HAL_OPAMP_MspInit+0xdc>)
 80024a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024a4:	f003 0301 	and.w	r3, r3, #1
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80024ac:	23e0      	movs	r3, #224	; 0xe0
 80024ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024b0:	2303      	movs	r3, #3
 80024b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b4:	2300      	movs	r3, #0
 80024b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024b8:	f107 0314 	add.w	r3, r7, #20
 80024bc:	4619      	mov	r1, r3
 80024be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024c2:	f002 fc4b 	bl	8004d5c <HAL_GPIO_Init>
}
 80024c6:	e01c      	b.n	8002502 <HAL_OPAMP_MspInit+0xce>
  else if(opampHandle->Instance==OPAMP3)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a12      	ldr	r2, [pc, #72]	; (8002518 <HAL_OPAMP_MspInit+0xe4>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d117      	bne.n	8002502 <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024d2:	4b0f      	ldr	r3, [pc, #60]	; (8002510 <HAL_OPAMP_MspInit+0xdc>)
 80024d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024d6:	4a0e      	ldr	r2, [pc, #56]	; (8002510 <HAL_OPAMP_MspInit+0xdc>)
 80024d8:	f043 0302 	orr.w	r3, r3, #2
 80024dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024de:	4b0c      	ldr	r3, [pc, #48]	; (8002510 <HAL_OPAMP_MspInit+0xdc>)
 80024e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024e2:	f003 0302 	and.w	r3, r3, #2
 80024e6:	60bb      	str	r3, [r7, #8]
 80024e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80024ea:	2307      	movs	r3, #7
 80024ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80024ee:	2303      	movs	r3, #3
 80024f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f2:	2300      	movs	r3, #0
 80024f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024f6:	f107 0314 	add.w	r3, r7, #20
 80024fa:	4619      	mov	r1, r3
 80024fc:	4807      	ldr	r0, [pc, #28]	; (800251c <HAL_OPAMP_MspInit+0xe8>)
 80024fe:	f002 fc2d 	bl	8004d5c <HAL_GPIO_Init>
}
 8002502:	bf00      	nop
 8002504:	3728      	adds	r7, #40	; 0x28
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40010300 	.word	0x40010300
 8002510:	40021000 	.word	0x40021000
 8002514:	40010304 	.word	0x40010304
 8002518:	40010308 	.word	0x40010308
 800251c:	48000400 	.word	0x48000400

08002520 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002524:	4b05      	ldr	r3, [pc, #20]	; (800253c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	4a04      	ldr	r2, [pc, #16]	; (800253c <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800252a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800252e:	6093      	str	r3, [r2, #8]
}
 8002530:	bf00      	nop
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	40007000 	.word	0x40007000

08002540 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002546:	4b0f      	ldr	r3, [pc, #60]	; (8002584 <HAL_MspInit+0x44>)
 8002548:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800254a:	4a0e      	ldr	r2, [pc, #56]	; (8002584 <HAL_MspInit+0x44>)
 800254c:	f043 0301 	orr.w	r3, r3, #1
 8002550:	6613      	str	r3, [r2, #96]	; 0x60
 8002552:	4b0c      	ldr	r3, [pc, #48]	; (8002584 <HAL_MspInit+0x44>)
 8002554:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002556:	f003 0301 	and.w	r3, r3, #1
 800255a:	607b      	str	r3, [r7, #4]
 800255c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800255e:	4b09      	ldr	r3, [pc, #36]	; (8002584 <HAL_MspInit+0x44>)
 8002560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002562:	4a08      	ldr	r2, [pc, #32]	; (8002584 <HAL_MspInit+0x44>)
 8002564:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002568:	6593      	str	r3, [r2, #88]	; 0x58
 800256a:	4b06      	ldr	r3, [pc, #24]	; (8002584 <HAL_MspInit+0x44>)
 800256c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800256e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002572:	603b      	str	r3, [r7, #0]
 8002574:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8002576:	f7ff ffd3 	bl	8002520 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800257a:	bf00      	nop
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	40021000 	.word	0x40021000

08002588 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002588:	b480      	push	{r7}
 800258a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800258c:	bf00      	nop
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr

08002596 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002596:	b480      	push	{r7}
 8002598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800259a:	e7fe      	b.n	800259a <HardFault_Handler+0x4>

0800259c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025a0:	e7fe      	b.n	80025a0 <MemManage_Handler+0x4>

080025a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025a2:	b480      	push	{r7}
 80025a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025a6:	e7fe      	b.n	80025a6 <BusFault_Handler+0x4>

080025a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025ac:	e7fe      	b.n	80025ac <UsageFault_Handler+0x4>

080025ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025ae:	b480      	push	{r7}
 80025b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025b2:	bf00      	nop
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025c0:	bf00      	nop
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr

080025ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80025ca:	b480      	push	{r7}
 80025cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80025ce:	bf00      	nop
 80025d0:	46bd      	mov	sp, r7
 80025d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d6:	4770      	bx	lr

080025d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80025dc:	f000 fc4e 	bl	8002e7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80025e0:	bf00      	nop
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80025e8:	4803      	ldr	r0, [pc, #12]	; (80025f8 <ADC1_2_IRQHandler+0x14>)
 80025ea:	f000 ff27 	bl	800343c <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 80025ee:	4803      	ldr	r0, [pc, #12]	; (80025fc <ADC1_2_IRQHandler+0x18>)
 80025f0:	f000 ff24 	bl	800343c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80025f4:	bf00      	nop
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	20000100 	.word	0x20000100
 80025fc:	20000094 	.word	0x20000094

08002600 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002604:	4802      	ldr	r0, [pc, #8]	; (8002610 <USART2_IRQHandler+0x10>)
 8002606:	f006 f9a1 	bl	800894c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800260a:	bf00      	nop
 800260c:	bd80      	pop	{r7, pc}
 800260e:	bf00      	nop
 8002610:	2000048c 	.word	0x2000048c

08002614 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002618:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800261c:	f002 fd20 	bl	8005060 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002620:	bf00      	nop
 8002622:	bd80      	pop	{r7, pc}

08002624 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002628:	4b08      	ldr	r3, [pc, #32]	; (800264c <SystemInit+0x28>)
 800262a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800262e:	4a07      	ldr	r2, [pc, #28]	; (800264c <SystemInit+0x28>)
 8002630:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002634:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002638:	4b04      	ldr	r3, [pc, #16]	; (800264c <SystemInit+0x28>)
 800263a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800263e:	609a      	str	r2, [r3, #8]
#endif
}
 8002640:	bf00      	nop
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	e000ed00 	.word	0xe000ed00

08002650 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b09c      	sub	sp, #112	; 0x70
 8002654:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002656:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800265a:	2200      	movs	r2, #0
 800265c:	601a      	str	r2, [r3, #0]
 800265e:	605a      	str	r2, [r3, #4]
 8002660:	609a      	str	r2, [r3, #8]
 8002662:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002664:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002668:	2200      	movs	r2, #0
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	605a      	str	r2, [r3, #4]
 800266e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002670:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	605a      	str	r2, [r3, #4]
 800267a:	609a      	str	r2, [r3, #8]
 800267c:	60da      	str	r2, [r3, #12]
 800267e:	611a      	str	r2, [r3, #16]
 8002680:	615a      	str	r2, [r3, #20]
 8002682:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002684:	1d3b      	adds	r3, r7, #4
 8002686:	2234      	movs	r2, #52	; 0x34
 8002688:	2100      	movs	r1, #0
 800268a:	4618      	mov	r0, r3
 800268c:	f008 fb6e 	bl	800ad6c <memset>

  htim1.Instance = TIM1;
 8002690:	4b5d      	ldr	r3, [pc, #372]	; (8002808 <MX_TIM1_Init+0x1b8>)
 8002692:	4a5e      	ldr	r2, [pc, #376]	; (800280c <MX_TIM1_Init+0x1bc>)
 8002694:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002696:	4b5c      	ldr	r3, [pc, #368]	; (8002808 <MX_TIM1_Init+0x1b8>)
 8002698:	2200      	movs	r2, #0
 800269a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 800269c:	4b5a      	ldr	r3, [pc, #360]	; (8002808 <MX_TIM1_Init+0x1b8>)
 800269e:	2220      	movs	r2, #32
 80026a0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 80026a2:	4b59      	ldr	r3, [pc, #356]	; (8002808 <MX_TIM1_Init+0x1b8>)
 80026a4:	2200      	movs	r2, #0
 80026a6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026a8:	4b57      	ldr	r3, [pc, #348]	; (8002808 <MX_TIM1_Init+0x1b8>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80026ae:	4b56      	ldr	r3, [pc, #344]	; (8002808 <MX_TIM1_Init+0x1b8>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026b4:	4b54      	ldr	r3, [pc, #336]	; (8002808 <MX_TIM1_Init+0x1b8>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80026ba:	4853      	ldr	r0, [pc, #332]	; (8002808 <MX_TIM1_Init+0x1b8>)
 80026bc:	f004 f8a6 	bl	800680c <HAL_TIM_Base_Init>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80026c6:	f7ff fe24 	bl	8002312 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026ce:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80026d0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80026d4:	4619      	mov	r1, r3
 80026d6:	484c      	ldr	r0, [pc, #304]	; (8002808 <MX_TIM1_Init+0x1b8>)
 80026d8:	f004 feb4 	bl	8007444 <HAL_TIM_ConfigClockSource>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d001      	beq.n	80026e6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80026e2:	f7ff fe16 	bl	8002312 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80026e6:	4848      	ldr	r0, [pc, #288]	; (8002808 <MX_TIM1_Init+0x1b8>)
 80026e8:	f004 f8e7 	bl	80068ba <HAL_TIM_PWM_Init>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80026f2:	f7ff fe0e 	bl	8002312 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 80026f6:	2370      	movs	r3, #112	; 0x70
 80026f8:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80026fa:	2300      	movs	r3, #0
 80026fc:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026fe:	2300      	movs	r3, #0
 8002700:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002702:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002706:	4619      	mov	r1, r3
 8002708:	483f      	ldr	r0, [pc, #252]	; (8002808 <MX_TIM1_Init+0x1b8>)
 800270a:	f005 feaf 	bl	800846c <HAL_TIMEx_MasterConfigSynchronization>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 8002714:	f7ff fdfd 	bl	8002312 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002718:	2360      	movs	r3, #96	; 0x60
 800271a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 800271c:	2300      	movs	r3, #0
 800271e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002720:	2300      	movs	r3, #0
 8002722:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002724:	2300      	movs	r3, #0
 8002726:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002728:	2300      	movs	r3, #0
 800272a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800272c:	2300      	movs	r3, #0
 800272e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002730:	2300      	movs	r3, #0
 8002732:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002734:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002738:	2200      	movs	r2, #0
 800273a:	4619      	mov	r1, r3
 800273c:	4832      	ldr	r0, [pc, #200]	; (8002808 <MX_TIM1_Init+0x1b8>)
 800273e:	f004 fd71 	bl	8007224 <HAL_TIM_PWM_ConfigChannel>
 8002742:	4603      	mov	r3, r0
 8002744:	2b00      	cmp	r3, #0
 8002746:	d001      	beq.n	800274c <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 8002748:	f7ff fde3 	bl	8002312 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 800274c:	2300      	movs	r3, #0
 800274e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002750:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002754:	2204      	movs	r2, #4
 8002756:	4619      	mov	r1, r3
 8002758:	482b      	ldr	r0, [pc, #172]	; (8002808 <MX_TIM1_Init+0x1b8>)
 800275a:	f004 fd63 	bl	8007224 <HAL_TIM_PWM_ConfigChannel>
 800275e:	4603      	mov	r3, r0
 8002760:	2b00      	cmp	r3, #0
 8002762:	d001      	beq.n	8002768 <MX_TIM1_Init+0x118>
  {
    Error_Handler();
 8002764:	f7ff fdd5 	bl	8002312 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8002768:	2300      	movs	r3, #0
 800276a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800276c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002770:	2208      	movs	r2, #8
 8002772:	4619      	mov	r1, r3
 8002774:	4824      	ldr	r0, [pc, #144]	; (8002808 <MX_TIM1_Init+0x1b8>)
 8002776:	f004 fd55 	bl	8007224 <HAL_TIM_PWM_ConfigChannel>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d001      	beq.n	8002784 <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8002780:	f7ff fdc7 	bl	8002312 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002784:	2370      	movs	r3, #112	; 0x70
 8002786:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8002788:	2300      	movs	r3, #0
 800278a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800278c:	2300      	movs	r3, #0
 800278e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002790:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002794:	220c      	movs	r2, #12
 8002796:	4619      	mov	r1, r3
 8002798:	481b      	ldr	r0, [pc, #108]	; (8002808 <MX_TIM1_Init+0x1b8>)
 800279a:	f004 fd43 	bl	8007224 <HAL_TIM_PWM_ConfigChannel>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 80027a4:	f7ff fdb5 	bl	8002312 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80027a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80027ac:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80027ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80027b2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80027b4:	2300      	movs	r3, #0
 80027b6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = (DEAD_TIME_COUNTS) / 2;
 80027b8:	2344      	movs	r3, #68	; 0x44
 80027ba:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80027c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027c4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80027c6:	2300      	movs	r3, #0
 80027c8:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80027ca:	2300      	movs	r3, #0
 80027cc:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80027ce:	2300      	movs	r3, #0
 80027d0:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80027d2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80027d6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 3;
 80027d8:	2303      	movs	r3, #3
 80027da:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80027dc:	2300      	movs	r3, #0
 80027de:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80027e0:	2300      	movs	r3, #0
 80027e2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80027e4:	1d3b      	adds	r3, r7, #4
 80027e6:	4619      	mov	r1, r3
 80027e8:	4807      	ldr	r0, [pc, #28]	; (8002808 <MX_TIM1_Init+0x1b8>)
 80027ea:	f005 fec1 	bl	8008570 <HAL_TIMEx_ConfigBreakDeadTime>
 80027ee:	4603      	mov	r3, r0
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d001      	beq.n	80027f8 <MX_TIM1_Init+0x1a8>
  {
    Error_Handler();
 80027f4:	f7ff fd8d 	bl	8002312 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 80027f8:	4803      	ldr	r0, [pc, #12]	; (8002808 <MX_TIM1_Init+0x1b8>)
 80027fa:	f000 f9a3 	bl	8002b44 <HAL_TIM_MspPostInit>

}
 80027fe:	bf00      	nop
 8002800:	3770      	adds	r7, #112	; 0x70
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	20000440 	.word	0x20000440
 800280c:	40012c00 	.word	0x40012c00

08002810 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b08c      	sub	sp, #48	; 0x30
 8002814:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8002816:	f107 030c 	add.w	r3, r7, #12
 800281a:	2224      	movs	r2, #36	; 0x24
 800281c:	2100      	movs	r1, #0
 800281e:	4618      	mov	r0, r3
 8002820:	f008 faa4 	bl	800ad6c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002824:	463b      	mov	r3, r7
 8002826:	2200      	movs	r2, #0
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	605a      	str	r2, [r3, #4]
 800282c:	609a      	str	r2, [r3, #8]

  htim4.Instance = TIM4;
 800282e:	4b21      	ldr	r3, [pc, #132]	; (80028b4 <MX_TIM4_Init+0xa4>)
 8002830:	4a21      	ldr	r2, [pc, #132]	; (80028b8 <MX_TIM4_Init+0xa8>)
 8002832:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002834:	4b1f      	ldr	r3, [pc, #124]	; (80028b4 <MX_TIM4_Init+0xa4>)
 8002836:	2200      	movs	r2, #0
 8002838:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800283a:	4b1e      	ldr	r3, [pc, #120]	; (80028b4 <MX_TIM4_Init+0xa4>)
 800283c:	2200      	movs	r2, #0
 800283e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 8002840:	4b1c      	ldr	r3, [pc, #112]	; (80028b4 <MX_TIM4_Init+0xa4>)
 8002842:	2200      	movs	r2, #0
 8002844:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002846:	4b1b      	ldr	r3, [pc, #108]	; (80028b4 <MX_TIM4_Init+0xa4>)
 8002848:	2200      	movs	r2, #0
 800284a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800284c:	4b19      	ldr	r3, [pc, #100]	; (80028b4 <MX_TIM4_Init+0xa4>)
 800284e:	2200      	movs	r2, #0
 8002850:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_X1_TI1;
 8002852:	4b1a      	ldr	r3, [pc, #104]	; (80028bc <MX_TIM4_Init+0xac>)
 8002854:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002856:	2300      	movs	r3, #0
 8002858:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800285a:	2301      	movs	r3, #1
 800285c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800285e:	2300      	movs	r3, #0
 8002860:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002862:	2300      	movs	r3, #0
 8002864:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002866:	2300      	movs	r3, #0
 8002868:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800286a:	2301      	movs	r3, #1
 800286c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800286e:	2300      	movs	r3, #0
 8002870:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002872:	2300      	movs	r3, #0
 8002874:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002876:	f107 030c 	add.w	r3, r7, #12
 800287a:	4619      	mov	r1, r3
 800287c:	480d      	ldr	r0, [pc, #52]	; (80028b4 <MX_TIM4_Init+0xa4>)
 800287e:	f004 fb09 	bl	8006e94 <HAL_TIM_Encoder_Init>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002888:	f7ff fd43 	bl	8002312 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENCODER_CLK;
 800288c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002890:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002892:	2300      	movs	r3, #0
 8002894:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002896:	463b      	mov	r3, r7
 8002898:	4619      	mov	r1, r3
 800289a:	4806      	ldr	r0, [pc, #24]	; (80028b4 <MX_TIM4_Init+0xa4>)
 800289c:	f005 fde6 	bl	800846c <HAL_TIMEx_MasterConfigSynchronization>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80028a6:	f7ff fd34 	bl	8002312 <Error_Handler>
  }

}
 80028aa:	bf00      	nop
 80028ac:	3730      	adds	r7, #48	; 0x30
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	200003f4 	.word	0x200003f4
 80028b8:	40000800 	.word	0x40000800
 80028bc:	00010006 	.word	0x00010006

080028c0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b09e      	sub	sp, #120	; 0x78
 80028c4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028c6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80028ca:	2200      	movs	r2, #0
 80028cc:	601a      	str	r2, [r3, #0]
 80028ce:	605a      	str	r2, [r3, #4]
 80028d0:	609a      	str	r2, [r3, #8]
 80028d2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80028d4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80028d8:	2200      	movs	r2, #0
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	605a      	str	r2, [r3, #4]
 80028de:	609a      	str	r2, [r3, #8]
 80028e0:	60da      	str	r2, [r3, #12]
 80028e2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028e4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80028e8:	2200      	movs	r2, #0
 80028ea:	601a      	str	r2, [r3, #0]
 80028ec:	605a      	str	r2, [r3, #4]
 80028ee:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80028f0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80028f4:	2200      	movs	r2, #0
 80028f6:	601a      	str	r2, [r3, #0]
 80028f8:	605a      	str	r2, [r3, #4]
 80028fa:	609a      	str	r2, [r3, #8]
 80028fc:	60da      	str	r2, [r3, #12]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80028fe:	1d3b      	adds	r3, r7, #4
 8002900:	2234      	movs	r2, #52	; 0x34
 8002902:	2100      	movs	r1, #0
 8002904:	4618      	mov	r0, r3
 8002906:	f008 fa31 	bl	800ad6c <memset>

  htim8.Instance = TIM8;
 800290a:	4b3e      	ldr	r3, [pc, #248]	; (8002a04 <MX_TIM8_Init+0x144>)
 800290c:	4a3e      	ldr	r2, [pc, #248]	; (8002a08 <MX_TIM8_Init+0x148>)
 800290e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002910:	4b3c      	ldr	r3, [pc, #240]	; (8002a04 <MX_TIM8_Init+0x144>)
 8002912:	2200      	movs	r2, #0
 8002914:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002916:	4b3b      	ldr	r3, [pc, #236]	; (8002a04 <MX_TIM8_Init+0x144>)
 8002918:	2200      	movs	r2, #0
 800291a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0;
 800291c:	4b39      	ldr	r3, [pc, #228]	; (8002a04 <MX_TIM8_Init+0x144>)
 800291e:	2200      	movs	r2, #0
 8002920:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002922:	4b38      	ldr	r3, [pc, #224]	; (8002a04 <MX_TIM8_Init+0x144>)
 8002924:	2200      	movs	r2, #0
 8002926:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002928:	4b36      	ldr	r3, [pc, #216]	; (8002a04 <MX_TIM8_Init+0x144>)
 800292a:	2200      	movs	r2, #0
 800292c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800292e:	4b35      	ldr	r3, [pc, #212]	; (8002a04 <MX_TIM8_Init+0x144>)
 8002930:	2200      	movs	r2, #0
 8002932:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002934:	4833      	ldr	r0, [pc, #204]	; (8002a04 <MX_TIM8_Init+0x144>)
 8002936:	f003 ff69 	bl	800680c <HAL_TIM_Base_Init>
 800293a:	4603      	mov	r3, r0
 800293c:	2b00      	cmp	r3, #0
 800293e:	d001      	beq.n	8002944 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8002940:	f7ff fce7 	bl	8002312 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002944:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002948:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800294a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800294e:	4619      	mov	r1, r3
 8002950:	482c      	ldr	r0, [pc, #176]	; (8002a04 <MX_TIM8_Init+0x144>)
 8002952:	f004 fd77 	bl	8007444 <HAL_TIM_ConfigClockSource>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d001      	beq.n	8002960 <MX_TIM8_Init+0xa0>
  {
    Error_Handler();
 800295c:	f7ff fcd9 	bl	8002312 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8002960:	4828      	ldr	r0, [pc, #160]	; (8002a04 <MX_TIM8_Init+0x144>)
 8002962:	f004 f973 	bl	8006c4c <HAL_TIM_IC_Init>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d001      	beq.n	8002970 <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 800296c:	f7ff fcd1 	bl	8002312 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8002970:	2304      	movs	r3, #4
 8002972:	657b      	str	r3, [r7, #84]	; 0x54
  sSlaveConfig.InputTrigger = TIM_TS_TI2FP2;
 8002974:	2360      	movs	r3, #96	; 0x60
 8002976:	65bb      	str	r3, [r7, #88]	; 0x58
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002978:	2300      	movs	r3, #0
 800297a:	65fb      	str	r3, [r7, #92]	; 0x5c
  sSlaveConfig.TriggerFilter = 0;
 800297c:	2300      	movs	r3, #0
 800297e:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 8002980:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002984:	4619      	mov	r1, r3
 8002986:	481f      	ldr	r0, [pc, #124]	; (8002a04 <MX_TIM8_Init+0x144>)
 8002988:	f004 fe3a 	bl	8007600 <HAL_TIM_SlaveConfigSynchro>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8002992:	f7ff fcbe 	bl	8002312 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002996:	2300      	movs	r3, #0
 8002998:	64bb      	str	r3, [r7, #72]	; 0x48
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800299a:	2300      	movs	r3, #0
 800299c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800299e:	2300      	movs	r3, #0
 80029a0:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80029a2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80029a6:	4619      	mov	r1, r3
 80029a8:	4816      	ldr	r0, [pc, #88]	; (8002a04 <MX_TIM8_Init+0x144>)
 80029aa:	f005 fd5f 	bl	800846c <HAL_TIMEx_MasterConfigSynchronization>
 80029ae:	4603      	mov	r3, r0
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d001      	beq.n	80029b8 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80029b4:	f7ff fcad 	bl	8002312 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80029b8:	2300      	movs	r3, #0
 80029ba:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80029bc:	2301      	movs	r3, #1
 80029be:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80029c0:	2300      	movs	r3, #0
 80029c2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigIC.ICFilter = 0;
 80029c4:	2300      	movs	r3, #0
 80029c6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80029c8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80029cc:	2204      	movs	r2, #4
 80029ce:	4619      	mov	r1, r3
 80029d0:	480c      	ldr	r0, [pc, #48]	; (8002a04 <MX_TIM8_Init+0x144>)
 80029d2:	f004 fb92 	bl	80070fa <HAL_TIM_IC_ConfigChannel>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <MX_TIM8_Init+0x120>
  {
    Error_Handler();
 80029dc:	f7ff fc99 	bl	8002312 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80029e0:	2300      	movs	r3, #0
 80029e2:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80029e4:	2300      	movs	r3, #0
 80029e6:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80029e8:	1d3b      	adds	r3, r7, #4
 80029ea:	4619      	mov	r1, r3
 80029ec:	4805      	ldr	r0, [pc, #20]	; (8002a04 <MX_TIM8_Init+0x144>)
 80029ee:	f005 fdbf 	bl	8008570 <HAL_TIMEx_ConfigBreakDeadTime>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <MX_TIM8_Init+0x13c>
  {
    Error_Handler();
 80029f8:	f7ff fc8b 	bl	8002312 <Error_Handler>
  }

}
 80029fc:	bf00      	nop
 80029fe:	3778      	adds	r7, #120	; 0x78
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	200003a8 	.word	0x200003a8
 8002a08:	40013400 	.word	0x40013400

08002a0c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b08a      	sub	sp, #40	; 0x28
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a14:	f107 0314 	add.w	r3, r7, #20
 8002a18:	2200      	movs	r2, #0
 8002a1a:	601a      	str	r2, [r3, #0]
 8002a1c:	605a      	str	r2, [r3, #4]
 8002a1e:	609a      	str	r2, [r3, #8]
 8002a20:	60da      	str	r2, [r3, #12]
 8002a22:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	4a20      	ldr	r2, [pc, #128]	; (8002aac <HAL_TIM_Base_MspInit+0xa0>)
 8002a2a:	4293      	cmp	r3, r2
 8002a2c:	d10c      	bne.n	8002a48 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a2e:	4b20      	ldr	r3, [pc, #128]	; (8002ab0 <HAL_TIM_Base_MspInit+0xa4>)
 8002a30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a32:	4a1f      	ldr	r2, [pc, #124]	; (8002ab0 <HAL_TIM_Base_MspInit+0xa4>)
 8002a34:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002a38:	6613      	str	r3, [r2, #96]	; 0x60
 8002a3a:	4b1d      	ldr	r3, [pc, #116]	; (8002ab0 <HAL_TIM_Base_MspInit+0xa4>)
 8002a3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a42:	613b      	str	r3, [r7, #16]
 8002a44:	693b      	ldr	r3, [r7, #16]

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002a46:	e02d      	b.n	8002aa4 <HAL_TIM_Base_MspInit+0x98>
  else if(tim_baseHandle->Instance==TIM8)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4a19      	ldr	r2, [pc, #100]	; (8002ab4 <HAL_TIM_Base_MspInit+0xa8>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d128      	bne.n	8002aa4 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002a52:	4b17      	ldr	r3, [pc, #92]	; (8002ab0 <HAL_TIM_Base_MspInit+0xa4>)
 8002a54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a56:	4a16      	ldr	r2, [pc, #88]	; (8002ab0 <HAL_TIM_Base_MspInit+0xa4>)
 8002a58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002a5c:	6613      	str	r3, [r2, #96]	; 0x60
 8002a5e:	4b14      	ldr	r3, [pc, #80]	; (8002ab0 <HAL_TIM_Base_MspInit+0xa4>)
 8002a60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a66:	60fb      	str	r3, [r7, #12]
 8002a68:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a6a:	4b11      	ldr	r3, [pc, #68]	; (8002ab0 <HAL_TIM_Base_MspInit+0xa4>)
 8002a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a6e:	4a10      	ldr	r2, [pc, #64]	; (8002ab0 <HAL_TIM_Base_MspInit+0xa4>)
 8002a70:	f043 0302 	orr.w	r3, r3, #2
 8002a74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a76:	4b0e      	ldr	r3, [pc, #56]	; (8002ab0 <HAL_TIM_Base_MspInit+0xa4>)
 8002a78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a7a:	f003 0302 	and.w	r3, r3, #2
 8002a7e:	60bb      	str	r3, [r7, #8]
 8002a80:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002a82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a88:	2302      	movs	r3, #2
 8002a8a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a90:	2302      	movs	r3, #2
 8002a92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8002a94:	230a      	movs	r3, #10
 8002a96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a98:	f107 0314 	add.w	r3, r7, #20
 8002a9c:	4619      	mov	r1, r3
 8002a9e:	4806      	ldr	r0, [pc, #24]	; (8002ab8 <HAL_TIM_Base_MspInit+0xac>)
 8002aa0:	f002 f95c 	bl	8004d5c <HAL_GPIO_Init>
}
 8002aa4:	bf00      	nop
 8002aa6:	3728      	adds	r7, #40	; 0x28
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40012c00 	.word	0x40012c00
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	40013400 	.word	0x40013400
 8002ab8:	48000400 	.word	0x48000400

08002abc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b08a      	sub	sp, #40	; 0x28
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac4:	f107 0314 	add.w	r3, r7, #20
 8002ac8:	2200      	movs	r2, #0
 8002aca:	601a      	str	r2, [r3, #0]
 8002acc:	605a      	str	r2, [r3, #4]
 8002ace:	609a      	str	r2, [r3, #8]
 8002ad0:	60da      	str	r2, [r3, #12]
 8002ad2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a17      	ldr	r2, [pc, #92]	; (8002b38 <HAL_TIM_Encoder_MspInit+0x7c>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d127      	bne.n	8002b2e <HAL_TIM_Encoder_MspInit+0x72>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002ade:	4b17      	ldr	r3, [pc, #92]	; (8002b3c <HAL_TIM_Encoder_MspInit+0x80>)
 8002ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae2:	4a16      	ldr	r2, [pc, #88]	; (8002b3c <HAL_TIM_Encoder_MspInit+0x80>)
 8002ae4:	f043 0304 	orr.w	r3, r3, #4
 8002ae8:	6593      	str	r3, [r2, #88]	; 0x58
 8002aea:	4b14      	ldr	r3, [pc, #80]	; (8002b3c <HAL_TIM_Encoder_MspInit+0x80>)
 8002aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aee:	f003 0304 	and.w	r3, r3, #4
 8002af2:	613b      	str	r3, [r7, #16]
 8002af4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002af6:	4b11      	ldr	r3, [pc, #68]	; (8002b3c <HAL_TIM_Encoder_MspInit+0x80>)
 8002af8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002afa:	4a10      	ldr	r2, [pc, #64]	; (8002b3c <HAL_TIM_Encoder_MspInit+0x80>)
 8002afc:	f043 0302 	orr.w	r3, r3, #2
 8002b00:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b02:	4b0e      	ldr	r3, [pc, #56]	; (8002b3c <HAL_TIM_Encoder_MspInit+0x80>)
 8002b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	60fb      	str	r3, [r7, #12]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration    
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2 
    */
    GPIO_InitStruct.Pin = ENCODER_CH1_Pin|ENCODER_CH2_Pin;
 8002b0e:	23c0      	movs	r3, #192	; 0xc0
 8002b10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b12:	2302      	movs	r3, #2
 8002b14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002b16:	2302      	movs	r3, #2
 8002b18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002b1e:	2302      	movs	r3, #2
 8002b20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b22:	f107 0314 	add.w	r3, r7, #20
 8002b26:	4619      	mov	r1, r3
 8002b28:	4805      	ldr	r0, [pc, #20]	; (8002b40 <HAL_TIM_Encoder_MspInit+0x84>)
 8002b2a:	f002 f917 	bl	8004d5c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002b2e:	bf00      	nop
 8002b30:	3728      	adds	r7, #40	; 0x28
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	40000800 	.word	0x40000800
 8002b3c:	40021000 	.word	0x40021000
 8002b40:	48000400 	.word	0x48000400

08002b44 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b08a      	sub	sp, #40	; 0x28
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b4c:	f107 0314 	add.w	r3, r7, #20
 8002b50:	2200      	movs	r2, #0
 8002b52:	601a      	str	r2, [r3, #0]
 8002b54:	605a      	str	r2, [r3, #4]
 8002b56:	609a      	str	r2, [r3, #8]
 8002b58:	60da      	str	r2, [r3, #12]
 8002b5a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4a38      	ldr	r2, [pc, #224]	; (8002c44 <HAL_TIM_MspPostInit+0x100>)
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d169      	bne.n	8002c3a <HAL_TIM_MspPostInit+0xf6>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b66:	4b38      	ldr	r3, [pc, #224]	; (8002c48 <HAL_TIM_MspPostInit+0x104>)
 8002b68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b6a:	4a37      	ldr	r2, [pc, #220]	; (8002c48 <HAL_TIM_MspPostInit+0x104>)
 8002b6c:	f043 0304 	orr.w	r3, r3, #4
 8002b70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b72:	4b35      	ldr	r3, [pc, #212]	; (8002c48 <HAL_TIM_MspPostInit+0x104>)
 8002b74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b76:	f003 0304 	and.w	r3, r3, #4
 8002b7a:	613b      	str	r3, [r7, #16]
 8002b7c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b7e:	4b32      	ldr	r3, [pc, #200]	; (8002c48 <HAL_TIM_MspPostInit+0x104>)
 8002b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b82:	4a31      	ldr	r2, [pc, #196]	; (8002c48 <HAL_TIM_MspPostInit+0x104>)
 8002b84:	f043 0302 	orr.w	r3, r3, #2
 8002b88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b8a:	4b2f      	ldr	r3, [pc, #188]	; (8002c48 <HAL_TIM_MspPostInit+0x104>)
 8002b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	60fb      	str	r3, [r7, #12]
 8002b94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b96:	4b2c      	ldr	r3, [pc, #176]	; (8002c48 <HAL_TIM_MspPostInit+0x104>)
 8002b98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b9a:	4a2b      	ldr	r2, [pc, #172]	; (8002c48 <HAL_TIM_MspPostInit+0x104>)
 8002b9c:	f043 0301 	orr.w	r3, r3, #1
 8002ba0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002ba2:	4b29      	ldr	r3, [pc, #164]	; (8002c48 <HAL_TIM_MspPostInit+0x104>)
 8002ba4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ba6:	f003 0301 	and.w	r3, r3, #1
 8002baa:	60bb      	str	r3, [r7, #8]
 8002bac:	68bb      	ldr	r3, [r7, #8]
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    PA12     ------> TIM1_CH2N 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002bae:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002bb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002bb8:	2302      	movs	r3, #2
 8002bba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8002bc0:	2304      	movs	r3, #4
 8002bc2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bc4:	f107 0314 	add.w	r3, r7, #20
 8002bc8:	4619      	mov	r1, r3
 8002bca:	4820      	ldr	r0, [pc, #128]	; (8002c4c <HAL_TIM_MspPostInit+0x108>)
 8002bcc:	f002 f8c6 	bl	8004d5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002bd0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002bd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002bda:	2302      	movs	r3, #2
 8002bdc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002bde:	2302      	movs	r3, #2
 8002be0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8002be2:	2304      	movs	r3, #4
 8002be4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002be6:	f107 0314 	add.w	r3, r7, #20
 8002bea:	4619      	mov	r1, r3
 8002bec:	4818      	ldr	r0, [pc, #96]	; (8002c50 <HAL_TIM_MspPostInit+0x10c>)
 8002bee:	f002 f8b5 	bl	8004d5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 8002bf2:	f44f 53b8 	mov.w	r3, #5888	; 0x1700
 8002bf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c00:	2302      	movs	r3, #2
 8002c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8002c04:	2306      	movs	r3, #6
 8002c06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c08:	f107 0314 	add.w	r3, r7, #20
 8002c0c:	4619      	mov	r1, r3
 8002c0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c12:	f002 f8a3 	bl	8004d5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002c16:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002c1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c1c:	2302      	movs	r3, #2
 8002c1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c20:	2300      	movs	r3, #0
 8002c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c24:	2300      	movs	r3, #0
 8002c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8002c28:	230b      	movs	r3, #11
 8002c2a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c2c:	f107 0314 	add.w	r3, r7, #20
 8002c30:	4619      	mov	r1, r3
 8002c32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c36:	f002 f891 	bl	8004d5c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002c3a:	bf00      	nop
 8002c3c:	3728      	adds	r7, #40	; 0x28
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	40012c00 	.word	0x40012c00
 8002c48:	40021000 	.word	0x40021000
 8002c4c:	48000800 	.word	0x48000800
 8002c50:	48000400 	.word	0x48000400

08002c54 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002c58:	4b22      	ldr	r3, [pc, #136]	; (8002ce4 <MX_USART2_UART_Init+0x90>)
 8002c5a:	4a23      	ldr	r2, [pc, #140]	; (8002ce8 <MX_USART2_UART_Init+0x94>)
 8002c5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c5e:	4b21      	ldr	r3, [pc, #132]	; (8002ce4 <MX_USART2_UART_Init+0x90>)
 8002c60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c66:	4b1f      	ldr	r3, [pc, #124]	; (8002ce4 <MX_USART2_UART_Init+0x90>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c6c:	4b1d      	ldr	r3, [pc, #116]	; (8002ce4 <MX_USART2_UART_Init+0x90>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c72:	4b1c      	ldr	r3, [pc, #112]	; (8002ce4 <MX_USART2_UART_Init+0x90>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c78:	4b1a      	ldr	r3, [pc, #104]	; (8002ce4 <MX_USART2_UART_Init+0x90>)
 8002c7a:	220c      	movs	r2, #12
 8002c7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c7e:	4b19      	ldr	r3, [pc, #100]	; (8002ce4 <MX_USART2_UART_Init+0x90>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c84:	4b17      	ldr	r3, [pc, #92]	; (8002ce4 <MX_USART2_UART_Init+0x90>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c8a:	4b16      	ldr	r3, [pc, #88]	; (8002ce4 <MX_USART2_UART_Init+0x90>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c90:	4b14      	ldr	r3, [pc, #80]	; (8002ce4 <MX_USART2_UART_Init+0x90>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c96:	4b13      	ldr	r3, [pc, #76]	; (8002ce4 <MX_USART2_UART_Init+0x90>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c9c:	4811      	ldr	r0, [pc, #68]	; (8002ce4 <MX_USART2_UART_Init+0x90>)
 8002c9e:	f005 fd2c 	bl	80086fa <HAL_UART_Init>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002ca8:	f7ff fb33 	bl	8002312 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cac:	2100      	movs	r1, #0
 8002cae:	480d      	ldr	r0, [pc, #52]	; (8002ce4 <MX_USART2_UART_Init+0x90>)
 8002cb0:	f007 fd11 	bl	800a6d6 <HAL_UARTEx_SetTxFifoThreshold>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002cba:	f7ff fb2a 	bl	8002312 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cbe:	2100      	movs	r1, #0
 8002cc0:	4808      	ldr	r0, [pc, #32]	; (8002ce4 <MX_USART2_UART_Init+0x90>)
 8002cc2:	f007 fd46 	bl	800a752 <HAL_UARTEx_SetRxFifoThreshold>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d001      	beq.n	8002cd0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002ccc:	f7ff fb21 	bl	8002312 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002cd0:	4804      	ldr	r0, [pc, #16]	; (8002ce4 <MX_USART2_UART_Init+0x90>)
 8002cd2:	f007 fcc7 	bl	800a664 <HAL_UARTEx_DisableFifoMode>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d001      	beq.n	8002ce0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002cdc:	f7ff fb19 	bl	8002312 <Error_Handler>
  }

}
 8002ce0:	bf00      	nop
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	2000048c 	.word	0x2000048c
 8002ce8:	40004400 	.word	0x40004400

08002cec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b08a      	sub	sp, #40	; 0x28
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf4:	f107 0314 	add.w	r3, r7, #20
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	601a      	str	r2, [r3, #0]
 8002cfc:	605a      	str	r2, [r3, #4]
 8002cfe:	609a      	str	r2, [r3, #8]
 8002d00:	60da      	str	r2, [r3, #12]
 8002d02:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a1b      	ldr	r2, [pc, #108]	; (8002d78 <HAL_UART_MspInit+0x8c>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d12f      	bne.n	8002d6e <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d0e:	4b1b      	ldr	r3, [pc, #108]	; (8002d7c <HAL_UART_MspInit+0x90>)
 8002d10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d12:	4a1a      	ldr	r2, [pc, #104]	; (8002d7c <HAL_UART_MspInit+0x90>)
 8002d14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d18:	6593      	str	r3, [r2, #88]	; 0x58
 8002d1a:	4b18      	ldr	r3, [pc, #96]	; (8002d7c <HAL_UART_MspInit+0x90>)
 8002d1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d22:	613b      	str	r3, [r7, #16]
 8002d24:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d26:	4b15      	ldr	r3, [pc, #84]	; (8002d7c <HAL_UART_MspInit+0x90>)
 8002d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d2a:	4a14      	ldr	r2, [pc, #80]	; (8002d7c <HAL_UART_MspInit+0x90>)
 8002d2c:	f043 0302 	orr.w	r3, r3, #2
 8002d30:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d32:	4b12      	ldr	r3, [pc, #72]	; (8002d7c <HAL_UART_MspInit+0x90>)
 8002d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d36:	f003 0302 	and.w	r3, r3, #2
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PB3     ------> USART2_TX
    PB4     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8002d3e:	2318      	movs	r3, #24
 8002d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d42:	2302      	movs	r3, #2
 8002d44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d46:	2300      	movs	r3, #0
 8002d48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002d4e:	2307      	movs	r3, #7
 8002d50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d52:	f107 0314 	add.w	r3, r7, #20
 8002d56:	4619      	mov	r1, r3
 8002d58:	4809      	ldr	r0, [pc, #36]	; (8002d80 <HAL_UART_MspInit+0x94>)
 8002d5a:	f001 ffff 	bl	8004d5c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 8, 0);
 8002d5e:	2200      	movs	r2, #0
 8002d60:	2108      	movs	r1, #8
 8002d62:	2026      	movs	r0, #38	; 0x26
 8002d64:	f001 ff5f 	bl	8004c26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002d68:	2026      	movs	r0, #38	; 0x26
 8002d6a:	f001 ff76 	bl	8004c5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002d6e:	bf00      	nop
 8002d70:	3728      	adds	r7, #40	; 0x28
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	40004400 	.word	0x40004400
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	48000400 	.word	0x48000400

08002d84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002d84:	480d      	ldr	r0, [pc, #52]	; (8002dbc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002d86:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d88:	480d      	ldr	r0, [pc, #52]	; (8002dc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002d8a:	490e      	ldr	r1, [pc, #56]	; (8002dc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d8c:	4a0e      	ldr	r2, [pc, #56]	; (8002dc8 <LoopForever+0xe>)
  movs r3, #0
 8002d8e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002d90:	e002      	b.n	8002d98 <LoopCopyDataInit>

08002d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d96:	3304      	adds	r3, #4

08002d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d9c:	d3f9      	bcc.n	8002d92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d9e:	4a0b      	ldr	r2, [pc, #44]	; (8002dcc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002da0:	4c0b      	ldr	r4, [pc, #44]	; (8002dd0 <LoopForever+0x16>)
  movs r3, #0
 8002da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002da4:	e001      	b.n	8002daa <LoopFillZerobss>

08002da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002da8:	3204      	adds	r2, #4

08002daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002dac:	d3fb      	bcc.n	8002da6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002dae:	f7ff fc39 	bl	8002624 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002db2:	f007 ffb7 	bl	800ad24 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002db6:	f7ff fa29 	bl	800220c <main>

08002dba <LoopForever>:

LoopForever:
    b LoopForever
 8002dba:	e7fe      	b.n	8002dba <LoopForever>
  ldr   r0, =_estack
 8002dbc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002dc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002dc4:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002dc8:	0800b9bc 	.word	0x0800b9bc
  ldr r2, =_sbss
 8002dcc:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002dd0:	2000051c 	.word	0x2000051c

08002dd4 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002dd4:	e7fe      	b.n	8002dd4 <COMP1_2_3_IRQHandler>

08002dd6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b082      	sub	sp, #8
 8002dda:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002de0:	2003      	movs	r0, #3
 8002de2:	f001 ff15 	bl	8004c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002de6:	2000      	movs	r0, #0
 8002de8:	f000 f80e 	bl	8002e08 <HAL_InitTick>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d002      	beq.n	8002df8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	71fb      	strb	r3, [r7, #7]
 8002df6:	e001      	b.n	8002dfc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002df8:	f7ff fba2 	bl	8002540 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002dfc:	79fb      	ldrb	r3, [r7, #7]

}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3708      	adds	r7, #8
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
	...

08002e08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002e10:	2300      	movs	r3, #0
 8002e12:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002e14:	4b16      	ldr	r3, [pc, #88]	; (8002e70 <HAL_InitTick+0x68>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d022      	beq.n	8002e62 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002e1c:	4b15      	ldr	r3, [pc, #84]	; (8002e74 <HAL_InitTick+0x6c>)
 8002e1e:	681a      	ldr	r2, [r3, #0]
 8002e20:	4b13      	ldr	r3, [pc, #76]	; (8002e70 <HAL_InitTick+0x68>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002e28:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e30:	4618      	mov	r0, r3
 8002e32:	f001 ff20 	bl	8004c76 <HAL_SYSTICK_Config>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d10f      	bne.n	8002e5c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b0f      	cmp	r3, #15
 8002e40:	d809      	bhi.n	8002e56 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e42:	2200      	movs	r2, #0
 8002e44:	6879      	ldr	r1, [r7, #4]
 8002e46:	f04f 30ff 	mov.w	r0, #4294967295
 8002e4a:	f001 feec 	bl	8004c26 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002e4e:	4a0a      	ldr	r2, [pc, #40]	; (8002e78 <HAL_InitTick+0x70>)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6013      	str	r3, [r2, #0]
 8002e54:	e007      	b.n	8002e66 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002e56:	2301      	movs	r3, #1
 8002e58:	73fb      	strb	r3, [r7, #15]
 8002e5a:	e004      	b.n	8002e66 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	73fb      	strb	r3, [r7, #15]
 8002e60:	e001      	b.n	8002e66 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3710      	adds	r7, #16
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	20000008 	.word	0x20000008
 8002e74:	20000000 	.word	0x20000000
 8002e78:	20000004 	.word	0x20000004

08002e7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e80:	4b05      	ldr	r3, [pc, #20]	; (8002e98 <HAL_IncTick+0x1c>)
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	4b05      	ldr	r3, [pc, #20]	; (8002e9c <HAL_IncTick+0x20>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4413      	add	r3, r2
 8002e8a:	4a03      	ldr	r2, [pc, #12]	; (8002e98 <HAL_IncTick+0x1c>)
 8002e8c:	6013      	str	r3, [r2, #0]
}
 8002e8e:	bf00      	nop
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr
 8002e98:	20000518 	.word	0x20000518
 8002e9c:	20000008 	.word	0x20000008

08002ea0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ea4:	4b03      	ldr	r3, [pc, #12]	; (8002eb4 <HAL_GetTick+0x14>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	20000518 	.word	0x20000518

08002eb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ec0:	f7ff ffee 	bl	8002ea0 <HAL_GetTick>
 8002ec4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ed0:	d004      	beq.n	8002edc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8002ed2:	4b09      	ldr	r3, [pc, #36]	; (8002ef8 <HAL_Delay+0x40>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	68fa      	ldr	r2, [r7, #12]
 8002ed8:	4413      	add	r3, r2
 8002eda:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002edc:	bf00      	nop
 8002ede:	f7ff ffdf 	bl	8002ea0 <HAL_GetTick>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	68fa      	ldr	r2, [r7, #12]
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d8f7      	bhi.n	8002ede <HAL_Delay+0x26>
  {
  }
}
 8002eee:	bf00      	nop
 8002ef0:	3710      	adds	r7, #16
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
 8002ef6:	bf00      	nop
 8002ef8:	20000008 	.word	0x20000008

08002efc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b083      	sub	sp, #12
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	431a      	orrs	r2, r3
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	609a      	str	r2, [r3, #8]
}
 8002f16:	bf00      	nop
 8002f18:	370c      	adds	r7, #12
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f20:	4770      	bx	lr

08002f22 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b083      	sub	sp, #12
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d101      	bne.n	8002f3a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002f36:	2301      	movs	r3, #1
 8002f38:	e000      	b.n	8002f3c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f54:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d101      	bne.n	8002f60 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e000      	b.n	8002f62 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	370c      	adds	r7, #12
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr

08002f6e <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f6e:	b480      	push	{r7}
 8002f70:	b083      	sub	sp, #12
 8002f72:	af00      	add	r7, sp, #0
 8002f74:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	689b      	ldr	r3, [r3, #8]
 8002f7a:	f003 031f 	and.w	r3, r3, #31
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr

08002f8a <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f8a:	b480      	push	{r7}
 8002f8c:	b083      	sub	sp, #12
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr

08002fa6 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	b083      	sub	sp, #12
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002fb6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002fba:	687a      	ldr	r2, [r7, #4]
 8002fbc:	6093      	str	r3, [r2, #8]
}
 8002fbe:	bf00      	nop
 8002fc0:	370c      	adds	r7, #12
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc8:	4770      	bx	lr

08002fca <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002fca:	b480      	push	{r7}
 8002fcc:	b083      	sub	sp, #12
 8002fce:	af00      	add	r7, sp, #0
 8002fd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002fda:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002fde:	d101      	bne.n	8002fe4 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e000      	b.n	8002fe6 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	370c      	adds	r7, #12
 8002fea:	46bd      	mov	sp, r7
 8002fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff0:	4770      	bx	lr

08002ff2 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	b083      	sub	sp, #12
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003002:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003006:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800300e:	bf00      	nop
 8003010:	370c      	adds	r7, #12
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr

0800301a <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800301a:	b480      	push	{r7}
 800301c:	b083      	sub	sp, #12
 800301e:	af00      	add	r7, sp, #0
 8003020:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800302a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800302e:	d101      	bne.n	8003034 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003030:	2301      	movs	r3, #1
 8003032:	e000      	b.n	8003036 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003034:	2300      	movs	r3, #0
}
 8003036:	4618      	mov	r0, r3
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr

08003042 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003042:	b480      	push	{r7}
 8003044:	b083      	sub	sp, #12
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003052:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003056:	f043 0201 	orr.w	r2, r3, #1
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800305e:	bf00      	nop
 8003060:	370c      	adds	r7, #12
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr

0800306a <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800306a:	b480      	push	{r7}
 800306c:	b083      	sub	sp, #12
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800307a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800307e:	f043 0202 	orr.w	r2, r3, #2
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003086:	bf00      	nop
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003092:	b480      	push	{r7}
 8003094:	b083      	sub	sp, #12
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 0301 	and.w	r3, r3, #1
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d101      	bne.n	80030aa <LL_ADC_IsEnabled+0x18>
 80030a6:	2301      	movs	r3, #1
 80030a8:	e000      	b.n	80030ac <LL_ADC_IsEnabled+0x1a>
 80030aa:	2300      	movs	r3, #0
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f003 0302 	and.w	r3, r3, #2
 80030c8:	2b02      	cmp	r3, #2
 80030ca:	d101      	bne.n	80030d0 <LL_ADC_IsDisableOngoing+0x18>
 80030cc:	2301      	movs	r3, #1
 80030ce:	e000      	b.n	80030d2 <LL_ADC_IsDisableOngoing+0x1a>
 80030d0:	2300      	movs	r3, #0
}
 80030d2:	4618      	mov	r0, r3
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030dc:	4770      	bx	lr

080030de <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80030de:	b480      	push	{r7}
 80030e0:	b083      	sub	sp, #12
 80030e2:	af00      	add	r7, sp, #0
 80030e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f003 0304 	and.w	r3, r3, #4
 80030ee:	2b04      	cmp	r3, #4
 80030f0:	d101      	bne.n	80030f6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80030f2:	2301      	movs	r3, #1
 80030f4:	e000      	b.n	80030f8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80030f6:	2300      	movs	r3, #0
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr

08003104 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f003 0308 	and.w	r3, r3, #8
 8003114:	2b08      	cmp	r3, #8
 8003116:	d101      	bne.n	800311c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003118:	2301      	movs	r3, #1
 800311a:	e000      	b.n	800311e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
	...

0800312c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800312c:	b590      	push	{r4, r7, lr}
 800312e:	b089      	sub	sp, #36	; 0x24
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003134:	2300      	movs	r3, #0
 8003136:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003138:	2300      	movs	r3, #0
 800313a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2b00      	cmp	r3, #0
 8003140:	d101      	bne.n	8003146 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
 8003144:	e16b      	b.n	800341e <HAL_ADC_Init+0x2f2>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	695b      	ldr	r3, [r3, #20]
 800314a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003150:	2b00      	cmp	r3, #0
 8003152:	d109      	bne.n	8003168 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f7fd ff99 	bl	800108c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	4618      	mov	r0, r3
 800316e:	f7ff ff2c 	bl	8002fca <LL_ADC_IsDeepPowerDownEnabled>
 8003172:	4603      	mov	r3, r0
 8003174:	2b00      	cmp	r3, #0
 8003176:	d004      	beq.n	8003182 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4618      	mov	r0, r3
 800317e:	f7ff ff12 	bl	8002fa6 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4618      	mov	r0, r3
 8003188:	f7ff ff47 	bl	800301a <LL_ADC_IsInternalRegulatorEnabled>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d113      	bne.n	80031ba <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4618      	mov	r0, r3
 8003198:	f7ff ff2b 	bl	8002ff2 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800319c:	4ba2      	ldr	r3, [pc, #648]	; (8003428 <HAL_ADC_Init+0x2fc>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	099b      	lsrs	r3, r3, #6
 80031a2:	4aa2      	ldr	r2, [pc, #648]	; (800342c <HAL_ADC_Init+0x300>)
 80031a4:	fba2 2303 	umull	r2, r3, r2, r3
 80031a8:	099b      	lsrs	r3, r3, #6
 80031aa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80031ac:	e002      	b.n	80031b4 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	3b01      	subs	r3, #1
 80031b2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80031b4:	68bb      	ldr	r3, [r7, #8]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d1f9      	bne.n	80031ae <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4618      	mov	r0, r3
 80031c0:	f7ff ff2b 	bl	800301a <LL_ADC_IsInternalRegulatorEnabled>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d10d      	bne.n	80031e6 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ce:	f043 0210 	orr.w	r2, r3, #16
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031da:	f043 0201 	orr.w	r2, r3, #1
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80031e2:	2301      	movs	r3, #1
 80031e4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4618      	mov	r0, r3
 80031ec:	f7ff ff77 	bl	80030de <LL_ADC_REG_IsConversionOngoing>
 80031f0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031f6:	f003 0310 	and.w	r3, r3, #16
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	f040 8106 	bne.w	800340c <HAL_ADC_Init+0x2e0>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	2b00      	cmp	r3, #0
 8003204:	f040 8102 	bne.w	800340c <HAL_ADC_Init+0x2e0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800320c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003210:	f043 0202 	orr.w	r2, r3, #2
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4618      	mov	r0, r3
 800321e:	f7ff ff38 	bl	8003092 <LL_ADC_IsEnabled>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d111      	bne.n	800324c <HAL_ADC_Init+0x120>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003228:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800322c:	f7ff ff31 	bl	8003092 <LL_ADC_IsEnabled>
 8003230:	4604      	mov	r4, r0
 8003232:	487f      	ldr	r0, [pc, #508]	; (8003430 <HAL_ADC_Init+0x304>)
 8003234:	f7ff ff2d 	bl	8003092 <LL_ADC_IsEnabled>
 8003238:	4603      	mov	r3, r0
 800323a:	4323      	orrs	r3, r4
 800323c:	2b00      	cmp	r3, #0
 800323e:	d105      	bne.n	800324c <HAL_ADC_Init+0x120>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	4619      	mov	r1, r3
 8003246:	487b      	ldr	r0, [pc, #492]	; (8003434 <HAL_ADC_Init+0x308>)
 8003248:	f7ff fe58 	bl	8002efc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	7f5b      	ldrb	r3, [r3, #29]
 8003250:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003256:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800325c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003262:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800326a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800326c:	4313      	orrs	r3, r2
 800326e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003276:	2b01      	cmp	r3, #1
 8003278:	d106      	bne.n	8003288 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800327e:	3b01      	subs	r3, #1
 8003280:	045b      	lsls	r3, r3, #17
 8003282:	69ba      	ldr	r2, [r7, #24]
 8003284:	4313      	orrs	r3, r2
 8003286:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800328c:	2b00      	cmp	r3, #0
 800328e:	d009      	beq.n	80032a4 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003294:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	68da      	ldr	r2, [r3, #12]
 80032aa:	4b63      	ldr	r3, [pc, #396]	; (8003438 <HAL_ADC_Init+0x30c>)
 80032ac:	4013      	ands	r3, r2
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	6812      	ldr	r2, [r2, #0]
 80032b2:	69b9      	ldr	r1, [r7, #24]
 80032b4:	430b      	orrs	r3, r1
 80032b6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	691b      	ldr	r3, [r3, #16]
 80032be:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	430a      	orrs	r2, r1
 80032cc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	4618      	mov	r0, r3
 80032d4:	f7ff ff03 	bl	80030de <LL_ADC_REG_IsConversionOngoing>
 80032d8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	4618      	mov	r0, r3
 80032e0:	f7ff ff10 	bl	8003104 <LL_ADC_INJ_IsConversionOngoing>
 80032e4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d16d      	bne.n	80033c8 <HAL_ADC_Init+0x29c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d16a      	bne.n	80033c8 <HAL_ADC_Init+0x29c>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80032f6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80032fe:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003300:	4313      	orrs	r3, r2
 8003302:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800330e:	f023 0302 	bic.w	r3, r3, #2
 8003312:	687a      	ldr	r2, [r7, #4]
 8003314:	6812      	ldr	r2, [r2, #0]
 8003316:	69b9      	ldr	r1, [r7, #24]
 8003318:	430b      	orrs	r3, r1
 800331a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	691b      	ldr	r3, [r3, #16]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d017      	beq.n	8003354 <HAL_ADC_Init+0x228>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	691a      	ldr	r2, [r3, #16]
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003332:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800333c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003340:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	6911      	ldr	r1, [r2, #16]
 8003348:	687a      	ldr	r2, [r7, #4]
 800334a:	6812      	ldr	r2, [r2, #0]
 800334c:	430b      	orrs	r3, r1
 800334e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8003352:	e013      	b.n	800337c <HAL_ADC_Init+0x250>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	691a      	ldr	r2, [r3, #16]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003362:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	6812      	ldr	r2, [r2, #0]
 8003370:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003374:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003378:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003382:	2b01      	cmp	r3, #1
 8003384:	d118      	bne.n	80033b8 <HAL_ADC_Init+0x28c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	691b      	ldr	r3, [r3, #16]
 800338c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003390:	f023 0304 	bic.w	r3, r3, #4
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800339c:	4311      	orrs	r1, r2
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80033a2:	4311      	orrs	r1, r2
 80033a4:	687a      	ldr	r2, [r7, #4]
 80033a6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80033a8:	430a      	orrs	r2, r1
 80033aa:	431a      	orrs	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f042 0201 	orr.w	r2, r2, #1
 80033b4:	611a      	str	r2, [r3, #16]
 80033b6:	e007      	b.n	80033c8 <HAL_ADC_Init+0x29c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	691a      	ldr	r2, [r3, #16]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f022 0201 	bic.w	r2, r2, #1
 80033c6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	695b      	ldr	r3, [r3, #20]
 80033cc:	2b01      	cmp	r3, #1
 80033ce:	d10c      	bne.n	80033ea <HAL_ADC_Init+0x2be>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033d6:	f023 010f 	bic.w	r1, r3, #15
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a1b      	ldr	r3, [r3, #32]
 80033de:	1e5a      	subs	r2, r3, #1
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	430a      	orrs	r2, r1
 80033e6:	631a      	str	r2, [r3, #48]	; 0x30
 80033e8:	e007      	b.n	80033fa <HAL_ADC_Init+0x2ce>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f022 020f 	bic.w	r2, r2, #15
 80033f8:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033fe:	f023 0303 	bic.w	r3, r3, #3
 8003402:	f043 0201 	orr.w	r2, r3, #1
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	65da      	str	r2, [r3, #92]	; 0x5c
 800340a:	e007      	b.n	800341c <HAL_ADC_Init+0x2f0>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003410:	f043 0210 	orr.w	r2, r3, #16
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800341c:	7ffb      	ldrb	r3, [r7, #31]
}
 800341e:	4618      	mov	r0, r3
 8003420:	3724      	adds	r7, #36	; 0x24
 8003422:	46bd      	mov	sp, r7
 8003424:	bd90      	pop	{r4, r7, pc}
 8003426:	bf00      	nop
 8003428:	20000000 	.word	0x20000000
 800342c:	053e2d63 	.word	0x053e2d63
 8003430:	50000100 	.word	0x50000100
 8003434:	50000300 	.word	0x50000300
 8003438:	fff04007 	.word	0xfff04007

0800343c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b08a      	sub	sp, #40	; 0x28
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003444:	2300      	movs	r3, #0
 8003446:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003458:	4883      	ldr	r0, [pc, #524]	; (8003668 <HAL_ADC_IRQHandler+0x22c>)
 800345a:	f7ff fd88 	bl	8002f6e <LL_ADC_GetMultimode>
 800345e:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	f003 0302 	and.w	r3, r3, #2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d017      	beq.n	800349a <HAL_ADC_IRQHandler+0x5e>
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	2b00      	cmp	r3, #0
 8003472:	d012      	beq.n	800349a <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003478:	f003 0310 	and.w	r3, r3, #16
 800347c:	2b00      	cmp	r3, #0
 800347e:	d105      	bne.n	800348c <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003484:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f000 fded 	bl	800406c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2202      	movs	r2, #2
 8003498:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	f003 0304 	and.w	r3, r3, #4
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d004      	beq.n	80034ae <HAL_ADC_IRQHandler+0x72>
 80034a4:	69bb      	ldr	r3, [r7, #24]
 80034a6:	f003 0304 	and.w	r3, r3, #4
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d10a      	bne.n	80034c4 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	f000 8085 	beq.w	80035c4 <HAL_ADC_IRQHandler+0x188>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80034ba:	69bb      	ldr	r3, [r7, #24]
 80034bc:	f003 0308 	and.w	r3, r3, #8
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d07f      	beq.n	80035c4 <HAL_ADC_IRQHandler+0x188>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034c8:	f003 0310 	and.w	r3, r3, #16
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d105      	bne.n	80034dc <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034d4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7ff fd1e 	bl	8002f22 <LL_ADC_REG_IsTriggerSourceSWStart>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d064      	beq.n	80035b6 <HAL_ADC_IRQHandler+0x17a>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a5e      	ldr	r2, [pc, #376]	; (800366c <HAL_ADC_IRQHandler+0x230>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d002      	beq.n	80034fc <HAL_ADC_IRQHandler+0xc0>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	e001      	b.n	8003500 <HAL_ADC_IRQHandler+0xc4>
 80034fc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003500:	687a      	ldr	r2, [r7, #4]
 8003502:	6812      	ldr	r2, [r2, #0]
 8003504:	4293      	cmp	r3, r2
 8003506:	d008      	beq.n	800351a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d005      	beq.n	800351a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	2b05      	cmp	r3, #5
 8003512:	d002      	beq.n	800351a <HAL_ADC_IRQHandler+0xde>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	2b09      	cmp	r3, #9
 8003518:	d104      	bne.n	8003524 <HAL_ADC_IRQHandler+0xe8>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	623b      	str	r3, [r7, #32]
 8003522:	e00d      	b.n	8003540 <HAL_ADC_IRQHandler+0x104>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a50      	ldr	r2, [pc, #320]	; (800366c <HAL_ADC_IRQHandler+0x230>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d002      	beq.n	8003534 <HAL_ADC_IRQHandler+0xf8>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	e001      	b.n	8003538 <HAL_ADC_IRQHandler+0xfc>
 8003534:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003538:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	68db      	ldr	r3, [r3, #12]
 800353e:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003540:	6a3b      	ldr	r3, [r7, #32]
 8003542:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d135      	bne.n	80035b6 <HAL_ADC_IRQHandler+0x17a>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0308 	and.w	r3, r3, #8
 8003554:	2b08      	cmp	r3, #8
 8003556:	d12e      	bne.n	80035b6 <HAL_ADC_IRQHandler+0x17a>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4618      	mov	r0, r3
 800355e:	f7ff fdbe 	bl	80030de <LL_ADC_REG_IsConversionOngoing>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	d11a      	bne.n	800359e <HAL_ADC_IRQHandler+0x162>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	685a      	ldr	r2, [r3, #4]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f022 020c 	bic.w	r2, r2, #12
 8003576:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800357c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003588:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d112      	bne.n	80035b6 <HAL_ADC_IRQHandler+0x17a>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003594:	f043 0201 	orr.w	r2, r3, #1
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	65da      	str	r2, [r3, #92]	; 0x5c
 800359c:	e00b      	b.n	80035b6 <HAL_ADC_IRQHandler+0x17a>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035a2:	f043 0210 	orr.w	r2, r3, #16
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035ae:	f043 0201 	orr.w	r2, r3, #1
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f000 f95a 	bl	8003870 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	220c      	movs	r2, #12
 80035c2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	f003 0320 	and.w	r3, r3, #32
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d004      	beq.n	80035d8 <HAL_ADC_IRQHandler+0x19c>
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	f003 0320 	and.w	r3, r3, #32
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d10b      	bne.n	80035f0 <HAL_ADC_IRQHandler+0x1b4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80035de:	2b00      	cmp	r3, #0
 80035e0:	f000 809e 	beq.w	8003720 <HAL_ADC_IRQHandler+0x2e4>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	f000 8098 	beq.w	8003720 <HAL_ADC_IRQHandler+0x2e4>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035f4:	f003 0310 	and.w	r3, r3, #16
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d105      	bne.n	8003608 <HAL_ADC_IRQHandler+0x1cc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003600:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff fc9b 	bl	8002f48 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003612:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4618      	mov	r0, r3
 800361a:	f7ff fc82 	bl	8002f22 <LL_ADC_REG_IsTriggerSourceSWStart>
 800361e:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a11      	ldr	r2, [pc, #68]	; (800366c <HAL_ADC_IRQHandler+0x230>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d002      	beq.n	8003630 <HAL_ADC_IRQHandler+0x1f4>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	e001      	b.n	8003634 <HAL_ADC_IRQHandler+0x1f8>
 8003630:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	6812      	ldr	r2, [r2, #0]
 8003638:	4293      	cmp	r3, r2
 800363a:	d008      	beq.n	800364e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d005      	beq.n	800364e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	2b06      	cmp	r3, #6
 8003646:	d002      	beq.n	800364e <HAL_ADC_IRQHandler+0x212>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	2b07      	cmp	r3, #7
 800364c:	d104      	bne.n	8003658 <HAL_ADC_IRQHandler+0x21c>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	623b      	str	r3, [r7, #32]
 8003656:	e011      	b.n	800367c <HAL_ADC_IRQHandler+0x240>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a03      	ldr	r2, [pc, #12]	; (800366c <HAL_ADC_IRQHandler+0x230>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d006      	beq.n	8003670 <HAL_ADC_IRQHandler+0x234>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	e005      	b.n	8003674 <HAL_ADC_IRQHandler+0x238>
 8003668:	50000300 	.word	0x50000300
 800366c:	50000100 	.word	0x50000100
 8003670:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003674:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	68db      	ldr	r3, [r3, #12]
 800367a:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d10c      	bne.n	800369c <HAL_ADC_IRQHandler+0x260>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003682:	6a3b      	ldr	r3, [r7, #32]
 8003684:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003688:	2b00      	cmp	r3, #0
 800368a:	d142      	bne.n	8003712 <HAL_ADC_IRQHandler+0x2d6>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d03f      	beq.n	8003712 <HAL_ADC_IRQHandler+0x2d6>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
          (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8003692:	6a3b      	ldr	r3, [r7, #32]
 8003694:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8003698:	2b00      	cmp	r3, #0
 800369a:	d13a      	bne.n	8003712 <HAL_ADC_IRQHandler+0x2d6>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036a6:	2b40      	cmp	r3, #64	; 0x40
 80036a8:	d133      	bne.n	8003712 <HAL_ADC_IRQHandler+0x2d6>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80036aa:	6a3b      	ldr	r3, [r7, #32]
 80036ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d12e      	bne.n	8003712 <HAL_ADC_IRQHandler+0x2d6>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4618      	mov	r0, r3
 80036ba:	f7ff fd23 	bl	8003104 <LL_ADC_INJ_IsConversionOngoing>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d11a      	bne.n	80036fa <HAL_ADC_IRQHandler+0x2be>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	685a      	ldr	r2, [r3, #4]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80036d2:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036d8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d112      	bne.n	8003712 <HAL_ADC_IRQHandler+0x2d6>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036f0:	f043 0201 	orr.w	r2, r3, #1
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	65da      	str	r2, [r3, #92]	; 0x5c
 80036f8:	e00b      	b.n	8003712 <HAL_ADC_IRQHandler+0x2d6>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036fe:	f043 0210 	orr.w	r2, r3, #16
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800370a:	f043 0201 	orr.w	r2, r3, #1
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f7fe f960 	bl	80019d8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	2260      	movs	r2, #96	; 0x60
 800371e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003726:	2b00      	cmp	r3, #0
 8003728:	d011      	beq.n	800374e <HAL_ADC_IRQHandler+0x312>
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003730:	2b00      	cmp	r3, #0
 8003732:	d00c      	beq.n	800374e <HAL_ADC_IRQHandler+0x312>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003738:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f000 f89f 	bl	8003884 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	2280      	movs	r2, #128	; 0x80
 800374c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003754:	2b00      	cmp	r3, #0
 8003756:	d012      	beq.n	800377e <HAL_ADC_IRQHandler+0x342>
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800375e:	2b00      	cmp	r3, #0
 8003760:	d00d      	beq.n	800377e <HAL_ADC_IRQHandler+0x342>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003766:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 fc68 	bl	8004044 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f44f 7280 	mov.w	r2, #256	; 0x100
 800377c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800377e:	69fb      	ldr	r3, [r7, #28]
 8003780:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003784:	2b00      	cmp	r3, #0
 8003786:	d012      	beq.n	80037ae <HAL_ADC_IRQHandler+0x372>
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00d      	beq.n	80037ae <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003796:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 fc5a 	bl	8004058 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037ac:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80037ae:	69fb      	ldr	r3, [r7, #28]
 80037b0:	f003 0310 	and.w	r3, r3, #16
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d036      	beq.n	8003826 <HAL_ADC_IRQHandler+0x3ea>
 80037b8:	69bb      	ldr	r3, [r7, #24]
 80037ba:	f003 0310 	and.w	r3, r3, #16
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d031      	beq.n	8003826 <HAL_ADC_IRQHandler+0x3ea>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d102      	bne.n	80037d0 <HAL_ADC_IRQHandler+0x394>
    {
      overrun_error = 1UL;
 80037ca:	2301      	movs	r3, #1
 80037cc:	627b      	str	r3, [r7, #36]	; 0x24
 80037ce:	e014      	b.n	80037fa <HAL_ADC_IRQHandler+0x3be>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d008      	beq.n	80037e8 <HAL_ADC_IRQHandler+0x3ac>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80037d6:	4825      	ldr	r0, [pc, #148]	; (800386c <HAL_ADC_IRQHandler+0x430>)
 80037d8:	f7ff fbd7 	bl	8002f8a <LL_ADC_GetMultiDMATransfer>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d00b      	beq.n	80037fa <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80037e2:	2301      	movs	r3, #1
 80037e4:	627b      	str	r3, [r7, #36]	; 0x24
 80037e6:	e008      	b.n	80037fa <HAL_ADC_IRQHandler+0x3be>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	f003 0301 	and.w	r3, r3, #1
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <HAL_ADC_IRQHandler+0x3be>
        {
          overrun_error = 1UL;
 80037f6:	2301      	movs	r3, #1
 80037f8:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80037fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fc:	2b01      	cmp	r3, #1
 80037fe:	d10e      	bne.n	800381e <HAL_ADC_IRQHandler+0x3e2>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003804:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003810:	f043 0202 	orr.w	r2, r3, #2
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f000 f83d 	bl	8003898 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2210      	movs	r2, #16
 8003824:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800382c:	2b00      	cmp	r3, #0
 800382e:	d018      	beq.n	8003862 <HAL_ADC_IRQHandler+0x426>
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003836:	2b00      	cmp	r3, #0
 8003838:	d013      	beq.n	8003862 <HAL_ADC_IRQHandler+0x426>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800383e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800384a:	f043 0208 	orr.w	r2, r3, #8
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800385a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800385c:	6878      	ldr	r0, [r7, #4]
 800385e:	f000 fbe7 	bl	8004030 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003862:	bf00      	nop
 8003864:	3728      	adds	r7, #40	; 0x28
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	50000300 	.word	0x50000300

08003870 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003870:	b480      	push	{r7}
 8003872:	b083      	sub	sp, #12
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003878:	bf00      	nop
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800388c:	bf00      	nop
 800388e:	370c      	adds	r7, #12
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr

08003898 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80038a0:	bf00      	nop
 80038a2:	370c      	adds	r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7ff fbea 	bl	8003092 <LL_ADC_IsEnabled>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d146      	bne.n	8003952 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	689a      	ldr	r2, [r3, #8]
 80038ca:	4b24      	ldr	r3, [pc, #144]	; (800395c <ADC_Enable+0xb0>)
 80038cc:	4013      	ands	r3, r2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d00d      	beq.n	80038ee <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038d6:	f043 0210 	orr.w	r2, r3, #16
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038e2:	f043 0201 	orr.w	r2, r3, #1
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e032      	b.n	8003954 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7ff fba5 	bl	8003042 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80038f8:	f7ff fad2 	bl	8002ea0 <HAL_GetTick>
 80038fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038fe:	e021      	b.n	8003944 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4618      	mov	r0, r3
 8003906:	f7ff fbc4 	bl	8003092 <LL_ADC_IsEnabled>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d104      	bne.n	800391a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4618      	mov	r0, r3
 8003916:	f7ff fb94 	bl	8003042 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800391a:	f7ff fac1 	bl	8002ea0 <HAL_GetTick>
 800391e:	4602      	mov	r2, r0
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	1ad3      	subs	r3, r2, r3
 8003924:	2b02      	cmp	r3, #2
 8003926:	d90d      	bls.n	8003944 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800392c:	f043 0210 	orr.w	r2, r3, #16
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003938:	f043 0201 	orr.w	r2, r3, #1
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e007      	b.n	8003954 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b01      	cmp	r3, #1
 8003950:	d1d6      	bne.n	8003900 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	3710      	adds	r7, #16
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}
 800395c:	8000003f 	.word	0x8000003f

08003960 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4618      	mov	r0, r3
 800396e:	f7ff fba3 	bl	80030b8 <LL_ADC_IsDisableOngoing>
 8003972:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4618      	mov	r0, r3
 800397a:	f7ff fb8a 	bl	8003092 <LL_ADC_IsEnabled>
 800397e:	4603      	mov	r3, r0
 8003980:	2b00      	cmp	r3, #0
 8003982:	d040      	beq.n	8003a06 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d13d      	bne.n	8003a06 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	f003 030d 	and.w	r3, r3, #13
 8003994:	2b01      	cmp	r3, #1
 8003996:	d10c      	bne.n	80039b2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff fb64 	bl	800306a <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	2203      	movs	r2, #3
 80039a8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80039aa:	f7ff fa79 	bl	8002ea0 <HAL_GetTick>
 80039ae:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80039b0:	e022      	b.n	80039f8 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039b6:	f043 0210 	orr.w	r2, r3, #16
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039c2:	f043 0201 	orr.w	r2, r3, #1
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e01c      	b.n	8003a08 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80039ce:	f7ff fa67 	bl	8002ea0 <HAL_GetTick>
 80039d2:	4602      	mov	r2, r0
 80039d4:	68bb      	ldr	r3, [r7, #8]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d90d      	bls.n	80039f8 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e0:	f043 0210 	orr.w	r2, r3, #16
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ec:	f043 0201 	orr.w	r2, r3, #1
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 80039f4:	2301      	movs	r3, #1
 80039f6:	e007      	b.n	8003a08 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	f003 0301 	and.w	r3, r3, #1
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1e3      	bne.n	80039ce <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003a06:	2300      	movs	r3, #0
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3710      	adds	r7, #16
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	bd80      	pop	{r7, pc}

08003a10 <LL_ADC_SetCommonPathInternalCh>:
{
 8003a10:	b480      	push	{r7}
 8003a12:	b083      	sub	sp, #12
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	689b      	ldr	r3, [r3, #8]
 8003a1e:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	431a      	orrs	r2, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	609a      	str	r2, [r3, #8]
}
 8003a2a:	bf00      	nop
 8003a2c:	370c      	adds	r7, #12
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a34:	4770      	bx	lr

08003a36 <LL_ADC_GetCommonPathInternalCh>:
{
 8003a36:	b480      	push	{r7}
 8003a38:	b083      	sub	sp, #12
 8003a3a:	af00      	add	r7, sp, #0
 8003a3c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
	...

08003a54 <LL_ADC_SetOffset>:
{
 8003a54:	b490      	push	{r4, r7}
 8003a56:	b084      	sub	sp, #16
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	60f8      	str	r0, [r7, #12]
 8003a5c:	60b9      	str	r1, [r7, #8]
 8003a5e:	607a      	str	r2, [r7, #4]
 8003a60:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	3360      	adds	r3, #96	; 0x60
 8003a66:	461a      	mov	r2, r3
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	4413      	add	r3, r2
 8003a6e:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8003a70:	6822      	ldr	r2, [r4, #0]
 8003a72:	4b08      	ldr	r3, [pc, #32]	; (8003a94 <LL_ADC_SetOffset+0x40>)
 8003a74:	4013      	ands	r3, r2
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003a7c:	683a      	ldr	r2, [r7, #0]
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	4313      	orrs	r3, r2
 8003a82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003a86:	6023      	str	r3, [r4, #0]
}
 8003a88:	bf00      	nop
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bc90      	pop	{r4, r7}
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	03fff000 	.word	0x03fff000

08003a98 <LL_ADC_GetOffsetChannel>:
{
 8003a98:	b490      	push	{r4, r7}
 8003a9a:	b082      	sub	sp, #8
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	6078      	str	r0, [r7, #4]
 8003aa0:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	3360      	adds	r3, #96	; 0x60
 8003aa6:	461a      	mov	r2, r3
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	4413      	add	r3, r2
 8003aae:	461c      	mov	r4, r3
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003ab0:	6823      	ldr	r3, [r4, #0]
 8003ab2:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3708      	adds	r7, #8
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bc90      	pop	{r4, r7}
 8003abe:	4770      	bx	lr

08003ac0 <LL_ADC_SetOffsetState>:
{
 8003ac0:	b490      	push	{r4, r7}
 8003ac2:	b084      	sub	sp, #16
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	3360      	adds	r3, #96	; 0x60
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	009b      	lsls	r3, r3, #2
 8003ad6:	4413      	add	r3, r2
 8003ad8:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8003ada:	6823      	ldr	r3, [r4, #0]
 8003adc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	6023      	str	r3, [r4, #0]
}
 8003ae6:	bf00      	nop
 8003ae8:	3710      	adds	r7, #16
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bc90      	pop	{r4, r7}
 8003aee:	4770      	bx	lr

08003af0 <LL_ADC_SetOffsetSign>:
{
 8003af0:	b490      	push	{r4, r7}
 8003af2:	b084      	sub	sp, #16
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	60f8      	str	r0, [r7, #12]
 8003af8:	60b9      	str	r1, [r7, #8]
 8003afa:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	3360      	adds	r3, #96	; 0x60
 8003b00:	461a      	mov	r2, r3
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	009b      	lsls	r3, r3, #2
 8003b06:	4413      	add	r3, r2
 8003b08:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8003b0a:	6823      	ldr	r3, [r4, #0]
 8003b0c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	4313      	orrs	r3, r2
 8003b14:	6023      	str	r3, [r4, #0]
}
 8003b16:	bf00      	nop
 8003b18:	3710      	adds	r7, #16
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bc90      	pop	{r4, r7}
 8003b1e:	4770      	bx	lr

08003b20 <LL_ADC_SetOffsetSaturation>:
{
 8003b20:	b490      	push	{r4, r7}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	60f8      	str	r0, [r7, #12]
 8003b28:	60b9      	str	r1, [r7, #8]
 8003b2a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	3360      	adds	r3, #96	; 0x60
 8003b30:	461a      	mov	r2, r3
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	4413      	add	r3, r2
 8003b38:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8003b3a:	6823      	ldr	r3, [r4, #0]
 8003b3c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	6023      	str	r3, [r4, #0]
}
 8003b46:	bf00      	nop
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bc90      	pop	{r4, r7}
 8003b4e:	4770      	bx	lr

08003b50 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
 8003b58:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	431a      	orrs	r2, r3
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	615a      	str	r2, [r3, #20]
}
 8003b6a:	bf00      	nop
 8003b6c:	370c      	adds	r7, #12
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr

08003b76 <LL_ADC_INJ_GetTrigAuto>:
{
 8003b76:	b480      	push	{r7}
 8003b78:	b083      	sub	sp, #12
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	68db      	ldr	r3, [r3, #12]
 8003b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	370c      	adds	r7, #12
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr

08003b92 <LL_ADC_SetChannelSamplingTime>:
{
 8003b92:	b490      	push	{r4, r7}
 8003b94:	b084      	sub	sp, #16
 8003b96:	af00      	add	r7, sp, #0
 8003b98:	60f8      	str	r0, [r7, #12]
 8003b9a:	60b9      	str	r1, [r7, #8]
 8003b9c:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	3314      	adds	r3, #20
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	0e5b      	lsrs	r3, r3, #25
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	f003 0304 	and.w	r3, r3, #4
 8003bae:	4413      	add	r3, r2
 8003bb0:	461c      	mov	r4, r3
  MODIFY_REG(*preg,
 8003bb2:	6822      	ldr	r2, [r4, #0]
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	0d1b      	lsrs	r3, r3, #20
 8003bb8:	f003 031f 	and.w	r3, r3, #31
 8003bbc:	2107      	movs	r1, #7
 8003bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8003bc2:	43db      	mvns	r3, r3
 8003bc4:	401a      	ands	r2, r3
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	0d1b      	lsrs	r3, r3, #20
 8003bca:	f003 031f 	and.w	r3, r3, #31
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	6023      	str	r3, [r4, #0]
}
 8003bd8:	bf00      	nop
 8003bda:	3710      	adds	r7, #16
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bc90      	pop	{r4, r7}
 8003be0:	4770      	bx	lr
	...

08003be4 <LL_ADC_SetChannelSingleDiff>:
{
 8003be4:	b480      	push	{r7}
 8003be6:	b085      	sub	sp, #20
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bfc:	43db      	mvns	r3, r3
 8003bfe:	401a      	ands	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f003 0318 	and.w	r3, r3, #24
 8003c06:	4908      	ldr	r1, [pc, #32]	; (8003c28 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003c08:	40d9      	lsrs	r1, r3
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	400b      	ands	r3, r1
 8003c0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c12:	431a      	orrs	r2, r3
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003c1a:	bf00      	nop
 8003c1c:	3714      	adds	r7, #20
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	0007ffff 	.word	0x0007ffff

08003c2c <LL_ADC_GetMultimode>:
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f003 031f 	and.w	r3, r3, #31
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	370c      	adds	r7, #12
 8003c40:	46bd      	mov	sp, r7
 8003c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c46:	4770      	bx	lr

08003c48 <LL_ADC_IsEnabled>:
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b083      	sub	sp, #12
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	f003 0301 	and.w	r3, r3, #1
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d101      	bne.n	8003c60 <LL_ADC_IsEnabled+0x18>
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e000      	b.n	8003c62 <LL_ADC_IsEnabled+0x1a>
 8003c60:	2300      	movs	r3, #0
}
 8003c62:	4618      	mov	r0, r3
 8003c64:	370c      	adds	r7, #12
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr

08003c6e <LL_ADC_StartCalibration>:
{
 8003c6e:	b480      	push	{r7}
 8003c70:	b083      	sub	sp, #12
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	6078      	str	r0, [r7, #4]
 8003c76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	689b      	ldr	r3, [r3, #8]
 8003c7c:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003c80:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003c84:	683a      	ldr	r2, [r7, #0]
 8003c86:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	609a      	str	r2, [r3, #8]
}
 8003c94:	bf00      	nop
 8003c96:	370c      	adds	r7, #12
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <LL_ADC_IsCalibrationOnGoing>:
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b083      	sub	sp, #12
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	689b      	ldr	r3, [r3, #8]
 8003cac:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003cb0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003cb4:	d101      	bne.n	8003cba <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	e000      	b.n	8003cbc <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003cba:	2300      	movs	r3, #0
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <LL_ADC_REG_IsConversionOngoing>:
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b083      	sub	sp, #12
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	d101      	bne.n	8003ce0 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e000      	b.n	8003ce2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003ce0:	2300      	movs	r3, #0
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	370c      	adds	r7, #12
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr

08003cee <LL_ADC_INJ_StartConversion>:
{
 8003cee:	b480      	push	{r7}
 8003cf0:	b083      	sub	sp, #12
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	689b      	ldr	r3, [r3, #8]
 8003cfa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003cfe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003d02:	f043 0208 	orr.w	r2, r3, #8
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	609a      	str	r2, [r3, #8]
}
 8003d0a:	bf00      	nop
 8003d0c:	370c      	adds	r7, #12
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr

08003d16 <LL_ADC_INJ_IsConversionOngoing>:
{
 8003d16:	b480      	push	{r7}
 8003d18:	b083      	sub	sp, #12
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	689b      	ldr	r3, [r3, #8]
 8003d22:	f003 0308 	and.w	r3, r3, #8
 8003d26:	2b08      	cmp	r3, #8
 8003d28:	d101      	bne.n	8003d2e <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e000      	b.n	8003d30 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003d2e:	2300      	movs	r3, #0
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
 8003d44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003d46:	2300      	movs	r3, #0
 8003d48:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d101      	bne.n	8003d58 <HAL_ADCEx_Calibration_Start+0x1c>
 8003d54:	2302      	movs	r3, #2
 8003d56:	e04d      	b.n	8003df4 <HAL_ADCEx_Calibration_Start+0xb8>
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2201      	movs	r2, #1
 8003d5c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	f7ff fdfd 	bl	8003960 <ADC_Disable>
 8003d66:	4603      	mov	r3, r0
 8003d68:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003d6a:	7bfb      	ldrb	r3, [r7, #15]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d136      	bne.n	8003dde <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d74:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003d78:	f023 0302 	bic.w	r3, r3, #2
 8003d7c:	f043 0202 	orr.w	r2, r3, #2
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6839      	ldr	r1, [r7, #0]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7ff ff6f 	bl	8003c6e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d90:	e014      	b.n	8003dbc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	3301      	adds	r3, #1
 8003d96:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	4a18      	ldr	r2, [pc, #96]	; (8003dfc <HAL_ADCEx_Calibration_Start+0xc0>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d90d      	bls.n	8003dbc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003da4:	f023 0312 	bic.w	r3, r3, #18
 8003da8:	f043 0210 	orr.w	r2, r3, #16
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e01b      	b.n	8003df4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7ff ff6d 	bl	8003ca0 <LL_ADC_IsCalibrationOnGoing>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d1e2      	bne.n	8003d92 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dd0:	f023 0303 	bic.w	r3, r3, #3
 8003dd4:	f043 0201 	orr.w	r2, r3, #1
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	65da      	str	r2, [r3, #92]	; 0x5c
 8003ddc:	e005      	b.n	8003dea <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de2:	f043 0210 	orr.w	r2, r3, #16
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3710      	adds	r7, #16
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	0004de01 	.word	0x0004de01

08003e00 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b086      	sub	sp, #24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003e08:	486e      	ldr	r0, [pc, #440]	; (8003fc4 <HAL_ADCEx_InjectedStart_IT+0x1c4>)
 8003e0a:	f7ff ff0f 	bl	8003c2c <LL_ADC_GetMultimode>
 8003e0e:	6178      	str	r0, [r7, #20]
#endif

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4618      	mov	r0, r3
 8003e16:	f7ff ff7e 	bl	8003d16 <LL_ADC_INJ_IsConversionOngoing>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d001      	beq.n	8003e24 <HAL_ADCEx_InjectedStart_IT+0x24>
  {
    return HAL_BUSY;
 8003e20:	2302      	movs	r3, #2
 8003e22:	e0ca      	b.n	8003fba <HAL_ADCEx_InjectedStart_IT+0x1ba>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68db      	ldr	r3, [r3, #12]
 8003e2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003e2e:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e36:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d10a      	bne.n	8003e54 <HAL_ADCEx_InjectedStart_IT+0x54>
        && (tmp_config_injected_queue == 0UL)
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d107      	bne.n	8003e54 <HAL_ADCEx_InjectedStart_IT+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e48:	f043 0220 	orr.w	r2, r3, #32
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e0b2      	b.n	8003fba <HAL_ADCEx_InjectedStart_IT+0x1ba>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003e5a:	2b01      	cmp	r3, #1
 8003e5c:	d101      	bne.n	8003e62 <HAL_ADCEx_InjectedStart_IT+0x62>
 8003e5e:	2302      	movs	r3, #2
 8003e60:	e0ab      	b.n	8003fba <HAL_ADCEx_InjectedStart_IT+0x1ba>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2201      	movs	r2, #1
 8003e66:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f7ff fd1e 	bl	80038ac <ADC_Enable>
 8003e70:	4603      	mov	r3, r0
 8003e72:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003e74:	7bfb      	ldrb	r3, [r7, #15]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	f040 809a 	bne.w	8003fb0 <HAL_ADCEx_InjectedStart_IT+0x1b0>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d006      	beq.n	8003e96 <HAL_ADCEx_InjectedStart_IT+0x96>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e8c:	f023 0208 	bic.w	r2, r3, #8
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	661a      	str	r2, [r3, #96]	; 0x60
 8003e94:	e002      	b.n	8003e9c <HAL_ADCEx_InjectedStart_IT+0x9c>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003ea4:	f023 0301 	bic.w	r3, r3, #1
 8003ea8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a44      	ldr	r2, [pc, #272]	; (8003fc8 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d002      	beq.n	8003ec0 <HAL_ADCEx_InjectedStart_IT+0xc0>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	e001      	b.n	8003ec4 <HAL_ADCEx_InjectedStart_IT+0xc4>
 8003ec0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003ec4:	687a      	ldr	r2, [r7, #4]
 8003ec6:	6812      	ldr	r2, [r2, #0]
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d002      	beq.n	8003ed2 <HAL_ADCEx_InjectedStart_IT+0xd2>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003ecc:	697b      	ldr	r3, [r7, #20]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d105      	bne.n	8003ede <HAL_ADCEx_InjectedStart_IT+0xde>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ed6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2260      	movs	r2, #96	; 0x60
 8003ee4:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d007      	beq.n	8003f0c <HAL_ADCEx_InjectedStart_IT+0x10c>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	685a      	ldr	r2, [r3, #4]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003f0a:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	699b      	ldr	r3, [r3, #24]
 8003f10:	2b08      	cmp	r3, #8
 8003f12:	d110      	bne.n	8003f36 <HAL_ADCEx_InjectedStart_IT+0x136>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f022 0220 	bic.w	r2, r2, #32
 8003f22:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	685a      	ldr	r2, [r3, #4]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f32:	605a      	str	r2, [r3, #4]
          break;
 8003f34:	e010      	b.n	8003f58 <HAL_ADCEx_InjectedStart_IT+0x158>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	685a      	ldr	r2, [r3, #4]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f44:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685a      	ldr	r2, [r3, #4]
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f042 0220 	orr.w	r2, r2, #32
 8003f54:	605a      	str	r2, [r3, #4]
          break;
 8003f56:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a1a      	ldr	r2, [pc, #104]	; (8003fc8 <HAL_ADCEx_InjectedStart_IT+0x1c8>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d002      	beq.n	8003f68 <HAL_ADCEx_InjectedStart_IT+0x168>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	e001      	b.n	8003f6c <HAL_ADCEx_InjectedStart_IT+0x16c>
 8003f68:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003f6c:	687a      	ldr	r2, [r7, #4]
 8003f6e:	6812      	ldr	r2, [r2, #0]
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d008      	beq.n	8003f86 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d005      	beq.n	8003f86 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	2b06      	cmp	r3, #6
 8003f7e:	d002      	beq.n	8003f86 <HAL_ADCEx_InjectedStart_IT+0x186>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	2b07      	cmp	r3, #7
 8003f84:	d10d      	bne.n	8003fa2 <HAL_ADCEx_InjectedStart_IT+0x1a2>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	f7ff fdf3 	bl	8003b76 <LL_ADC_INJ_GetTrigAuto>
 8003f90:	4603      	mov	r3, r0
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d110      	bne.n	8003fb8 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f7ff fea7 	bl	8003cee <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8003fa0:	e00a      	b.n	8003fb8 <HAL_ADCEx_InjectedStart_IT+0x1b8>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fa6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	65da      	str	r2, [r3, #92]	; 0x5c
 8003fae:	e003      	b.n	8003fb8 <HAL_ADCEx_InjectedStart_IT+0x1b8>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 8003fb8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003fba:	4618      	mov	r0, r3
 8003fbc:	3718      	adds	r7, #24
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	50000300 	.word	0x50000300
 8003fc8:	50000100 	.word	0x50000100

08003fcc <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b085      	sub	sp, #20
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	f240 2215 	movw	r2, #533	; 0x215
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d00e      	beq.n	8003ffe <HAL_ADCEx_InjectedGetValue+0x32>
 8003fe0:	f240 321b 	movw	r2, #795	; 0x31b
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d004      	beq.n	8003ff2 <HAL_ADCEx_InjectedGetValue+0x26>
 8003fe8:	f240 120f 	movw	r2, #271	; 0x10f
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d00c      	beq.n	800400a <HAL_ADCEx_InjectedGetValue+0x3e>
 8003ff0:	e011      	b.n	8004016 <HAL_ADCEx_InjectedGetValue+0x4a>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ffa:	60fb      	str	r3, [r7, #12]
      break;
 8003ffc:	e011      	b.n	8004022 <HAL_ADCEx_InjectedGetValue+0x56>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004006:	60fb      	str	r3, [r7, #12]
      break;
 8004008:	e00b      	b.n	8004022 <HAL_ADCEx_InjectedGetValue+0x56>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004012:	60fb      	str	r3, [r7, #12]
      break;
 8004014:	e005      	b.n	8004022 <HAL_ADCEx_InjectedGetValue+0x56>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800401e:	60fb      	str	r3, [r7, #12]
      break;
 8004020:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 8004022:	68fb      	ldr	r3, [r7, #12]
}
 8004024:	4618      	mov	r0, r3
 8004026:	3714      	adds	r7, #20
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004038:	bf00      	nop
 800403a:	370c      	adds	r7, #12
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr

08004044 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004044:	b480      	push	{r7}
 8004046:	b083      	sub	sp, #12
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800404c:	bf00      	nop
 800404e:	370c      	adds	r7, #12
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr

08004058 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004058:	b480      	push	{r7}
 800405a:	b083      	sub	sp, #12
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004060:	bf00      	nop
 8004062:	370c      	adds	r7, #12
 8004064:	46bd      	mov	sp, r7
 8004066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406a:	4770      	bx	lr

0800406c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800406c:	b480      	push	{r7}
 800406e:	b083      	sub	sp, #12
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004074:	bf00      	nop
 8004076:	370c      	adds	r7, #12
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr

08004080 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b0a8      	sub	sp, #160	; 0xa0
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
 8004088:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800408a:	2300      	movs	r3, #0
 800408c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8004090:	2300      	movs	r3, #0
 8004092:	60fb      	str	r3, [r7, #12]

  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8004094:	2300      	movs	r3, #0
 8004096:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d102      	bne.n	80040aa <HAL_ADCEx_InjectedConfigChannel+0x2a>
 80040a4:	2302      	movs	r3, #2
 80040a6:	f000 bc39 	b.w	800491c <HAL_ADCEx_InjectedConfigChannel+0x89c>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2201      	movs	r2, #1
 80040ae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d003      	beq.n	80040c2 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d130      	bne.n	8004124 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	2b09      	cmp	r3, #9
 80040c8:	d179      	bne.n	80041be <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d010      	beq.n	80040f4 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	0e9b      	lsrs	r3, r3, #26
 80040d8:	025b      	lsls	r3, r3, #9
 80040da:	f403 5278 	and.w	r2, r3, #15872	; 0x3e00
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e2:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 80040e6:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80040ec:	4313      	orrs	r3, r2
 80040ee:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80040f2:	e007      	b.n	8004104 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	0e9b      	lsrs	r3, r3, #26
 80040fa:	025b      	lsls	r3, r3, #9
 80040fc:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 8004100:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800410a:	4ba3      	ldr	r3, [pc, #652]	; (8004398 <HAL_ADCEx_InjectedConfigChannel+0x318>)
 800410c:	4013      	ands	r3, r2
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	6812      	ldr	r2, [r2, #0]
 8004112:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8004116:	430b      	orrs	r3, r1
 8004118:	64d3      	str	r3, [r2, #76]	; 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8004120:	665a      	str	r2, [r3, #100]	; 0x64
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004122:	e04c      	b.n	80041be <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004128:	2b00      	cmp	r3, #0
 800412a:	d11d      	bne.n	8004168 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	6a1a      	ldr	r2, [r3, #32]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	669a      	str	r2, [r3, #104]	; 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2200      	movs	r2, #0
 8004138:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00d      	beq.n	800415e <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	1e5a      	subs	r2, r3, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800414c:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8004150:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004156:	4313      	orrs	r3, r2
 8004158:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800415c:	e004      	b.n	8004168 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	6a1b      	ldr	r3, [r3, #32]
 8004162:	3b01      	subs	r3, #1
 8004164:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	0e9b      	lsrs	r3, r3, #26
 800416e:	f003 021f 	and.w	r2, r3, #31
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f003 031f 	and.w	r3, r3, #31
 800417a:	fa02 f303 	lsl.w	r3, r2, r3
 800417e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8004182:	4313      	orrs	r3, r2
 8004184:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800418c:	1e5a      	subs	r2, r3, #1
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	669a      	str	r2, [r3, #104]	; 0x68

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004196:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800419a:	431a      	orrs	r2, r3
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	665a      	str	r2, [r3, #100]	; 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d10a      	bne.n	80041be <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80041ae:	4b7a      	ldr	r3, [pc, #488]	; (8004398 <HAL_ADCEx_InjectedConfigChannel+0x318>)
 80041b0:	4013      	ands	r3, r2
 80041b2:	687a      	ldr	r2, [r7, #4]
 80041b4:	6e51      	ldr	r1, [r2, #100]	; 0x64
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	6812      	ldr	r2, [r2, #0]
 80041ba:	430b      	orrs	r3, r1
 80041bc:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4618      	mov	r0, r3
 80041c4:	f7ff fda7 	bl	8003d16 <LL_ADC_INJ_IsConversionOngoing>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d124      	bne.n	8004218 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d112      	bne.n	80041fe <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80041e8:	055a      	lsls	r2, r3, #21
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80041f0:	051b      	lsls	r3, r3, #20
 80041f2:	431a      	orrs	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	430a      	orrs	r2, r1
 80041fa:	60da      	str	r2, [r3, #12]
 80041fc:	e00c      	b.n	8004218 <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800420e:	055a      	lsls	r2, r3, #21
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	430a      	orrs	r2, r1
 8004216:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4618      	mov	r0, r3
 800421e:	f7ff fd53 	bl	8003cc8 <LL_ADC_REG_IsConversionOngoing>
 8004222:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4618      	mov	r0, r3
 800422c:	f7ff fd73 	bl	8003d16 <LL_ADC_INJ_IsConversionOngoing>
 8004230:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004234:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004238:	2b00      	cmp	r3, #0
 800423a:	f040 81d4 	bne.w	80045e6 <HAL_ADCEx_InjectedConfigChannel+0x566>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800423e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004242:	2b00      	cmp	r3, #0
 8004244:	f040 81cf 	bne.w	80045e6 <HAL_ADCEx_InjectedConfigChannel+0x566>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800424c:	2b00      	cmp	r3, #0
 800424e:	d003      	beq.n	8004258 <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004254:	2b00      	cmp	r3, #0
 8004256:	d116      	bne.n	8004286 <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800425e:	2b01      	cmp	r3, #1
 8004260:	d108      	bne.n	8004274 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	68da      	ldr	r2, [r3, #12]
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004270:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004272:	e01f      	b.n	80042b4 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68da      	ldr	r2, [r3, #12]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8004282:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004284:	e016      	b.n	80042b4 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800428c:	2b01      	cmp	r3, #1
 800428e:	d109      	bne.n	80042a4 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004294:	f043 0220 	orr.w	r2, r3, #32
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	65da      	str	r2, [r3, #92]	; 0x5c

        tmp_hal_status = HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 80042a2:	e007      	b.n	80042b4 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	68da      	ldr	r2, [r3, #12]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80042b2:	60da      	str	r2, [r3, #12]
      }
    }

    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d110      	bne.n	80042e0 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	691b      	ldr	r3, [r3, #16]
 80042c4:	f423 72ff 	bic.w	r2, r3, #510	; 0x1fe
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042d0:	430b      	orrs	r3, r1
 80042d2:	431a      	orrs	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f042 0202 	orr.w	r2, r2, #2
 80042dc:	611a      	str	r2, [r3, #16]
 80042de:	e007      	b.n	80042f0 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	691a      	ldr	r2, [r3, #16]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f022 0202 	bic.w	r2, r2, #2
 80042ee:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80042f8:	d10f      	bne.n	800431a <HAL_ADCEx_InjectedConfigChannel+0x29a>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6818      	ldr	r0, [r3, #0]
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	2200      	movs	r2, #0
 8004304:	4619      	mov	r1, r3
 8004306:	f7ff fc44 	bl	8003b92 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004312:	4618      	mov	r0, r3
 8004314:	f7ff fc1c 	bl	8003b50 <LL_ADC_SetSamplingTimeCommonConfig>
 8004318:	e00e      	b.n	8004338 <HAL_ADCEx_InjectedConfigChannel+0x2b8>
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSamplingTime);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6818      	ldr	r0, [r3, #0]
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	6819      	ldr	r1, [r3, #0]
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	461a      	mov	r2, r3
 8004328:	f7ff fc33 	bl	8003b92 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2100      	movs	r1, #0
 8004332:	4618      	mov	r0, r3
 8004334:	f7ff fc0c 	bl	8003b50 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	695a      	ldr	r2, [r3, #20]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68db      	ldr	r3, [r3, #12]
 8004342:	08db      	lsrs	r3, r3, #3
 8004344:	f003 0303 	and.w	r3, r3, #3
 8004348:	005b      	lsls	r3, r3, #1
 800434a:	fa02 f303 	lsl.w	r3, r2, r3
 800434e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	691b      	ldr	r3, [r3, #16]
 8004356:	2b04      	cmp	r3, #4
 8004358:	d025      	beq.n	80043a6 <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6818      	ldr	r0, [r3, #0]
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	6919      	ldr	r1, [r3, #16]
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800436a:	f7ff fb73 	bl	8003a54 <LL_ADC_SetOffset>
                       tmpOffsetShifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedOffsetSign);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6818      	ldr	r0, [r3, #0]
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	6919      	ldr	r1, [r3, #16]
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	461a      	mov	r2, r3
 800437c:	f7ff fbb8 	bl	8003af0 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6818      	ldr	r0, [r3, #0]
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	6919      	ldr	r1, [r3, #16]
                                 (sConfigInjected->InjectedOffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 800438c:	2b01      	cmp	r3, #1
 800438e:	d105      	bne.n	800439c <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8004390:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004394:	e003      	b.n	800439e <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8004396:	bf00      	nop
 8004398:	04104000 	.word	0x04104000
 800439c:	2300      	movs	r3, #0
 800439e:	461a      	mov	r2, r3
 80043a0:	f7ff fbbe 	bl	8003b20 <LL_ADC_SetOffsetSaturation>
 80043a4:	e11f      	b.n	80045e6 <HAL_ADCEx_InjectedConfigChannel+0x566>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	2100      	movs	r1, #0
 80043ac:	4618      	mov	r0, r3
 80043ae:	f7ff fb73 	bl	8003a98 <LL_ADC_GetOffsetChannel>
 80043b2:	4603      	mov	r3, r0
 80043b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d10a      	bne.n	80043d2 <HAL_ADCEx_InjectedConfigChannel+0x352>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2100      	movs	r1, #0
 80043c2:	4618      	mov	r0, r3
 80043c4:	f7ff fb68 	bl	8003a98 <LL_ADC_GetOffsetChannel>
 80043c8:	4603      	mov	r3, r0
 80043ca:	0e9b      	lsrs	r3, r3, #26
 80043cc:	f003 021f 	and.w	r2, r3, #31
 80043d0:	e014      	b.n	80043fc <HAL_ADCEx_InjectedConfigChannel+0x37c>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2100      	movs	r1, #0
 80043d8:	4618      	mov	r0, r3
 80043da:	f7ff fb5d 	bl	8003a98 <LL_ADC_GetOffsetChannel>
 80043de:	4603      	mov	r3, r0
 80043e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80043e8:	fa93 f3a3 	rbit	r3, r3
 80043ec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80043f0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80043f4:	fab3 f383 	clz	r3, r3
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	461a      	mov	r2, r3
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004404:	2b00      	cmp	r3, #0
 8004406:	d105      	bne.n	8004414 <HAL_ADCEx_InjectedConfigChannel+0x394>
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	0e9b      	lsrs	r3, r3, #26
 800440e:	f003 031f 	and.w	r3, r3, #31
 8004412:	e00a      	b.n	800442a <HAL_ADCEx_InjectedConfigChannel+0x3aa>
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800441a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800441c:	fa93 f3a3 	rbit	r3, r3
 8004420:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8004422:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004424:	fab3 f383 	clz	r3, r3
 8004428:	b2db      	uxtb	r3, r3
 800442a:	429a      	cmp	r2, r3
 800442c:	d106      	bne.n	800443c <HAL_ADCEx_InjectedConfigChannel+0x3bc>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	2200      	movs	r2, #0
 8004434:	2100      	movs	r1, #0
 8004436:	4618      	mov	r0, r3
 8004438:	f7ff fb42 	bl	8003ac0 <LL_ADC_SetOffsetState>
      }
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	2101      	movs	r1, #1
 8004442:	4618      	mov	r0, r3
 8004444:	f7ff fb28 	bl	8003a98 <LL_ADC_GetOffsetChannel>
 8004448:	4603      	mov	r3, r0
 800444a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800444e:	2b00      	cmp	r3, #0
 8004450:	d10a      	bne.n	8004468 <HAL_ADCEx_InjectedConfigChannel+0x3e8>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2101      	movs	r1, #1
 8004458:	4618      	mov	r0, r3
 800445a:	f7ff fb1d 	bl	8003a98 <LL_ADC_GetOffsetChannel>
 800445e:	4603      	mov	r3, r0
 8004460:	0e9b      	lsrs	r3, r3, #26
 8004462:	f003 021f 	and.w	r2, r3, #31
 8004466:	e010      	b.n	800448a <HAL_ADCEx_InjectedConfigChannel+0x40a>
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2101      	movs	r1, #1
 800446e:	4618      	mov	r0, r3
 8004470:	f7ff fb12 	bl	8003a98 <LL_ADC_GetOffsetChannel>
 8004474:	4603      	mov	r3, r0
 8004476:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004478:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800447a:	fa93 f3a3 	rbit	r3, r3
 800447e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8004480:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004482:	fab3 f383 	clz	r3, r3
 8004486:	b2db      	uxtb	r3, r3
 8004488:	461a      	mov	r2, r3
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004492:	2b00      	cmp	r3, #0
 8004494:	d105      	bne.n	80044a2 <HAL_ADCEx_InjectedConfigChannel+0x422>
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	0e9b      	lsrs	r3, r3, #26
 800449c:	f003 031f 	and.w	r3, r3, #31
 80044a0:	e00a      	b.n	80044b8 <HAL_ADCEx_InjectedConfigChannel+0x438>
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80044aa:	fa93 f3a3 	rbit	r3, r3
 80044ae:	66bb      	str	r3, [r7, #104]	; 0x68
  return result;
 80044b0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80044b2:	fab3 f383 	clz	r3, r3
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d106      	bne.n	80044ca <HAL_ADCEx_InjectedConfigChannel+0x44a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	2200      	movs	r2, #0
 80044c2:	2101      	movs	r1, #1
 80044c4:	4618      	mov	r0, r3
 80044c6:	f7ff fafb 	bl	8003ac0 <LL_ADC_SetOffsetState>
      }
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2102      	movs	r1, #2
 80044d0:	4618      	mov	r0, r3
 80044d2:	f7ff fae1 	bl	8003a98 <LL_ADC_GetOffsetChannel>
 80044d6:	4603      	mov	r3, r0
 80044d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d10a      	bne.n	80044f6 <HAL_ADCEx_InjectedConfigChannel+0x476>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	2102      	movs	r1, #2
 80044e6:	4618      	mov	r0, r3
 80044e8:	f7ff fad6 	bl	8003a98 <LL_ADC_GetOffsetChannel>
 80044ec:	4603      	mov	r3, r0
 80044ee:	0e9b      	lsrs	r3, r3, #26
 80044f0:	f003 021f 	and.w	r2, r3, #31
 80044f4:	e010      	b.n	8004518 <HAL_ADCEx_InjectedConfigChannel+0x498>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	2102      	movs	r1, #2
 80044fc:	4618      	mov	r0, r3
 80044fe:	f7ff facb 	bl	8003a98 <LL_ADC_GetOffsetChannel>
 8004502:	4603      	mov	r3, r0
 8004504:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004506:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004508:	fa93 f3a3 	rbit	r3, r3
 800450c:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 800450e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004510:	fab3 f383 	clz	r3, r3
 8004514:	b2db      	uxtb	r3, r3
 8004516:	461a      	mov	r2, r3
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004520:	2b00      	cmp	r3, #0
 8004522:	d105      	bne.n	8004530 <HAL_ADCEx_InjectedConfigChannel+0x4b0>
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	0e9b      	lsrs	r3, r3, #26
 800452a:	f003 031f 	and.w	r3, r3, #31
 800452e:	e00a      	b.n	8004546 <HAL_ADCEx_InjectedConfigChannel+0x4c6>
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004536:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004538:	fa93 f3a3 	rbit	r3, r3
 800453c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800453e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004540:	fab3 f383 	clz	r3, r3
 8004544:	b2db      	uxtb	r3, r3
 8004546:	429a      	cmp	r2, r3
 8004548:	d106      	bne.n	8004558 <HAL_ADCEx_InjectedConfigChannel+0x4d8>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2200      	movs	r2, #0
 8004550:	2102      	movs	r1, #2
 8004552:	4618      	mov	r0, r3
 8004554:	f7ff fab4 	bl	8003ac0 <LL_ADC_SetOffsetState>
      }
      if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	2103      	movs	r1, #3
 800455e:	4618      	mov	r0, r3
 8004560:	f7ff fa9a 	bl	8003a98 <LL_ADC_GetOffsetChannel>
 8004564:	4603      	mov	r3, r0
 8004566:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800456a:	2b00      	cmp	r3, #0
 800456c:	d10a      	bne.n	8004584 <HAL_ADCEx_InjectedConfigChannel+0x504>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2103      	movs	r1, #3
 8004574:	4618      	mov	r0, r3
 8004576:	f7ff fa8f 	bl	8003a98 <LL_ADC_GetOffsetChannel>
 800457a:	4603      	mov	r3, r0
 800457c:	0e9b      	lsrs	r3, r3, #26
 800457e:	f003 021f 	and.w	r2, r3, #31
 8004582:	e010      	b.n	80045a6 <HAL_ADCEx_InjectedConfigChannel+0x526>
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	2103      	movs	r1, #3
 800458a:	4618      	mov	r0, r3
 800458c:	f7ff fa84 	bl	8003a98 <LL_ADC_GetOffsetChannel>
 8004590:	4603      	mov	r3, r0
 8004592:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004594:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004596:	fa93 f3a3 	rbit	r3, r3
 800459a:	653b      	str	r3, [r7, #80]	; 0x50
  return result;
 800459c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800459e:	fab3 f383 	clz	r3, r3
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	461a      	mov	r2, r3
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d105      	bne.n	80045be <HAL_ADCEx_InjectedConfigChannel+0x53e>
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	0e9b      	lsrs	r3, r3, #26
 80045b8:	f003 031f 	and.w	r3, r3, #31
 80045bc:	e00a      	b.n	80045d4 <HAL_ADCEx_InjectedConfigChannel+0x554>
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045c6:	fa93 f3a3 	rbit	r3, r3
 80045ca:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80045cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045ce:	fab3 f383 	clz	r3, r3
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d106      	bne.n	80045e6 <HAL_ADCEx_InjectedConfigChannel+0x566>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2200      	movs	r2, #0
 80045de:	2103      	movs	r1, #3
 80045e0:	4618      	mov	r0, r3
 80045e2:	f7ff fa6d 	bl	8003ac0 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f7ff fb2c 	bl	8003c48 <LL_ADC_IsEnabled>
 80045f0:	4603      	mov	r3, r0
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	f040 810c 	bne.w	8004810 <HAL_ADCEx_InjectedConfigChannel+0x790>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6818      	ldr	r0, [r3, #0]
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	6819      	ldr	r1, [r3, #0]
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	461a      	mov	r2, r3
 8004606:	f7ff faed 	bl	8003be4 <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	4aab      	ldr	r2, [pc, #684]	; (80048bc <HAL_ADCEx_InjectedConfigChannel+0x83c>)
 8004610:	4293      	cmp	r3, r2
 8004612:	f040 80fd 	bne.w	8004810 <HAL_ADCEx_InjectedConfigChannel+0x790>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel) + 1UL) & 0x1FUL)), sConfigInjected->InjectedSamplingTime);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6818      	ldr	r0, [r3, #0]
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004622:	2b00      	cmp	r3, #0
 8004624:	d10b      	bne.n	800463e <HAL_ADCEx_InjectedConfigChannel+0x5be>
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	0e9b      	lsrs	r3, r3, #26
 800462c:	3301      	adds	r3, #1
 800462e:	f003 031f 	and.w	r3, r3, #31
 8004632:	2b09      	cmp	r3, #9
 8004634:	bf94      	ite	ls
 8004636:	2301      	movls	r3, #1
 8004638:	2300      	movhi	r3, #0
 800463a:	b2db      	uxtb	r3, r3
 800463c:	e012      	b.n	8004664 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004644:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004646:	fa93 f3a3 	rbit	r3, r3
 800464a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800464c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800464e:	fab3 f383 	clz	r3, r3
 8004652:	b2db      	uxtb	r3, r3
 8004654:	3301      	adds	r3, #1
 8004656:	f003 031f 	and.w	r3, r3, #31
 800465a:	2b09      	cmp	r3, #9
 800465c:	bf94      	ite	ls
 800465e:	2301      	movls	r3, #1
 8004660:	2300      	movhi	r3, #0
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b00      	cmp	r3, #0
 8004666:	d064      	beq.n	8004732 <HAL_ADCEx_InjectedConfigChannel+0x6b2>
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004670:	2b00      	cmp	r3, #0
 8004672:	d107      	bne.n	8004684 <HAL_ADCEx_InjectedConfigChannel+0x604>
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	0e9b      	lsrs	r3, r3, #26
 800467a:	3301      	adds	r3, #1
 800467c:	069b      	lsls	r3, r3, #26
 800467e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004682:	e00e      	b.n	80046a2 <HAL_ADCEx_InjectedConfigChannel+0x622>
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800468a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800468c:	fa93 f3a3 	rbit	r3, r3
 8004690:	63bb      	str	r3, [r7, #56]	; 0x38
  return result;
 8004692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004694:	fab3 f383 	clz	r3, r3
 8004698:	b2db      	uxtb	r3, r3
 800469a:	3301      	adds	r3, #1
 800469c:	069b      	lsls	r3, r3, #26
 800469e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d109      	bne.n	80046c2 <HAL_ADCEx_InjectedConfigChannel+0x642>
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	0e9b      	lsrs	r3, r3, #26
 80046b4:	3301      	adds	r3, #1
 80046b6:	f003 031f 	and.w	r3, r3, #31
 80046ba:	2101      	movs	r1, #1
 80046bc:	fa01 f303 	lsl.w	r3, r1, r3
 80046c0:	e010      	b.n	80046e4 <HAL_ADCEx_InjectedConfigChannel+0x664>
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046ca:	fa93 f3a3 	rbit	r3, r3
 80046ce:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80046d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d2:	fab3 f383 	clz	r3, r3
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	3301      	adds	r3, #1
 80046da:	f003 031f 	and.w	r3, r3, #31
 80046de:	2101      	movs	r1, #1
 80046e0:	fa01 f303 	lsl.w	r3, r1, r3
 80046e4:	ea42 0103 	orr.w	r1, r2, r3
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d10a      	bne.n	800470a <HAL_ADCEx_InjectedConfigChannel+0x68a>
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	0e9b      	lsrs	r3, r3, #26
 80046fa:	3301      	adds	r3, #1
 80046fc:	f003 021f 	and.w	r2, r3, #31
 8004700:	4613      	mov	r3, r2
 8004702:	005b      	lsls	r3, r3, #1
 8004704:	4413      	add	r3, r2
 8004706:	051b      	lsls	r3, r3, #20
 8004708:	e011      	b.n	800472e <HAL_ADCEx_InjectedConfigChannel+0x6ae>
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004712:	fa93 f3a3 	rbit	r3, r3
 8004716:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8004718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800471a:	fab3 f383 	clz	r3, r3
 800471e:	b2db      	uxtb	r3, r3
 8004720:	3301      	adds	r3, #1
 8004722:	f003 021f 	and.w	r2, r3, #31
 8004726:	4613      	mov	r3, r2
 8004728:	005b      	lsls	r3, r3, #1
 800472a:	4413      	add	r3, r2
 800472c:	051b      	lsls	r3, r3, #20
 800472e:	430b      	orrs	r3, r1
 8004730:	e069      	b.n	8004806 <HAL_ADCEx_InjectedConfigChannel+0x786>
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800473a:	2b00      	cmp	r3, #0
 800473c:	d107      	bne.n	800474e <HAL_ADCEx_InjectedConfigChannel+0x6ce>
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	0e9b      	lsrs	r3, r3, #26
 8004744:	3301      	adds	r3, #1
 8004746:	069b      	lsls	r3, r3, #26
 8004748:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800474c:	e00e      	b.n	800476c <HAL_ADCEx_InjectedConfigChannel+0x6ec>
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004756:	fa93 f3a3 	rbit	r3, r3
 800475a:	623b      	str	r3, [r7, #32]
  return result;
 800475c:	6a3b      	ldr	r3, [r7, #32]
 800475e:	fab3 f383 	clz	r3, r3
 8004762:	b2db      	uxtb	r3, r3
 8004764:	3301      	adds	r3, #1
 8004766:	069b      	lsls	r3, r3, #26
 8004768:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004774:	2b00      	cmp	r3, #0
 8004776:	d109      	bne.n	800478c <HAL_ADCEx_InjectedConfigChannel+0x70c>
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	0e9b      	lsrs	r3, r3, #26
 800477e:	3301      	adds	r3, #1
 8004780:	f003 031f 	and.w	r3, r3, #31
 8004784:	2101      	movs	r1, #1
 8004786:	fa01 f303 	lsl.w	r3, r1, r3
 800478a:	e010      	b.n	80047ae <HAL_ADCEx_InjectedConfigChannel+0x72e>
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004792:	69fb      	ldr	r3, [r7, #28]
 8004794:	fa93 f3a3 	rbit	r3, r3
 8004798:	61bb      	str	r3, [r7, #24]
  return result;
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	fab3 f383 	clz	r3, r3
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	3301      	adds	r3, #1
 80047a4:	f003 031f 	and.w	r3, r3, #31
 80047a8:	2101      	movs	r1, #1
 80047aa:	fa01 f303 	lsl.w	r3, r1, r3
 80047ae:	ea42 0103 	orr.w	r1, r2, r3
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d10d      	bne.n	80047da <HAL_ADCEx_InjectedConfigChannel+0x75a>
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	0e9b      	lsrs	r3, r3, #26
 80047c4:	3301      	adds	r3, #1
 80047c6:	f003 021f 	and.w	r2, r3, #31
 80047ca:	4613      	mov	r3, r2
 80047cc:	005b      	lsls	r3, r3, #1
 80047ce:	4413      	add	r3, r2
 80047d0:	3b1e      	subs	r3, #30
 80047d2:	051b      	lsls	r3, r3, #20
 80047d4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80047d8:	e014      	b.n	8004804 <HAL_ADCEx_InjectedConfigChannel+0x784>
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	fa93 f3a3 	rbit	r3, r3
 80047e6:	613b      	str	r3, [r7, #16]
  return result;
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	fab3 f383 	clz	r3, r3
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	3301      	adds	r3, #1
 80047f2:	f003 021f 	and.w	r2, r3, #31
 80047f6:	4613      	mov	r3, r2
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	4413      	add	r3, r2
 80047fc:	3b1e      	subs	r3, #30
 80047fe:	051b      	lsls	r3, r3, #20
 8004800:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004804:	430b      	orrs	r3, r1
 8004806:	683a      	ldr	r2, [r7, #0]
 8004808:	6892      	ldr	r2, [r2, #8]
 800480a:	4619      	mov	r1, r3
 800480c:	f7ff f9c1 	bl	8003b92 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	4b2a      	ldr	r3, [pc, #168]	; (80048c0 <HAL_ADCEx_InjectedConfigChannel+0x840>)
 8004816:	4013      	ands	r3, r2
 8004818:	2b00      	cmp	r3, #0
 800481a:	d079      	beq.n	8004910 <HAL_ADCEx_InjectedConfigChannel+0x890>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800481c:	4829      	ldr	r0, [pc, #164]	; (80048c4 <HAL_ADCEx_InjectedConfigChannel+0x844>)
 800481e:	f7ff f90a 	bl	8003a36 <LL_ADC_GetCommonPathInternalCh>
 8004822:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a27      	ldr	r2, [pc, #156]	; (80048c8 <HAL_ADCEx_InjectedConfigChannel+0x848>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d004      	beq.n	800483a <HAL_ADCEx_InjectedConfigChannel+0x7ba>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4a25      	ldr	r2, [pc, #148]	; (80048cc <HAL_ADCEx_InjectedConfigChannel+0x84c>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d126      	bne.n	8004888 <HAL_ADCEx_InjectedConfigChannel+0x808>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800483a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800483e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d120      	bne.n	8004888 <HAL_ADCEx_InjectedConfigChannel+0x808>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800484e:	d15f      	bne.n	8004910 <HAL_ADCEx_InjectedConfigChannel+0x890>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004850:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004854:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004858:	4619      	mov	r1, r3
 800485a:	481a      	ldr	r0, [pc, #104]	; (80048c4 <HAL_ADCEx_InjectedConfigChannel+0x844>)
 800485c:	f7ff f8d8 	bl	8003a10 <LL_ADC_SetCommonPathInternalCh>
        /* Delay for temperature sensor stabilization time */
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004860:	4b1b      	ldr	r3, [pc, #108]	; (80048d0 <HAL_ADCEx_InjectedConfigChannel+0x850>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	099b      	lsrs	r3, r3, #6
 8004866:	4a1b      	ldr	r2, [pc, #108]	; (80048d4 <HAL_ADCEx_InjectedConfigChannel+0x854>)
 8004868:	fba2 2303 	umull	r2, r3, r2, r3
 800486c:	099a      	lsrs	r2, r3, #6
 800486e:	4613      	mov	r3, r2
 8004870:	005b      	lsls	r3, r3, #1
 8004872:	4413      	add	r3, r2
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	60fb      	str	r3, [r7, #12]
        while (wait_loop_index != 0UL)
 8004878:	e002      	b.n	8004880 <HAL_ADCEx_InjectedConfigChannel+0x800>
        {
          wait_loop_index--;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	3b01      	subs	r3, #1
 800487e:	60fb      	str	r3, [r7, #12]
        while (wait_loop_index != 0UL)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1f9      	bne.n	800487a <HAL_ADCEx_InjectedConfigChannel+0x7fa>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004886:	e043      	b.n	8004910 <HAL_ADCEx_InjectedConfigChannel+0x890>
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	4a12      	ldr	r2, [pc, #72]	; (80048d8 <HAL_ADCEx_InjectedConfigChannel+0x858>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d126      	bne.n	80048e0 <HAL_ADCEx_InjectedConfigChannel+0x860>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004892:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004896:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d120      	bne.n	80048e0 <HAL_ADCEx_InjectedConfigChannel+0x860>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	4a0e      	ldr	r2, [pc, #56]	; (80048dc <HAL_ADCEx_InjectedConfigChannel+0x85c>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d033      	beq.n	8004910 <HAL_ADCEx_InjectedConfigChannel+0x890>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80048a8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80048ac:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048b0:	4619      	mov	r1, r3
 80048b2:	4804      	ldr	r0, [pc, #16]	; (80048c4 <HAL_ADCEx_InjectedConfigChannel+0x844>)
 80048b4:	f7ff f8ac 	bl	8003a10 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80048b8:	e02a      	b.n	8004910 <HAL_ADCEx_InjectedConfigChannel+0x890>
 80048ba:	bf00      	nop
 80048bc:	407f0000 	.word	0x407f0000
 80048c0:	80080000 	.word	0x80080000
 80048c4:	50000300 	.word	0x50000300
 80048c8:	c3210000 	.word	0xc3210000
 80048cc:	90c00010 	.word	0x90c00010
 80048d0:	20000000 	.word	0x20000000
 80048d4:	053e2d63 	.word	0x053e2d63
 80048d8:	c7520000 	.word	0xc7520000
 80048dc:	50000100 	.word	0x50000100
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a0f      	ldr	r2, [pc, #60]	; (8004924 <HAL_ADCEx_InjectedConfigChannel+0x8a4>)
 80048e6:	4293      	cmp	r3, r2
 80048e8:	d112      	bne.n	8004910 <HAL_ADCEx_InjectedConfigChannel+0x890>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80048ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80048ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d10c      	bne.n	8004910 <HAL_ADCEx_InjectedConfigChannel+0x890>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a0b      	ldr	r2, [pc, #44]	; (8004928 <HAL_ADCEx_InjectedConfigChannel+0x8a8>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d007      	beq.n	8004910 <HAL_ADCEx_InjectedConfigChannel+0x890>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004900:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004904:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004908:	4619      	mov	r1, r3
 800490a:	4808      	ldr	r0, [pc, #32]	; (800492c <HAL_ADCEx_InjectedConfigChannel+0x8ac>)
 800490c:	f7ff f880 	bl	8003a10 <LL_ADC_SetCommonPathInternalCh>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004918:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
}
 800491c:	4618      	mov	r0, r3
 800491e:	37a0      	adds	r7, #160	; 0xa0
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}
 8004924:	cb840000 	.word	0xcb840000
 8004928:	50000100 	.word	0x50000100
 800492c:	50000300 	.word	0x50000300

08004930 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004930:	b590      	push	{r4, r7, lr}
 8004932:	b0a1      	sub	sp, #132	; 0x84
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800493a:	2300      	movs	r3, #0
 800493c:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004946:	2b01      	cmp	r3, #1
 8004948:	d101      	bne.n	800494e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800494a:	2302      	movs	r3, #2
 800494c:	e087      	b.n	8004a5e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800495e:	d102      	bne.n	8004966 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8004960:	4b41      	ldr	r3, [pc, #260]	; (8004a68 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 8004962:	60bb      	str	r3, [r7, #8]
 8004964:	e001      	b.n	800496a <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8004966:	2300      	movs	r3, #0
 8004968:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d10b      	bne.n	8004988 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004974:	f043 0220 	orr.w	r2, r3, #32
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8004984:	2301      	movs	r3, #1
 8004986:	e06a      	b.n	8004a5e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004988:	68bb      	ldr	r3, [r7, #8]
 800498a:	4618      	mov	r0, r3
 800498c:	f7ff f99c 	bl	8003cc8 <LL_ADC_REG_IsConversionOngoing>
 8004990:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	4618      	mov	r0, r3
 8004998:	f7ff f996 	bl	8003cc8 <LL_ADC_REG_IsConversionOngoing>
 800499c:	4603      	mov	r3, r0
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d14c      	bne.n	8004a3c <HAL_ADCEx_MultiModeConfigChannel+0x10c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80049a2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d149      	bne.n	8004a3c <HAL_ADCEx_MultiModeConfigChannel+0x10c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80049a8:	4b30      	ldr	r3, [pc, #192]	; (8004a6c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80049aa:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d028      	beq.n	8004a06 <HAL_ADCEx_MultiModeConfigChannel+0xd6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80049b4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	6859      	ldr	r1, [r3, #4]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80049c6:	035b      	lsls	r3, r3, #13
 80049c8:	430b      	orrs	r3, r1
 80049ca:	431a      	orrs	r2, r3
 80049cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049ce:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80049d0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80049d4:	f7ff f938 	bl	8003c48 <LL_ADC_IsEnabled>
 80049d8:	4604      	mov	r4, r0
 80049da:	4823      	ldr	r0, [pc, #140]	; (8004a68 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 80049dc:	f7ff f934 	bl	8003c48 <LL_ADC_IsEnabled>
 80049e0:	4603      	mov	r3, r0
 80049e2:	4323      	orrs	r3, r4
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d133      	bne.n	8004a50 <HAL_ADCEx_MultiModeConfigChannel+0x120>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80049e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80049f0:	f023 030f 	bic.w	r3, r3, #15
 80049f4:	683a      	ldr	r2, [r7, #0]
 80049f6:	6811      	ldr	r1, [r2, #0]
 80049f8:	683a      	ldr	r2, [r7, #0]
 80049fa:	6892      	ldr	r2, [r2, #8]
 80049fc:	430a      	orrs	r2, r1
 80049fe:	431a      	orrs	r2, r3
 8004a00:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a02:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004a04:	e024      	b.n	8004a50 <HAL_ADCEx_MultiModeConfigChannel+0x120>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004a06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a10:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004a12:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8004a16:	f7ff f917 	bl	8003c48 <LL_ADC_IsEnabled>
 8004a1a:	4604      	mov	r4, r0
 8004a1c:	4812      	ldr	r0, [pc, #72]	; (8004a68 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 8004a1e:	f7ff f913 	bl	8003c48 <LL_ADC_IsEnabled>
 8004a22:	4603      	mov	r3, r0
 8004a24:	4323      	orrs	r3, r4
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d112      	bne.n	8004a50 <HAL_ADCEx_MultiModeConfigChannel+0x120>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004a2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a2c:	689b      	ldr	r3, [r3, #8]
 8004a2e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004a32:	f023 030f 	bic.w	r3, r3, #15
 8004a36:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8004a38:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004a3a:	e009      	b.n	8004a50 <HAL_ADCEx_MultiModeConfigChannel+0x120>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a40:	f043 0220 	orr.w	r2, r3, #32
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8004a4e:	e000      	b.n	8004a52 <HAL_ADCEx_MultiModeConfigChannel+0x122>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004a50:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8004a5a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3784      	adds	r7, #132	; 0x84
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd90      	pop	{r4, r7, pc}
 8004a66:	bf00      	nop
 8004a68:	50000100 	.word	0x50000100
 8004a6c:	50000300 	.word	0x50000300

08004a70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f003 0307 	and.w	r3, r3, #7
 8004a7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a80:	4b0c      	ldr	r3, [pc, #48]	; (8004ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a86:	68ba      	ldr	r2, [r7, #8]
 8004a88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004aa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004aa2:	4a04      	ldr	r2, [pc, #16]	; (8004ab4 <__NVIC_SetPriorityGrouping+0x44>)
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	60d3      	str	r3, [r2, #12]
}
 8004aa8:	bf00      	nop
 8004aaa:	3714      	adds	r7, #20
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr
 8004ab4:	e000ed00 	.word	0xe000ed00

08004ab8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004abc:	4b04      	ldr	r3, [pc, #16]	; (8004ad0 <__NVIC_GetPriorityGrouping+0x18>)
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	0a1b      	lsrs	r3, r3, #8
 8004ac2:	f003 0307 	and.w	r3, r3, #7
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr
 8004ad0:	e000ed00 	.word	0xe000ed00

08004ad4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	4603      	mov	r3, r0
 8004adc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	db0b      	blt.n	8004afe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ae6:	79fb      	ldrb	r3, [r7, #7]
 8004ae8:	f003 021f 	and.w	r2, r3, #31
 8004aec:	4907      	ldr	r1, [pc, #28]	; (8004b0c <__NVIC_EnableIRQ+0x38>)
 8004aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004af2:	095b      	lsrs	r3, r3, #5
 8004af4:	2001      	movs	r0, #1
 8004af6:	fa00 f202 	lsl.w	r2, r0, r2
 8004afa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004afe:	bf00      	nop
 8004b00:	370c      	adds	r7, #12
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	e000e100 	.word	0xe000e100

08004b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	4603      	mov	r3, r0
 8004b18:	6039      	str	r1, [r7, #0]
 8004b1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	db0a      	blt.n	8004b3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	b2da      	uxtb	r2, r3
 8004b28:	490c      	ldr	r1, [pc, #48]	; (8004b5c <__NVIC_SetPriority+0x4c>)
 8004b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b2e:	0112      	lsls	r2, r2, #4
 8004b30:	b2d2      	uxtb	r2, r2
 8004b32:	440b      	add	r3, r1
 8004b34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b38:	e00a      	b.n	8004b50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	b2da      	uxtb	r2, r3
 8004b3e:	4908      	ldr	r1, [pc, #32]	; (8004b60 <__NVIC_SetPriority+0x50>)
 8004b40:	79fb      	ldrb	r3, [r7, #7]
 8004b42:	f003 030f 	and.w	r3, r3, #15
 8004b46:	3b04      	subs	r3, #4
 8004b48:	0112      	lsls	r2, r2, #4
 8004b4a:	b2d2      	uxtb	r2, r2
 8004b4c:	440b      	add	r3, r1
 8004b4e:	761a      	strb	r2, [r3, #24]
}
 8004b50:	bf00      	nop
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr
 8004b5c:	e000e100 	.word	0xe000e100
 8004b60:	e000ed00 	.word	0xe000ed00

08004b64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b089      	sub	sp, #36	; 0x24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f003 0307 	and.w	r3, r3, #7
 8004b76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b78:	69fb      	ldr	r3, [r7, #28]
 8004b7a:	f1c3 0307 	rsb	r3, r3, #7
 8004b7e:	2b04      	cmp	r3, #4
 8004b80:	bf28      	it	cs
 8004b82:	2304      	movcs	r3, #4
 8004b84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b86:	69fb      	ldr	r3, [r7, #28]
 8004b88:	3304      	adds	r3, #4
 8004b8a:	2b06      	cmp	r3, #6
 8004b8c:	d902      	bls.n	8004b94 <NVIC_EncodePriority+0x30>
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	3b03      	subs	r3, #3
 8004b92:	e000      	b.n	8004b96 <NVIC_EncodePriority+0x32>
 8004b94:	2300      	movs	r3, #0
 8004b96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b98:	f04f 32ff 	mov.w	r2, #4294967295
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004ba2:	43da      	mvns	r2, r3
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	401a      	ands	r2, r3
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bac:	f04f 31ff 	mov.w	r1, #4294967295
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8004bb6:	43d9      	mvns	r1, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bbc:	4313      	orrs	r3, r2
         );
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3724      	adds	r7, #36	; 0x24
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc8:	4770      	bx	lr
	...

08004bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	3b01      	subs	r3, #1
 8004bd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004bdc:	d301      	bcc.n	8004be2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004bde:	2301      	movs	r3, #1
 8004be0:	e00f      	b.n	8004c02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004be2:	4a0a      	ldr	r2, [pc, #40]	; (8004c0c <SysTick_Config+0x40>)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	3b01      	subs	r3, #1
 8004be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004bea:	210f      	movs	r1, #15
 8004bec:	f04f 30ff 	mov.w	r0, #4294967295
 8004bf0:	f7ff ff8e 	bl	8004b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004bf4:	4b05      	ldr	r3, [pc, #20]	; (8004c0c <SysTick_Config+0x40>)
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004bfa:	4b04      	ldr	r3, [pc, #16]	; (8004c0c <SysTick_Config+0x40>)
 8004bfc:	2207      	movs	r2, #7
 8004bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c00:	2300      	movs	r3, #0
}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3708      	adds	r7, #8
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop
 8004c0c:	e000e010 	.word	0xe000e010

08004c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c18:	6878      	ldr	r0, [r7, #4]
 8004c1a:	f7ff ff29 	bl	8004a70 <__NVIC_SetPriorityGrouping>
}
 8004c1e:	bf00      	nop
 8004c20:	3708      	adds	r7, #8
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}

08004c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c26:	b580      	push	{r7, lr}
 8004c28:	b086      	sub	sp, #24
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	60b9      	str	r1, [r7, #8]
 8004c30:	607a      	str	r2, [r7, #4]
 8004c32:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004c34:	f7ff ff40 	bl	8004ab8 <__NVIC_GetPriorityGrouping>
 8004c38:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	68b9      	ldr	r1, [r7, #8]
 8004c3e:	6978      	ldr	r0, [r7, #20]
 8004c40:	f7ff ff90 	bl	8004b64 <NVIC_EncodePriority>
 8004c44:	4602      	mov	r2, r0
 8004c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c4a:	4611      	mov	r1, r2
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	f7ff ff5f 	bl	8004b10 <__NVIC_SetPriority>
}
 8004c52:	bf00      	nop
 8004c54:	3718      	adds	r7, #24
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}

08004c5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c5a:	b580      	push	{r7, lr}
 8004c5c:	b082      	sub	sp, #8
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	4603      	mov	r3, r0
 8004c62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f7ff ff33 	bl	8004ad4 <__NVIC_EnableIRQ>
}
 8004c6e:	bf00      	nop
 8004c70:	3708      	adds	r7, #8
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}

08004c76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c76:	b580      	push	{r7, lr}
 8004c78:	b082      	sub	sp, #8
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f7ff ffa4 	bl	8004bcc <SysTick_Config>
 8004c84:	4603      	mov	r3, r0
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3708      	adds	r7, #8
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}

08004c8e <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004c8e:	b580      	push	{r7, lr}
 8004c90:	b084      	sub	sp, #16
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c96:	2300      	movs	r3, #0
 8004c98:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004ca0:	b2db      	uxtb	r3, r3
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d00d      	beq.n	8004cc2 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2204      	movs	r2, #4
 8004caa:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	73fb      	strb	r3, [r7, #15]
 8004cc0:	e047      	b.n	8004d52 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f022 020e 	bic.w	r2, r2, #14
 8004cd0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681a      	ldr	r2, [r3, #0]
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f022 0201 	bic.w	r2, r2, #1
 8004ce0:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004cf0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cf6:	f003 021f 	and.w	r2, r3, #31
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cfe:	2101      	movs	r1, #1
 8004d00:	fa01 f202 	lsl.w	r2, r1, r2
 8004d04:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004d0e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d00c      	beq.n	8004d32 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d22:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d26:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d2c:	687a      	ldr	r2, [r7, #4]
 8004d2e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004d30:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2201      	movs	r2, #1
 8004d36:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d003      	beq.n	8004d52 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	4798      	blx	r3
    }
  }
  return status;
 8004d52:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d54:	4618      	mov	r0, r3
 8004d56:	3710      	adds	r7, #16
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}

08004d5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b087      	sub	sp, #28
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004d66:	2300      	movs	r3, #0
 8004d68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004d6a:	e15a      	b.n	8005022 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	2101      	movs	r1, #1
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	fa01 f303 	lsl.w	r3, r1, r3
 8004d78:	4013      	ands	r3, r2
 8004d7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	f000 814c 	beq.w	800501c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d00b      	beq.n	8004da4 <HAL_GPIO_Init+0x48>
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	685b      	ldr	r3, [r3, #4]
 8004d90:	2b02      	cmp	r3, #2
 8004d92:	d007      	beq.n	8004da4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004d98:	2b11      	cmp	r3, #17
 8004d9a:	d003      	beq.n	8004da4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	2b12      	cmp	r3, #18
 8004da2:	d130      	bne.n	8004e06 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	005b      	lsls	r3, r3, #1
 8004dae:	2203      	movs	r2, #3
 8004db0:	fa02 f303 	lsl.w	r3, r2, r3
 8004db4:	43db      	mvns	r3, r3
 8004db6:	693a      	ldr	r2, [r7, #16]
 8004db8:	4013      	ands	r3, r2
 8004dba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	68da      	ldr	r2, [r3, #12]
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	005b      	lsls	r3, r3, #1
 8004dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc8:	693a      	ldr	r2, [r7, #16]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	693a      	ldr	r2, [r7, #16]
 8004dd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004dda:	2201      	movs	r2, #1
 8004ddc:	697b      	ldr	r3, [r7, #20]
 8004dde:	fa02 f303 	lsl.w	r3, r2, r3
 8004de2:	43db      	mvns	r3, r3
 8004de4:	693a      	ldr	r2, [r7, #16]
 8004de6:	4013      	ands	r3, r2
 8004de8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	091b      	lsrs	r3, r3, #4
 8004df0:	f003 0201 	and.w	r2, r3, #1
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfa:	693a      	ldr	r2, [r7, #16]
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	693a      	ldr	r2, [r7, #16]
 8004e04:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	68db      	ldr	r3, [r3, #12]
 8004e0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	005b      	lsls	r3, r3, #1
 8004e10:	2203      	movs	r2, #3
 8004e12:	fa02 f303 	lsl.w	r3, r2, r3
 8004e16:	43db      	mvns	r3, r3
 8004e18:	693a      	ldr	r2, [r7, #16]
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	689a      	ldr	r2, [r3, #8]
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	005b      	lsls	r3, r3, #1
 8004e26:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2a:	693a      	ldr	r2, [r7, #16]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	693a      	ldr	r2, [r7, #16]
 8004e34:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	2b02      	cmp	r3, #2
 8004e3c:	d003      	beq.n	8004e46 <HAL_GPIO_Init+0xea>
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	2b12      	cmp	r3, #18
 8004e44:	d123      	bne.n	8004e8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	08da      	lsrs	r2, r3, #3
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	3208      	adds	r2, #8
 8004e4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	f003 0307 	and.w	r3, r3, #7
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	220f      	movs	r2, #15
 8004e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e62:	43db      	mvns	r3, r3
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	4013      	ands	r3, r2
 8004e68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	691a      	ldr	r2, [r3, #16]
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	f003 0307 	and.w	r3, r3, #7
 8004e74:	009b      	lsls	r3, r3, #2
 8004e76:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7a:	693a      	ldr	r2, [r7, #16]
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	08da      	lsrs	r2, r3, #3
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	3208      	adds	r2, #8
 8004e88:	6939      	ldr	r1, [r7, #16]
 8004e8a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	005b      	lsls	r3, r3, #1
 8004e98:	2203      	movs	r2, #3
 8004e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9e:	43db      	mvns	r3, r3
 8004ea0:	693a      	ldr	r2, [r7, #16]
 8004ea2:	4013      	ands	r3, r2
 8004ea4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	f003 0203 	and.w	r2, r3, #3
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	005b      	lsls	r3, r3, #1
 8004eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	693a      	ldr	r2, [r7, #16]
 8004ec0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	f000 80a6 	beq.w	800501c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ed0:	4b5b      	ldr	r3, [pc, #364]	; (8005040 <HAL_GPIO_Init+0x2e4>)
 8004ed2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ed4:	4a5a      	ldr	r2, [pc, #360]	; (8005040 <HAL_GPIO_Init+0x2e4>)
 8004ed6:	f043 0301 	orr.w	r3, r3, #1
 8004eda:	6613      	str	r3, [r2, #96]	; 0x60
 8004edc:	4b58      	ldr	r3, [pc, #352]	; (8005040 <HAL_GPIO_Init+0x2e4>)
 8004ede:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ee0:	f003 0301 	and.w	r3, r3, #1
 8004ee4:	60bb      	str	r3, [r7, #8]
 8004ee6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ee8:	4a56      	ldr	r2, [pc, #344]	; (8005044 <HAL_GPIO_Init+0x2e8>)
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	089b      	lsrs	r3, r3, #2
 8004eee:	3302      	adds	r3, #2
 8004ef0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	f003 0303 	and.w	r3, r3, #3
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	220f      	movs	r2, #15
 8004f00:	fa02 f303 	lsl.w	r3, r2, r3
 8004f04:	43db      	mvns	r3, r3
 8004f06:	693a      	ldr	r2, [r7, #16]
 8004f08:	4013      	ands	r3, r2
 8004f0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004f12:	d01f      	beq.n	8004f54 <HAL_GPIO_Init+0x1f8>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a4c      	ldr	r2, [pc, #304]	; (8005048 <HAL_GPIO_Init+0x2ec>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d019      	beq.n	8004f50 <HAL_GPIO_Init+0x1f4>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4a4b      	ldr	r2, [pc, #300]	; (800504c <HAL_GPIO_Init+0x2f0>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d013      	beq.n	8004f4c <HAL_GPIO_Init+0x1f0>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a4a      	ldr	r2, [pc, #296]	; (8005050 <HAL_GPIO_Init+0x2f4>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d00d      	beq.n	8004f48 <HAL_GPIO_Init+0x1ec>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4a49      	ldr	r2, [pc, #292]	; (8005054 <HAL_GPIO_Init+0x2f8>)
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d007      	beq.n	8004f44 <HAL_GPIO_Init+0x1e8>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	4a48      	ldr	r2, [pc, #288]	; (8005058 <HAL_GPIO_Init+0x2fc>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d101      	bne.n	8004f40 <HAL_GPIO_Init+0x1e4>
 8004f3c:	2305      	movs	r3, #5
 8004f3e:	e00a      	b.n	8004f56 <HAL_GPIO_Init+0x1fa>
 8004f40:	2306      	movs	r3, #6
 8004f42:	e008      	b.n	8004f56 <HAL_GPIO_Init+0x1fa>
 8004f44:	2304      	movs	r3, #4
 8004f46:	e006      	b.n	8004f56 <HAL_GPIO_Init+0x1fa>
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e004      	b.n	8004f56 <HAL_GPIO_Init+0x1fa>
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	e002      	b.n	8004f56 <HAL_GPIO_Init+0x1fa>
 8004f50:	2301      	movs	r3, #1
 8004f52:	e000      	b.n	8004f56 <HAL_GPIO_Init+0x1fa>
 8004f54:	2300      	movs	r3, #0
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	f002 0203 	and.w	r2, r2, #3
 8004f5c:	0092      	lsls	r2, r2, #2
 8004f5e:	4093      	lsls	r3, r2
 8004f60:	693a      	ldr	r2, [r7, #16]
 8004f62:	4313      	orrs	r3, r2
 8004f64:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004f66:	4937      	ldr	r1, [pc, #220]	; (8005044 <HAL_GPIO_Init+0x2e8>)
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	089b      	lsrs	r3, r3, #2
 8004f6c:	3302      	adds	r3, #2
 8004f6e:	693a      	ldr	r2, [r7, #16]
 8004f70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004f74:	4b39      	ldr	r3, [pc, #228]	; (800505c <HAL_GPIO_Init+0x300>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	43db      	mvns	r3, r3
 8004f7e:	693a      	ldr	r2, [r7, #16]
 8004f80:	4013      	ands	r3, r2
 8004f82:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d003      	beq.n	8004f98 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004f90:	693a      	ldr	r2, [r7, #16]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	4313      	orrs	r3, r2
 8004f96:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004f98:	4a30      	ldr	r2, [pc, #192]	; (800505c <HAL_GPIO_Init+0x300>)
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004f9e:	4b2f      	ldr	r3, [pc, #188]	; (800505c <HAL_GPIO_Init+0x300>)
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	43db      	mvns	r3, r3
 8004fa8:	693a      	ldr	r2, [r7, #16]
 8004faa:	4013      	ands	r3, r2
 8004fac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d003      	beq.n	8004fc2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004fba:	693a      	ldr	r2, [r7, #16]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004fc2:	4a26      	ldr	r2, [pc, #152]	; (800505c <HAL_GPIO_Init+0x300>)
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004fc8:	4b24      	ldr	r3, [pc, #144]	; (800505c <HAL_GPIO_Init+0x300>)
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	43db      	mvns	r3, r3
 8004fd2:	693a      	ldr	r2, [r7, #16]
 8004fd4:	4013      	ands	r3, r2
 8004fd6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d003      	beq.n	8004fec <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004fe4:	693a      	ldr	r2, [r7, #16]
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	4313      	orrs	r3, r2
 8004fea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004fec:	4a1b      	ldr	r2, [pc, #108]	; (800505c <HAL_GPIO_Init+0x300>)
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004ff2:	4b1a      	ldr	r3, [pc, #104]	; (800505c <HAL_GPIO_Init+0x300>)
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	43db      	mvns	r3, r3
 8004ffc:	693a      	ldr	r2, [r7, #16]
 8004ffe:	4013      	ands	r3, r2
 8005000:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800500a:	2b00      	cmp	r3, #0
 800500c:	d003      	beq.n	8005016 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800500e:	693a      	ldr	r2, [r7, #16]
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	4313      	orrs	r3, r2
 8005014:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005016:	4a11      	ldr	r2, [pc, #68]	; (800505c <HAL_GPIO_Init+0x300>)
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	3301      	adds	r3, #1
 8005020:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	681a      	ldr	r2, [r3, #0]
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	fa22 f303 	lsr.w	r3, r2, r3
 800502c:	2b00      	cmp	r3, #0
 800502e:	f47f ae9d 	bne.w	8004d6c <HAL_GPIO_Init+0x10>
  }
}
 8005032:	bf00      	nop
 8005034:	371c      	adds	r7, #28
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop
 8005040:	40021000 	.word	0x40021000
 8005044:	40010000 	.word	0x40010000
 8005048:	48000400 	.word	0x48000400
 800504c:	48000800 	.word	0x48000800
 8005050:	48000c00 	.word	0x48000c00
 8005054:	48001000 	.word	0x48001000
 8005058:	48001400 	.word	0x48001400
 800505c:	40010400 	.word	0x40010400

08005060 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b082      	sub	sp, #8
 8005064:	af00      	add	r7, sp, #0
 8005066:	4603      	mov	r3, r0
 8005068:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800506a:	4b08      	ldr	r3, [pc, #32]	; (800508c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800506c:	695a      	ldr	r2, [r3, #20]
 800506e:	88fb      	ldrh	r3, [r7, #6]
 8005070:	4013      	ands	r3, r2
 8005072:	2b00      	cmp	r3, #0
 8005074:	d006      	beq.n	8005084 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005076:	4a05      	ldr	r2, [pc, #20]	; (800508c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005078:	88fb      	ldrh	r3, [r7, #6]
 800507a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800507c:	88fb      	ldrh	r3, [r7, #6]
 800507e:	4618      	mov	r0, r3
 8005080:	f7fd f862 	bl	8002148 <HAL_GPIO_EXTI_Callback>
  }
}
 8005084:	bf00      	nop
 8005086:	3708      	adds	r7, #8
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}
 800508c:	40010400 	.word	0x40010400

08005090 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005098:	2300      	movs	r3, #0
 800509a:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d101      	bne.n	80050a6 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e0bb      	b.n	800521e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	2b05      	cmp	r3, #5
 80050b0:	d101      	bne.n	80050b6 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e0b3      	b.n	800521e <HAL_OPAMP_Init+0x18e>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	2b02      	cmp	r3, #2
 80050c0:	d101      	bne.n	80050c6 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e0ab      	b.n	800521e <HAL_OPAMP_Init+0x18e>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 80050c6:	4b58      	ldr	r3, [pc, #352]	; (8005228 <HAL_OPAMP_Init+0x198>)
 80050c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050ca:	4a57      	ldr	r2, [pc, #348]	; (8005228 <HAL_OPAMP_Init+0x198>)
 80050cc:	f043 0301 	orr.w	r3, r3, #1
 80050d0:	6613      	str	r3, [r2, #96]	; 0x60
 80050d2:	4b55      	ldr	r3, [pc, #340]	; (8005228 <HAL_OPAMP_Init+0x198>)
 80050d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80050d6:	f003 0301 	and.w	r3, r3, #1
 80050da:	60bb      	str	r3, [r7, #8]
 80050dc:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d103      	bne.n	80050f2 <HAL_OPAMP_Init+0x62>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f7fd f99e 	bl	8002434 <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	2b40      	cmp	r3, #64	; 0x40
 80050fe:	d003      	beq.n	8005108 <HAL_OPAMP_Init+0x78>
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	2b60      	cmp	r3, #96	; 0x60
 8005106:	d133      	bne.n	8005170 <HAL_OPAMP_Init+0xe0>
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f023 0110 	bic.w	r1, r3, #16
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	430a      	orrs	r2, r1
 800511c:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	4b41      	ldr	r3, [pc, #260]	; (800522c <HAL_OPAMP_Init+0x19c>)
 8005126:	4013      	ands	r3, r2
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	6851      	ldr	r1, [r2, #4]
 800512c:	687a      	ldr	r2, [r7, #4]
 800512e:	6892      	ldr	r2, [r2, #8]
 8005130:	4311      	orrs	r1, r2
 8005132:	687a      	ldr	r2, [r7, #4]
 8005134:	6912      	ldr	r2, [r2, #16]
 8005136:	430a      	orrs	r2, r1
 8005138:	6879      	ldr	r1, [r7, #4]
 800513a:	7d09      	ldrb	r1, [r1, #20]
 800513c:	2901      	cmp	r1, #1
 800513e:	d102      	bne.n	8005146 <HAL_OPAMP_Init+0xb6>
 8005140:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005144:	e000      	b.n	8005148 <HAL_OPAMP_Init+0xb8>
 8005146:	2100      	movs	r1, #0
 8005148:	4311      	orrs	r1, r2
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800514e:	4311      	orrs	r1, r2
 8005150:	687a      	ldr	r2, [r7, #4]
 8005152:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005154:	4311      	orrs	r1, r2
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800515a:	04d2      	lsls	r2, r2, #19
 800515c:	4311      	orrs	r1, r2
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005162:	0612      	lsls	r2, r2, #24
 8005164:	4311      	orrs	r1, r2
 8005166:	687a      	ldr	r2, [r7, #4]
 8005168:	6812      	ldr	r2, [r2, #0]
 800516a:	430b      	orrs	r3, r1
 800516c:	6013      	str	r3, [r2, #0]
 800516e:	e035      	b.n	80051dc <HAL_OPAMP_Init+0x14c>
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }
    else /* OPAMP_STANDALONE_MODE */
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f023 0110 	bic.w	r1, r3, #16
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	430a      	orrs	r2, r1
 8005184:	601a      	str	r2, [r3, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	681a      	ldr	r2, [r3, #0]
 800518c:	4b27      	ldr	r3, [pc, #156]	; (800522c <HAL_OPAMP_Init+0x19c>)
 800518e:	4013      	ands	r3, r2
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	6851      	ldr	r1, [r2, #4]
 8005194:	687a      	ldr	r2, [r7, #4]
 8005196:	6892      	ldr	r2, [r2, #8]
 8005198:	4311      	orrs	r1, r2
 800519a:	687a      	ldr	r2, [r7, #4]
 800519c:	68d2      	ldr	r2, [r2, #12]
 800519e:	4311      	orrs	r1, r2
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	6912      	ldr	r2, [r2, #16]
 80051a4:	430a      	orrs	r2, r1
 80051a6:	6879      	ldr	r1, [r7, #4]
 80051a8:	7d09      	ldrb	r1, [r1, #20]
 80051aa:	2901      	cmp	r1, #1
 80051ac:	d102      	bne.n	80051b4 <HAL_OPAMP_Init+0x124>
 80051ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80051b2:	e000      	b.n	80051b6 <HAL_OPAMP_Init+0x126>
 80051b4:	2100      	movs	r1, #0
 80051b6:	4311      	orrs	r1, r2
 80051b8:	687a      	ldr	r2, [r7, #4]
 80051ba:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80051bc:	4311      	orrs	r1, r2
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80051c2:	4311      	orrs	r1, r2
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80051c8:	04d2      	lsls	r2, r2, #19
 80051ca:	4311      	orrs	r1, r2
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80051d0:	0612      	lsls	r2, r2, #24
 80051d2:	4311      	orrs	r1, r2
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	6812      	ldr	r2, [r2, #0]
 80051d8:	430b      	orrs	r3, r1
 80051da:	6013      	str	r3, [r2, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	699b      	ldr	r3, [r3, #24]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	db10      	blt.n	8005208 <HAL_OPAMP_Init+0x178>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	699b      	ldr	r3, [r3, #24]
 80051ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	699a      	ldr	r2, [r3, #24]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	69db      	ldr	r3, [r3, #28]
 80051f8:	431a      	orrs	r2, r3
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6a1b      	ldr	r3, [r3, #32]
 80051fe:	431a      	orrs	r2, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	430a      	orrs	r2, r1
 8005206:	619a      	str	r2, [r3, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800520e:	b2db      	uxtb	r3, r3
 8005210:	2b00      	cmp	r3, #0
 8005212:	d103      	bne.n	800521c <HAL_OPAMP_Init+0x18c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2201      	movs	r2, #1
 8005218:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 800521c:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800521e:	4618      	mov	r0, r3
 8005220:	3710      	adds	r7, #16
 8005222:	46bd      	mov	sp, r7
 8005224:	bd80      	pop	{r7, pc}
 8005226:	bf00      	nop
 8005228:	40021000 	.word	0x40021000
 800522c:	e0003e11 	.word	0xe0003e11

08005230 <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 8005230:	b480      	push	{r7}
 8005232:	b085      	sub	sp, #20
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005238:	2300      	movs	r3, #0
 800523a:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d102      	bne.n	8005248 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	73fb      	strb	r3, [r7, #15]
 8005246:	e01d      	b.n	8005284 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800524e:	b2db      	uxtb	r3, r3
 8005250:	2b05      	cmp	r3, #5
 8005252:	d102      	bne.n	800525a <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	73fb      	strb	r3, [r7, #15]
 8005258:	e014      	b.n	8005284 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b01      	cmp	r3, #1
 8005264:	d10c      	bne.n	8005280 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f042 0201 	orr.w	r2, r2, #1
 8005274:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2204      	movs	r2, #4
 800527a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 800527e:	e001      	b.n	8005284 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	73fb      	strb	r3, [r7, #15]
    }


  }
  return status;
 8005284:	7bfb      	ldrb	r3, [r7, #15]
}
 8005286:	4618      	mov	r0, r3
 8005288:	3714      	adds	r7, #20
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr

08005292 <HAL_OPAMPEx_SelfCalibrateAll>:
                                               OPAMP_HandleTypeDef *hopamp3, OPAMP_HandleTypeDef *hopamp4, OPAMP_HandleTypeDef *hopamp5, OPAMP_HandleTypeDef *hopamp6)
#elif defined(STM32GBK1CB) || defined(STM32G431xx) || defined(STM32G441xx) || defined(STM32G471xx)
HAL_StatusTypeDef HAL_OPAMPEx_SelfCalibrateAll(OPAMP_HandleTypeDef *hopamp1, OPAMP_HandleTypeDef *hopamp2,
                                               OPAMP_HandleTypeDef *hopamp3)
#endif
{
 8005292:	b580      	push	{r7, lr}
 8005294:	b08c      	sub	sp, #48	; 0x30
 8005296:	af00      	add	r7, sp, #0
 8005298:	60f8      	str	r0, [r7, #12]
 800529a:	60b9      	str	r1, [r7, #8]
 800529c:	607a      	str	r2, [r7, #4]
  uint32_t trimmingvaluep6;
#endif

  uint32_t delta;

  if ((hopamp1 == NULL) || (hopamp2 == NULL) || (hopamp3 == NULL)
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d005      	beq.n	80052b0 <HAL_OPAMPEx_SelfCalibrateAll+0x1e>
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d002      	beq.n	80052b0 <HAL_OPAMPEx_SelfCalibrateAll+0x1e>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d101      	bne.n	80052b4 <HAL_OPAMPEx_SelfCalibrateAll+0x22>
#if defined(STM32G473xx) || defined(STM32G474xx) || defined(STM32G483xx) || defined(STM32G483xx)
      || (hopamp4 == NULL) || (hopamp5 == NULL) || (hopamp6 == NULL)
#endif
     )
  {
    return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e2df      	b.n	8005874 <HAL_OPAMPEx_SelfCalibrateAll+0x5e2>
  }
  else if (hopamp1->State != HAL_OPAMP_STATE_READY)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	2b01      	cmp	r3, #1
 80052be:	d001      	beq.n	80052c4 <HAL_OPAMPEx_SelfCalibrateAll+0x32>
  {
    return HAL_ERROR;
 80052c0:	2301      	movs	r3, #1
 80052c2:	e2d7      	b.n	8005874 <HAL_OPAMPEx_SelfCalibrateAll+0x5e2>
  }
  else if (hopamp2->State != HAL_OPAMP_STATE_READY)
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d001      	beq.n	80052d4 <HAL_OPAMPEx_SelfCalibrateAll+0x42>
  {
    return HAL_ERROR;
 80052d0:	2301      	movs	r3, #1
 80052d2:	e2cf      	b.n	8005874 <HAL_OPAMPEx_SelfCalibrateAll+0x5e2>
  }
  else if (hopamp3->State != HAL_OPAMP_STATE_READY)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d001      	beq.n	80052e4 <HAL_OPAMPEx_SelfCalibrateAll+0x52>
  {
    return HAL_ERROR;
 80052e0:	2301      	movs	r3, #1
 80052e2:	e2c7      	b.n	8005874 <HAL_OPAMPEx_SelfCalibrateAll+0x5e2>
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp6->Instance));
#endif

    /* Set Calibration mode */
    /* Non-inverting input connected to calibration reference voltage. */
    SET_BIT(hopamp1->Instance->CSR, OPAMP_CSR_FORCEVP);
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	681a      	ldr	r2, [r3, #0]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f042 0202 	orr.w	r2, r2, #2
 80052f2:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp2->Instance->CSR, OPAMP_CSR_FORCEVP);
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f042 0202 	orr.w	r2, r2, #2
 8005302:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp3->Instance->CSR, OPAMP_CSR_FORCEVP);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f042 0202 	orr.w	r2, r2, #2
 8005312:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp5->Instance->CSR, OPAMP_CSR_FORCEVP);
    SET_BIT(hopamp6->Instance->CSR, OPAMP_CSR_FORCEVP);
#endif

    /*  user trimming values are used for offset calibration */
    SET_BIT(hopamp1->Instance->CSR, OPAMP_CSR_USERTRIM);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f042 0210 	orr.w	r2, r2, #16
 8005322:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp2->Instance->CSR, OPAMP_CSR_USERTRIM);
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	68bb      	ldr	r3, [r7, #8]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f042 0210 	orr.w	r2, r2, #16
 8005332:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp3->Instance->CSR, OPAMP_CSR_USERTRIM);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f042 0210 	orr.w	r2, r2, #16
 8005342:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp5->Instance->CSR, OPAMP_CSR_USERTRIM);
    SET_BIT(hopamp6->Instance->CSR, OPAMP_CSR_USERTRIM);
#endif

    /* Enable calibration */
    SET_BIT(hopamp1->Instance->CSR, OPAMP_CSR_CALON);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005352:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp2->Instance->CSR, OPAMP_CSR_CALON);
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005362:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp3->Instance->CSR, OPAMP_CSR_CALON);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005372:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp6->Instance->CSR, OPAMP_CSR_CALON);
#endif

    /* 1st calibration - N */
    /* Select 90% VREF */
    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8005382:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	681a      	ldr	r2, [r3, #0]
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8005392:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	681a      	ldr	r2, [r3, #0]
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 80053a2:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp5->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
    MODIFY_REG(hopamp6->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
#endif

    /* Enable the opamps */
    SET_BIT(hopamp1->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	681a      	ldr	r2, [r3, #0]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f042 0201 	orr.w	r2, r2, #1
 80053b2:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp2->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	68bb      	ldr	r3, [r7, #8]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f042 0201 	orr.w	r2, r2, #1
 80053c2:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp3->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	681a      	ldr	r2, [r3, #0]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f042 0201 	orr.w	r2, r2, #1
 80053d2:	601a      	str	r2, [r3, #0]
    SET_BIT(hopamp6->Instance->CSR, OPAMP_CSR_OPAMPxEN);
#endif

    /* Init trimming counter */
    /* Medium value */
    trimmingvaluen1 = 16UL;
 80053d4:	2310      	movs	r3, #16
 80053d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    trimmingvaluen2 = 16UL;
 80053d8:	2310      	movs	r3, #16
 80053da:	627b      	str	r3, [r7, #36]	; 0x24
    trimmingvaluen3 = 16UL;
 80053dc:	2310      	movs	r3, #16
 80053de:	61fb      	str	r3, [r7, #28]
#if defined(STM32G473xx) || defined(STM32G474xx) || defined(STM32G483xx) || defined(STM32G483xx)
    trimmingvaluen4 = 16UL;
    trimmingvaluen5 = 16UL;
    trimmingvaluen6 = 16UL;
#endif
    delta = 8UL;
 80053e0:	2308      	movs	r3, #8
 80053e2:	617b      	str	r3, [r7, #20]

    while (delta != 0UL)
 80053e4:	e056      	b.n	8005494 <HAL_OPAMPEx_SelfCalibrateAll+0x202>
    {
      /* Set candidate trimming */
      MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen1 << OPAMP_INPUT_INVERTING);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 80053f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053f2:	061a      	lsls	r2, r3, #24
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	430a      	orrs	r2, r1
 80053fa:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen2 << OPAMP_INPUT_INVERTING);
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8005406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005408:	061a      	lsls	r2, r3, #24
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	430a      	orrs	r2, r1
 8005410:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen3 << OPAMP_INPUT_INVERTING);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 800541c:	69fb      	ldr	r3, [r7, #28]
 800541e:	061a      	lsls	r2, r3, #24
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	430a      	orrs	r2, r1
 8005426:	601a      	str	r2, [r3, #0]
#endif

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 8005428:	2002      	movs	r0, #2
 800542a:	f7fd fd45 	bl	8002eb8 <HAL_Delay>

      if ((hopamp1->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005438:	2b00      	cmp	r3, #0
 800543a:	d004      	beq.n	8005446 <HAL_OPAMPEx_SelfCalibrateAll+0x1b4>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluen1 += delta;
 800543c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	4413      	add	r3, r2
 8005442:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005444:	e003      	b.n	800544e <HAL_OPAMPEx_SelfCalibrateAll+0x1bc>
      }
      else
      {
        /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
        trimmingvaluen1 -= delta;
 8005446:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((hopamp2->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005458:	2b00      	cmp	r3, #0
 800545a:	d004      	beq.n	8005466 <HAL_OPAMPEx_SelfCalibrateAll+0x1d4>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluen2 += delta;
 800545c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	4413      	add	r3, r2
 8005462:	627b      	str	r3, [r7, #36]	; 0x24
 8005464:	e003      	b.n	800546e <HAL_OPAMPEx_SelfCalibrateAll+0x1dc>
      }
      else
      {
        /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
        trimmingvaluen2 -= delta;
 8005466:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005468:	697b      	ldr	r3, [r7, #20]
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((hopamp3->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005478:	2b00      	cmp	r3, #0
 800547a:	d004      	beq.n	8005486 <HAL_OPAMPEx_SelfCalibrateAll+0x1f4>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluen3 += delta;
 800547c:	69fa      	ldr	r2, [r7, #28]
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	4413      	add	r3, r2
 8005482:	61fb      	str	r3, [r7, #28]
 8005484:	e003      	b.n	800548e <HAL_OPAMPEx_SelfCalibrateAll+0x1fc>
      }
      else
      {
        /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
        trimmingvaluen3 -= delta;
 8005486:	69fa      	ldr	r2, [r7, #28]
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	61fb      	str	r3, [r7, #28]
        /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
        trimmingvaluen6 -= delta;
      }
#endif

      delta >>= 1;
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	085b      	lsrs	r3, r3, #1
 8005492:	617b      	str	r3, [r7, #20]
    while (delta != 0UL)
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1a5      	bne.n	80053e6 <HAL_OPAMPEx_SelfCalibrateAll+0x154>
    }

    /* Still need to check if righ calibration is current value or un step below */
    /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0 */
    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen1 << OPAMP_INPUT_INVERTING);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 80054a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054a6:	061a      	lsls	r2, r3, #24
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	430a      	orrs	r2, r1
 80054ae:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen2 << OPAMP_INPUT_INVERTING);
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 80054ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054bc:	061a      	lsls	r2, r3, #24
 80054be:	68bb      	ldr	r3, [r7, #8]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	430a      	orrs	r2, r1
 80054c4:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen3 << OPAMP_INPUT_INVERTING);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 80054d0:	69fb      	ldr	r3, [r7, #28]
 80054d2:	061a      	lsls	r2, r3, #24
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	430a      	orrs	r2, r1
 80054da:	601a      	str	r2, [r3, #0]
#endif

    /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
    /* Offset trim time: during calibration, minimum time needed between */
    /* two steps to have 1 mV accuracy */
    HAL_Delay(2);
 80054dc:	2002      	movs	r0, #2
 80054de:	f7fd fceb 	bl	8002eb8 <HAL_Delay>

    if ((hopamp1->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d00d      	beq.n	800550c <HAL_OPAMPEx_SelfCalibrateAll+0x27a>
    {
      /* OPAMP_CSR_OUTCAL is actually one value more */
      trimmingvaluen1++;
 80054f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054f2:	3301      	adds	r3, #1
 80054f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      /* Set right trimming */
      MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen1 << OPAMP_INPUT_INVERTING);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8005500:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005502:	061a      	lsls	r2, r3, #24
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	430a      	orrs	r2, r1
 800550a:	601a      	str	r2, [r3, #0]
    }

    if ((hopamp2->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00d      	beq.n	8005536 <HAL_OPAMPEx_SelfCalibrateAll+0x2a4>
    {
      /* OPAMP_CSR_OUTCAL is actually one value more */
      trimmingvaluen2++;
 800551a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800551c:	3301      	adds	r3, #1
 800551e:	627b      	str	r3, [r7, #36]	; 0x24
      /* Set right trimming */
      MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen2 << OPAMP_INPUT_INVERTING);
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 800552a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800552c:	061a      	lsls	r2, r3, #24
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	430a      	orrs	r2, r1
 8005534:	601a      	str	r2, [r3, #0]
    }

    if ((hopamp3->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005540:	2b00      	cmp	r3, #0
 8005542:	d00d      	beq.n	8005560 <HAL_OPAMPEx_SelfCalibrateAll+0x2ce>
    {
      /* OPAMP_CSR_OUTCAL is actually one value more */
      trimmingvaluen3++;
 8005544:	69fb      	ldr	r3, [r7, #28]
 8005546:	3301      	adds	r3, #1
 8005548:	61fb      	str	r3, [r7, #28]
      /* Set right trimming */
      MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen3 << OPAMP_INPUT_INVERTING);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	061a      	lsls	r2, r3, #24
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	430a      	orrs	r2, r1
 800555e:	601a      	str	r2, [r3, #0]
    }
#endif

    /* 2nd calibration - P */
    /* Select 10% VREF */
    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005572:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005586:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800559a:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp6->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
#endif

    /* Init trimming counter */
    /* Medium value */
    trimmingvaluep1 = 16UL;
 800559c:	2310      	movs	r3, #16
 800559e:	62bb      	str	r3, [r7, #40]	; 0x28
    trimmingvaluep2 = 16UL;
 80055a0:	2310      	movs	r3, #16
 80055a2:	623b      	str	r3, [r7, #32]
    trimmingvaluep3 = 16UL;
 80055a4:	2310      	movs	r3, #16
 80055a6:	61bb      	str	r3, [r7, #24]
    trimmingvaluep4 = 16UL;
    trimmingvaluep5 = 16UL;
    trimmingvaluep6 = 16UL;
#endif

    delta = 8UL;
 80055a8:	2308      	movs	r3, #8
 80055aa:	617b      	str	r3, [r7, #20]

    while (delta != 0UL)
 80055ac:	e056      	b.n	800565c <HAL_OPAMPEx_SelfCalibrateAll+0x3ca>
    {
      /* Set candidate trimming */
      MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep1 << OPAMP_INPUT_NONINVERTING);
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 80055b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ba:	04da      	lsls	r2, r3, #19
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	430a      	orrs	r2, r1
 80055c2:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep2 << OPAMP_INPUT_NONINVERTING);
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 80055ce:	6a3b      	ldr	r3, [r7, #32]
 80055d0:	04da      	lsls	r2, r3, #19
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	430a      	orrs	r2, r1
 80055d8:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep3 << OPAMP_INPUT_NONINVERTING);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	04da      	lsls	r2, r3, #19
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	430a      	orrs	r2, r1
 80055ee:	601a      	str	r2, [r3, #0]
#endif

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 80055f0:	2002      	movs	r0, #2
 80055f2:	f7fd fc61 	bl	8002eb8 <HAL_Delay>

      if ((hopamp1->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005600:	2b00      	cmp	r3, #0
 8005602:	d004      	beq.n	800560e <HAL_OPAMPEx_SelfCalibrateAll+0x37c>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluep1 += delta;
 8005604:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	4413      	add	r3, r2
 800560a:	62bb      	str	r3, [r7, #40]	; 0x28
 800560c:	e003      	b.n	8005616 <HAL_OPAMPEx_SelfCalibrateAll+0x384>
      }
      else
      {
        trimmingvaluep1 -= delta;
 800560e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	1ad3      	subs	r3, r2, r3
 8005614:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((hopamp2->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005620:	2b00      	cmp	r3, #0
 8005622:	d004      	beq.n	800562e <HAL_OPAMPEx_SelfCalibrateAll+0x39c>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluep2 += delta;
 8005624:	6a3a      	ldr	r2, [r7, #32]
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	4413      	add	r3, r2
 800562a:	623b      	str	r3, [r7, #32]
 800562c:	e003      	b.n	8005636 <HAL_OPAMPEx_SelfCalibrateAll+0x3a4>
      }
      else
      {
        trimmingvaluep2 -= delta;
 800562e:	6a3a      	ldr	r2, [r7, #32]
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	1ad3      	subs	r3, r2, r3
 8005634:	623b      	str	r3, [r7, #32]
      }

      if ((hopamp3->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005640:	2b00      	cmp	r3, #0
 8005642:	d004      	beq.n	800564e <HAL_OPAMPEx_SelfCalibrateAll+0x3bc>
      {
        /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
        trimmingvaluep3 += delta;
 8005644:	69ba      	ldr	r2, [r7, #24]
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	4413      	add	r3, r2
 800564a:	61bb      	str	r3, [r7, #24]
 800564c:	e003      	b.n	8005656 <HAL_OPAMPEx_SelfCalibrateAll+0x3c4>
      }
      else
      {
        trimmingvaluep3 -= delta;
 800564e:	69ba      	ldr	r2, [r7, #24]
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	61bb      	str	r3, [r7, #24]
      {
        trimmingvaluep6 -= delta;
      }
#endif

      delta >>= 1;
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	085b      	lsrs	r3, r3, #1
 800565a:	617b      	str	r3, [r7, #20]
    while (delta != 0UL)
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d1a5      	bne.n	80055ae <HAL_OPAMPEx_SelfCalibrateAll+0x31c>
    }

    /* Still need to check if righ calibration is current value or un step below */
    /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0 */
    /* Set candidate trimming */
    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep1 << OPAMP_INPUT_NONINVERTING);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 800566c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800566e:	04da      	lsls	r2, r3, #19
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	430a      	orrs	r2, r1
 8005676:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep2 << OPAMP_INPUT_NONINVERTING);
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8005682:	6a3b      	ldr	r3, [r7, #32]
 8005684:	04da      	lsls	r2, r3, #19
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	430a      	orrs	r2, r1
 800568c:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep3 << OPAMP_INPUT_NONINVERTING);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	04da      	lsls	r2, r3, #19
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	430a      	orrs	r2, r1
 80056a2:	601a      	str	r2, [r3, #0]
#endif

    /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
    /* Offset trim time: during calibration, minimum time needed between */
    /* two steps to have 1 mV accuracy */
    HAL_Delay(2);
 80056a4:	2002      	movs	r0, #2
 80056a6:	f7fd fc07 	bl	8002eb8 <HAL_Delay>

    if ((hopamp1->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d00d      	beq.n	80056d4 <HAL_OPAMPEx_SelfCalibrateAll+0x442>
    {
      /* Trimming value is actually one value more */
      trimmingvaluep1++;
 80056b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056ba:	3301      	adds	r3, #1
 80056bc:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Set right trimming */
      MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep1 << OPAMP_INPUT_NONINVERTING);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 80056c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80056ca:	04da      	lsls	r2, r3, #19
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	430a      	orrs	r2, r1
 80056d2:	601a      	str	r2, [r3, #0]
    }

    if ((hopamp2->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00d      	beq.n	80056fe <HAL_OPAMPEx_SelfCalibrateAll+0x46c>
    {
      /* Trimming value is actually one value more */
      trimmingvaluep2++;
 80056e2:	6a3b      	ldr	r3, [r7, #32]
 80056e4:	3301      	adds	r3, #1
 80056e6:	623b      	str	r3, [r7, #32]
      /* Set right trimming */
      MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep2 << OPAMP_INPUT_NONINVERTING);
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 80056f2:	6a3b      	ldr	r3, [r7, #32]
 80056f4:	04da      	lsls	r2, r3, #19
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	430a      	orrs	r2, r1
 80056fc:	601a      	str	r2, [r3, #0]
    }

    if ((hopamp3->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005708:	2b00      	cmp	r3, #0
 800570a:	d00d      	beq.n	8005728 <HAL_OPAMPEx_SelfCalibrateAll+0x496>
    {
      /* Trimming value is actually one value more */
      trimmingvaluep3++;
 800570c:	69bb      	ldr	r3, [r7, #24]
 800570e:	3301      	adds	r3, #1
 8005710:	61bb      	str	r3, [r7, #24]
      /* Set right trimming */
      MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep3 << OPAMP_INPUT_NONINVERTING);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	04da      	lsls	r2, r3, #19
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	430a      	orrs	r2, r1
 8005726:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hopamp6->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep6 << OPAMP_INPUT_NONINVERTING);
    }
#endif

    /* Disable calibration */
    CLEAR_BIT(hopamp1->Instance->CSR, OPAMP_CSR_CALON);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005736:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp2->Instance->CSR, OPAMP_CSR_CALON);
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005746:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp3->Instance->CSR, OPAMP_CSR_CALON);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005756:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp5->Instance->CSR, OPAMP_CSR_CALON);
    CLEAR_BIT(hopamp6->Instance->CSR, OPAMP_CSR_CALON);
#endif

    /* Disable the OPAMPs */
    CLEAR_BIT(hopamp1->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f022 0201 	bic.w	r2, r2, #1
 8005766:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp2->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f022 0201 	bic.w	r2, r2, #1
 8005776:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp3->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f022 0201 	bic.w	r2, r2, #1
 8005786:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp5->Instance->CSR, OPAMP_CSR_OPAMPxEN);
    CLEAR_BIT(hopamp6->Instance->CSR, OPAMP_CSR_OPAMPxEN);
#endif

    /* Set normal operating mode back */
    CLEAR_BIT(hopamp1->Instance->CSR, OPAMP_CSR_FORCEVP);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681a      	ldr	r2, [r3, #0]
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f022 0202 	bic.w	r2, r2, #2
 8005796:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp2->Instance->CSR, OPAMP_CSR_FORCEVP);
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f022 0202 	bic.w	r2, r2, #2
 80057a6:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hopamp3->Instance->CSR, OPAMP_CSR_FORCEVP);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f022 0202 	bic.w	r2, r2, #2
 80057b6:	601a      	str	r2, [r3, #0]
    /* Self calibration is successful  */
    /* Store calibration(user timming) results in init structure. */
    /* Select user timming mode */

    /* Write calibration result N */
    hopamp1->Init.TrimmingValueN = trimmingvaluen1;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057bc:	635a      	str	r2, [r3, #52]	; 0x34
    hopamp2->Init.TrimmingValueN = trimmingvaluen2;
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057c2:	635a      	str	r2, [r3, #52]	; 0x34
    hopamp3->Init.TrimmingValueN = trimmingvaluen3;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	69fa      	ldr	r2, [r7, #28]
 80057c8:	635a      	str	r2, [r3, #52]	; 0x34
    hopamp5->Init.TrimmingValueN = trimmingvaluen5;
    hopamp6->Init.TrimmingValueN = trimmingvaluen6;
#endif

    /* Write calibration result P */
    hopamp1->Init.TrimmingValueP = trimmingvaluep1;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80057ce:	631a      	str	r2, [r3, #48]	; 0x30
    hopamp2->Init.TrimmingValueP = trimmingvaluep2;
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	6a3a      	ldr	r2, [r7, #32]
 80057d4:	631a      	str	r2, [r3, #48]	; 0x30
    hopamp3->Init.TrimmingValueP = trimmingvaluep3;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	69ba      	ldr	r2, [r7, #24]
 80057da:	631a      	str	r2, [r3, #48]	; 0x30
    hopamp6->Init.TrimmingValueP = trimmingvaluep6;
#endif

    /* Select user timming mode */
    /* And updated with calibrated settings */
    hopamp1->Init.UserTrimming = OPAMP_TRIMMING_USER;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2210      	movs	r2, #16
 80057e0:	62da      	str	r2, [r3, #44]	; 0x2c
    hopamp2->Init.UserTrimming = OPAMP_TRIMMING_USER;
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	2210      	movs	r2, #16
 80057e6:	62da      	str	r2, [r3, #44]	; 0x2c
    hopamp3->Init.UserTrimming = OPAMP_TRIMMING_USER;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2210      	movs	r2, #16
 80057ec:	62da      	str	r2, [r3, #44]	; 0x2c
    hopamp4->Init.UserTrimming = OPAMP_TRIMMING_USER;
    hopamp5->Init.UserTrimming = OPAMP_TRIMMING_USER;
    hopamp6->Init.UserTrimming = OPAMP_TRIMMING_USER;
#endif

    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen1 << OPAMP_INPUT_INVERTING);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 80057f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057fa:	061a      	lsls	r2, r3, #24
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	430a      	orrs	r2, r1
 8005802:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen2 << OPAMP_INPUT_INVERTING);
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 800580e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005810:	061a      	lsls	r2, r3, #24
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	430a      	orrs	r2, r1
 8005818:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen3 << OPAMP_INPUT_INVERTING);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	f023 51f8 	bic.w	r1, r3, #520093696	; 0x1f000000
 8005824:	69fb      	ldr	r3, [r7, #28]
 8005826:	061a      	lsls	r2, r3, #24
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	430a      	orrs	r2, r1
 800582e:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp4->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen4 << OPAMP_INPUT_INVERTING);
    MODIFY_REG(hopamp5->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen5 << OPAMP_INPUT_INVERTING);
    MODIFY_REG(hopamp6->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen6 << OPAMP_INPUT_INVERTING);
#endif

    MODIFY_REG(hopamp1->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep1 << OPAMP_INPUT_NONINVERTING);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 800583a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800583c:	04da      	lsls	r2, r3, #19
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	430a      	orrs	r2, r1
 8005844:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp2->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep2 << OPAMP_INPUT_NONINVERTING);
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8005850:	6a3b      	ldr	r3, [r7, #32]
 8005852:	04da      	lsls	r2, r3, #19
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	430a      	orrs	r2, r1
 800585a:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp3->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep3 << OPAMP_INPUT_NONINVERTING);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f423 0178 	bic.w	r1, r3, #16252928	; 0xf80000
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	04da      	lsls	r2, r3, #19
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	430a      	orrs	r2, r1
 8005870:	601a      	str	r2, [r3, #0]
    MODIFY_REG(hopamp6->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep4 << OPAMP_INPUT_NONINVERTING);
#endif

  }

  return HAL_OK;
 8005872:	2300      	movs	r3, #0
}
 8005874:	4618      	mov	r0, r3
 8005876:	3730      	adds	r7, #48	; 0x30
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}

0800587c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800587c:	b480      	push	{r7}
 800587e:	b085      	sub	sp, #20
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d141      	bne.n	800590e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800588a:	4b4b      	ldr	r3, [pc, #300]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005892:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005896:	d131      	bne.n	80058fc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005898:	4b47      	ldr	r3, [pc, #284]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800589a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800589e:	4a46      	ldr	r2, [pc, #280]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80058a4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80058a8:	4b43      	ldr	r3, [pc, #268]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80058b0:	4a41      	ldr	r2, [pc, #260]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80058b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80058b8:	4b40      	ldr	r3, [pc, #256]	; (80059bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	2232      	movs	r2, #50	; 0x32
 80058be:	fb02 f303 	mul.w	r3, r2, r3
 80058c2:	4a3f      	ldr	r2, [pc, #252]	; (80059c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80058c4:	fba2 2303 	umull	r2, r3, r2, r3
 80058c8:	0c9b      	lsrs	r3, r3, #18
 80058ca:	3301      	adds	r3, #1
 80058cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80058ce:	e002      	b.n	80058d6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	3b01      	subs	r3, #1
 80058d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80058d6:	4b38      	ldr	r3, [pc, #224]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058d8:	695b      	ldr	r3, [r3, #20]
 80058da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058e2:	d102      	bne.n	80058ea <HAL_PWREx_ControlVoltageScaling+0x6e>
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d1f2      	bne.n	80058d0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80058ea:	4b33      	ldr	r3, [pc, #204]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058f6:	d158      	bne.n	80059aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80058f8:	2303      	movs	r3, #3
 80058fa:	e057      	b.n	80059ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80058fc:	4b2e      	ldr	r3, [pc, #184]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80058fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005902:	4a2d      	ldr	r2, [pc, #180]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005904:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005908:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800590c:	e04d      	b.n	80059aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005914:	d141      	bne.n	800599a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005916:	4b28      	ldr	r3, [pc, #160]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800591e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005922:	d131      	bne.n	8005988 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005924:	4b24      	ldr	r3, [pc, #144]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005926:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800592a:	4a23      	ldr	r2, [pc, #140]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800592c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005930:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005934:	4b20      	ldr	r3, [pc, #128]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800593c:	4a1e      	ldr	r2, [pc, #120]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800593e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005942:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005944:	4b1d      	ldr	r3, [pc, #116]	; (80059bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	2232      	movs	r2, #50	; 0x32
 800594a:	fb02 f303 	mul.w	r3, r2, r3
 800594e:	4a1c      	ldr	r2, [pc, #112]	; (80059c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005950:	fba2 2303 	umull	r2, r3, r2, r3
 8005954:	0c9b      	lsrs	r3, r3, #18
 8005956:	3301      	adds	r3, #1
 8005958:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800595a:	e002      	b.n	8005962 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	3b01      	subs	r3, #1
 8005960:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005962:	4b15      	ldr	r3, [pc, #84]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005964:	695b      	ldr	r3, [r3, #20]
 8005966:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800596a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800596e:	d102      	bne.n	8005976 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d1f2      	bne.n	800595c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005976:	4b10      	ldr	r3, [pc, #64]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005978:	695b      	ldr	r3, [r3, #20]
 800597a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800597e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005982:	d112      	bne.n	80059aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e011      	b.n	80059ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005988:	4b0b      	ldr	r3, [pc, #44]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800598a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800598e:	4a0a      	ldr	r2, [pc, #40]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005990:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005994:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005998:	e007      	b.n	80059aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800599a:	4b07      	ldr	r3, [pc, #28]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80059a2:	4a05      	ldr	r2, [pc, #20]	; (80059b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80059a4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80059a8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80059aa:	2300      	movs	r3, #0
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3714      	adds	r7, #20
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr
 80059b8:	40007000 	.word	0x40007000
 80059bc:	20000000 	.word	0x20000000
 80059c0:	431bde83 	.word	0x431bde83

080059c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b088      	sub	sp, #32
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d101      	bne.n	80059d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e308      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0301 	and.w	r3, r3, #1
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d075      	beq.n	8005ace <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80059e2:	4ba3      	ldr	r3, [pc, #652]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	f003 030c 	and.w	r3, r3, #12
 80059ea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80059ec:	4ba0      	ldr	r3, [pc, #640]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	f003 0303 	and.w	r3, r3, #3
 80059f4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80059f6:	69bb      	ldr	r3, [r7, #24]
 80059f8:	2b0c      	cmp	r3, #12
 80059fa:	d102      	bne.n	8005a02 <HAL_RCC_OscConfig+0x3e>
 80059fc:	697b      	ldr	r3, [r7, #20]
 80059fe:	2b03      	cmp	r3, #3
 8005a00:	d002      	beq.n	8005a08 <HAL_RCC_OscConfig+0x44>
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	2b08      	cmp	r3, #8
 8005a06:	d10b      	bne.n	8005a20 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a08:	4b99      	ldr	r3, [pc, #612]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d05b      	beq.n	8005acc <HAL_RCC_OscConfig+0x108>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	685b      	ldr	r3, [r3, #4]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d157      	bne.n	8005acc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e2e3      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a28:	d106      	bne.n	8005a38 <HAL_RCC_OscConfig+0x74>
 8005a2a:	4b91      	ldr	r3, [pc, #580]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a90      	ldr	r2, [pc, #576]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a34:	6013      	str	r3, [r2, #0]
 8005a36:	e01d      	b.n	8005a74 <HAL_RCC_OscConfig+0xb0>
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	685b      	ldr	r3, [r3, #4]
 8005a3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a40:	d10c      	bne.n	8005a5c <HAL_RCC_OscConfig+0x98>
 8005a42:	4b8b      	ldr	r3, [pc, #556]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a8a      	ldr	r2, [pc, #552]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005a48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a4c:	6013      	str	r3, [r2, #0]
 8005a4e:	4b88      	ldr	r3, [pc, #544]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a87      	ldr	r2, [pc, #540]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005a54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a58:	6013      	str	r3, [r2, #0]
 8005a5a:	e00b      	b.n	8005a74 <HAL_RCC_OscConfig+0xb0>
 8005a5c:	4b84      	ldr	r3, [pc, #528]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a83      	ldr	r2, [pc, #524]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005a62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a66:	6013      	str	r3, [r2, #0]
 8005a68:	4b81      	ldr	r3, [pc, #516]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a80      	ldr	r2, [pc, #512]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005a6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d013      	beq.n	8005aa4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a7c:	f7fd fa10 	bl	8002ea0 <HAL_GetTick>
 8005a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a82:	e008      	b.n	8005a96 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005a84:	f7fd fa0c 	bl	8002ea0 <HAL_GetTick>
 8005a88:	4602      	mov	r2, r0
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	1ad3      	subs	r3, r2, r3
 8005a8e:	2b64      	cmp	r3, #100	; 0x64
 8005a90:	d901      	bls.n	8005a96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e2a8      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a96:	4b76      	ldr	r3, [pc, #472]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d0f0      	beq.n	8005a84 <HAL_RCC_OscConfig+0xc0>
 8005aa2:	e014      	b.n	8005ace <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aa4:	f7fd f9fc 	bl	8002ea0 <HAL_GetTick>
 8005aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005aaa:	e008      	b.n	8005abe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005aac:	f7fd f9f8 	bl	8002ea0 <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	2b64      	cmp	r3, #100	; 0x64
 8005ab8:	d901      	bls.n	8005abe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e294      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005abe:	4b6c      	ldr	r3, [pc, #432]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d1f0      	bne.n	8005aac <HAL_RCC_OscConfig+0xe8>
 8005aca:	e000      	b.n	8005ace <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0302 	and.w	r3, r3, #2
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d075      	beq.n	8005bc6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ada:	4b65      	ldr	r3, [pc, #404]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	f003 030c 	and.w	r3, r3, #12
 8005ae2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ae4:	4b62      	ldr	r3, [pc, #392]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005ae6:	68db      	ldr	r3, [r3, #12]
 8005ae8:	f003 0303 	and.w	r3, r3, #3
 8005aec:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	2b0c      	cmp	r3, #12
 8005af2:	d102      	bne.n	8005afa <HAL_RCC_OscConfig+0x136>
 8005af4:	697b      	ldr	r3, [r7, #20]
 8005af6:	2b02      	cmp	r3, #2
 8005af8:	d002      	beq.n	8005b00 <HAL_RCC_OscConfig+0x13c>
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	2b04      	cmp	r3, #4
 8005afe:	d11f      	bne.n	8005b40 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b00:	4b5b      	ldr	r3, [pc, #364]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d005      	beq.n	8005b18 <HAL_RCC_OscConfig+0x154>
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d101      	bne.n	8005b18 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	e267      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b18:	4b55      	ldr	r3, [pc, #340]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	691b      	ldr	r3, [r3, #16]
 8005b24:	061b      	lsls	r3, r3, #24
 8005b26:	4952      	ldr	r1, [pc, #328]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005b2c:	4b51      	ldr	r3, [pc, #324]	; (8005c74 <HAL_RCC_OscConfig+0x2b0>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4618      	mov	r0, r3
 8005b32:	f7fd f969 	bl	8002e08 <HAL_InitTick>
 8005b36:	4603      	mov	r3, r0
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d043      	beq.n	8005bc4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e253      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d023      	beq.n	8005b90 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b48:	4b49      	ldr	r3, [pc, #292]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a48      	ldr	r2, [pc, #288]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005b4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b54:	f7fd f9a4 	bl	8002ea0 <HAL_GetTick>
 8005b58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b5a:	e008      	b.n	8005b6e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b5c:	f7fd f9a0 	bl	8002ea0 <HAL_GetTick>
 8005b60:	4602      	mov	r2, r0
 8005b62:	693b      	ldr	r3, [r7, #16]
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	2b02      	cmp	r3, #2
 8005b68:	d901      	bls.n	8005b6e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005b6a:	2303      	movs	r3, #3
 8005b6c:	e23c      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b6e:	4b40      	ldr	r3, [pc, #256]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d0f0      	beq.n	8005b5c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b7a:	4b3d      	ldr	r3, [pc, #244]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	061b      	lsls	r3, r3, #24
 8005b88:	4939      	ldr	r1, [pc, #228]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005b8a:	4313      	orrs	r3, r2
 8005b8c:	604b      	str	r3, [r1, #4]
 8005b8e:	e01a      	b.n	8005bc6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b90:	4b37      	ldr	r3, [pc, #220]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a36      	ldr	r2, [pc, #216]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005b96:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005b9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b9c:	f7fd f980 	bl	8002ea0 <HAL_GetTick>
 8005ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005ba2:	e008      	b.n	8005bb6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ba4:	f7fd f97c 	bl	8002ea0 <HAL_GetTick>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	d901      	bls.n	8005bb6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e218      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005bb6:	4b2e      	ldr	r3, [pc, #184]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d1f0      	bne.n	8005ba4 <HAL_RCC_OscConfig+0x1e0>
 8005bc2:	e000      	b.n	8005bc6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bc4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f003 0308 	and.w	r3, r3, #8
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d03c      	beq.n	8005c4c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	695b      	ldr	r3, [r3, #20]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d01c      	beq.n	8005c14 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bda:	4b25      	ldr	r3, [pc, #148]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005bdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005be0:	4a23      	ldr	r2, [pc, #140]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005be2:	f043 0301 	orr.w	r3, r3, #1
 8005be6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bea:	f7fd f959 	bl	8002ea0 <HAL_GetTick>
 8005bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005bf0:	e008      	b.n	8005c04 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bf2:	f7fd f955 	bl	8002ea0 <HAL_GetTick>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	1ad3      	subs	r3, r2, r3
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d901      	bls.n	8005c04 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005c00:	2303      	movs	r3, #3
 8005c02:	e1f1      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005c04:	4b1a      	ldr	r3, [pc, #104]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005c06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c0a:	f003 0302 	and.w	r3, r3, #2
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d0ef      	beq.n	8005bf2 <HAL_RCC_OscConfig+0x22e>
 8005c12:	e01b      	b.n	8005c4c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c14:	4b16      	ldr	r3, [pc, #88]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005c16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c1a:	4a15      	ldr	r2, [pc, #84]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005c1c:	f023 0301 	bic.w	r3, r3, #1
 8005c20:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c24:	f7fd f93c 	bl	8002ea0 <HAL_GetTick>
 8005c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005c2a:	e008      	b.n	8005c3e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c2c:	f7fd f938 	bl	8002ea0 <HAL_GetTick>
 8005c30:	4602      	mov	r2, r0
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	2b02      	cmp	r3, #2
 8005c38:	d901      	bls.n	8005c3e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8005c3a:	2303      	movs	r3, #3
 8005c3c:	e1d4      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005c3e:	4b0c      	ldr	r3, [pc, #48]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005c40:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c44:	f003 0302 	and.w	r3, r3, #2
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d1ef      	bne.n	8005c2c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 0304 	and.w	r3, r3, #4
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	f000 80ab 	beq.w	8005db0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005c5e:	4b04      	ldr	r3, [pc, #16]	; (8005c70 <HAL_RCC_OscConfig+0x2ac>)
 8005c60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d106      	bne.n	8005c78 <HAL_RCC_OscConfig+0x2b4>
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e005      	b.n	8005c7a <HAL_RCC_OscConfig+0x2b6>
 8005c6e:	bf00      	nop
 8005c70:	40021000 	.word	0x40021000
 8005c74:	20000004 	.word	0x20000004
 8005c78:	2300      	movs	r3, #0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00d      	beq.n	8005c9a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c7e:	4baf      	ldr	r3, [pc, #700]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005c80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c82:	4aae      	ldr	r2, [pc, #696]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005c84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c88:	6593      	str	r3, [r2, #88]	; 0x58
 8005c8a:	4bac      	ldr	r3, [pc, #688]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c92:	60fb      	str	r3, [r7, #12]
 8005c94:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005c96:	2301      	movs	r3, #1
 8005c98:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c9a:	4ba9      	ldr	r3, [pc, #676]	; (8005f40 <HAL_RCC_OscConfig+0x57c>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d118      	bne.n	8005cd8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ca6:	4ba6      	ldr	r3, [pc, #664]	; (8005f40 <HAL_RCC_OscConfig+0x57c>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4aa5      	ldr	r2, [pc, #660]	; (8005f40 <HAL_RCC_OscConfig+0x57c>)
 8005cac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005cb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cb2:	f7fd f8f5 	bl	8002ea0 <HAL_GetTick>
 8005cb6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005cb8:	e008      	b.n	8005ccc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cba:	f7fd f8f1 	bl	8002ea0 <HAL_GetTick>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	693b      	ldr	r3, [r7, #16]
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	d901      	bls.n	8005ccc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005cc8:	2303      	movs	r3, #3
 8005cca:	e18d      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ccc:	4b9c      	ldr	r3, [pc, #624]	; (8005f40 <HAL_RCC_OscConfig+0x57c>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d0f0      	beq.n	8005cba <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	2b01      	cmp	r3, #1
 8005cde:	d108      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x32e>
 8005ce0:	4b96      	ldr	r3, [pc, #600]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ce6:	4a95      	ldr	r2, [pc, #596]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005ce8:	f043 0301 	orr.w	r3, r3, #1
 8005cec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005cf0:	e024      	b.n	8005d3c <HAL_RCC_OscConfig+0x378>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	2b05      	cmp	r3, #5
 8005cf8:	d110      	bne.n	8005d1c <HAL_RCC_OscConfig+0x358>
 8005cfa:	4b90      	ldr	r3, [pc, #576]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005cfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d00:	4a8e      	ldr	r2, [pc, #568]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005d02:	f043 0304 	orr.w	r3, r3, #4
 8005d06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005d0a:	4b8c      	ldr	r3, [pc, #560]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d10:	4a8a      	ldr	r2, [pc, #552]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005d12:	f043 0301 	orr.w	r3, r3, #1
 8005d16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005d1a:	e00f      	b.n	8005d3c <HAL_RCC_OscConfig+0x378>
 8005d1c:	4b87      	ldr	r3, [pc, #540]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005d1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d22:	4a86      	ldr	r2, [pc, #536]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005d24:	f023 0301 	bic.w	r3, r3, #1
 8005d28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005d2c:	4b83      	ldr	r3, [pc, #524]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d32:	4a82      	ldr	r2, [pc, #520]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005d34:	f023 0304 	bic.w	r3, r3, #4
 8005d38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d016      	beq.n	8005d72 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d44:	f7fd f8ac 	bl	8002ea0 <HAL_GetTick>
 8005d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d4a:	e00a      	b.n	8005d62 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d4c:	f7fd f8a8 	bl	8002ea0 <HAL_GetTick>
 8005d50:	4602      	mov	r2, r0
 8005d52:	693b      	ldr	r3, [r7, #16]
 8005d54:	1ad3      	subs	r3, r2, r3
 8005d56:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d901      	bls.n	8005d62 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005d5e:	2303      	movs	r3, #3
 8005d60:	e142      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d62:	4b76      	ldr	r3, [pc, #472]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d68:	f003 0302 	and.w	r3, r3, #2
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d0ed      	beq.n	8005d4c <HAL_RCC_OscConfig+0x388>
 8005d70:	e015      	b.n	8005d9e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d72:	f7fd f895 	bl	8002ea0 <HAL_GetTick>
 8005d76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d78:	e00a      	b.n	8005d90 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d7a:	f7fd f891 	bl	8002ea0 <HAL_GetTick>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	1ad3      	subs	r3, r2, r3
 8005d84:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d901      	bls.n	8005d90 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005d8c:	2303      	movs	r3, #3
 8005d8e:	e12b      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d90:	4b6a      	ldr	r3, [pc, #424]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d96:	f003 0302 	and.w	r3, r3, #2
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d1ed      	bne.n	8005d7a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005d9e:	7ffb      	ldrb	r3, [r7, #31]
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d105      	bne.n	8005db0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005da4:	4b65      	ldr	r3, [pc, #404]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005da6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005da8:	4a64      	ldr	r2, [pc, #400]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005daa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005dae:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f003 0320 	and.w	r3, r3, #32
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d03c      	beq.n	8005e36 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	699b      	ldr	r3, [r3, #24]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d01c      	beq.n	8005dfe <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005dc4:	4b5d      	ldr	r3, [pc, #372]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005dc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005dca:	4a5c      	ldr	r2, [pc, #368]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005dcc:	f043 0301 	orr.w	r3, r3, #1
 8005dd0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dd4:	f7fd f864 	bl	8002ea0 <HAL_GetTick>
 8005dd8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005dda:	e008      	b.n	8005dee <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ddc:	f7fd f860 	bl	8002ea0 <HAL_GetTick>
 8005de0:	4602      	mov	r2, r0
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	1ad3      	subs	r3, r2, r3
 8005de6:	2b02      	cmp	r3, #2
 8005de8:	d901      	bls.n	8005dee <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005dea:	2303      	movs	r3, #3
 8005dec:	e0fc      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005dee:	4b53      	ldr	r3, [pc, #332]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005df0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005df4:	f003 0302 	and.w	r3, r3, #2
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d0ef      	beq.n	8005ddc <HAL_RCC_OscConfig+0x418>
 8005dfc:	e01b      	b.n	8005e36 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005dfe:	4b4f      	ldr	r3, [pc, #316]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005e00:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005e04:	4a4d      	ldr	r2, [pc, #308]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005e06:	f023 0301 	bic.w	r3, r3, #1
 8005e0a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e0e:	f7fd f847 	bl	8002ea0 <HAL_GetTick>
 8005e12:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005e14:	e008      	b.n	8005e28 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e16:	f7fd f843 	bl	8002ea0 <HAL_GetTick>
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	1ad3      	subs	r3, r2, r3
 8005e20:	2b02      	cmp	r3, #2
 8005e22:	d901      	bls.n	8005e28 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005e24:	2303      	movs	r3, #3
 8005e26:	e0df      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005e28:	4b44      	ldr	r3, [pc, #272]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005e2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005e2e:	f003 0302 	and.w	r3, r3, #2
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d1ef      	bne.n	8005e16 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	69db      	ldr	r3, [r3, #28]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	f000 80d3 	beq.w	8005fe6 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e40:	4b3e      	ldr	r3, [pc, #248]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	f003 030c 	and.w	r3, r3, #12
 8005e48:	2b0c      	cmp	r3, #12
 8005e4a:	f000 808d 	beq.w	8005f68 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	69db      	ldr	r3, [r3, #28]
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	d15a      	bne.n	8005f0c <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e56:	4b39      	ldr	r3, [pc, #228]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a38      	ldr	r2, [pc, #224]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005e5c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e62:	f7fd f81d 	bl	8002ea0 <HAL_GetTick>
 8005e66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e68:	e008      	b.n	8005e7c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e6a:	f7fd f819 	bl	8002ea0 <HAL_GetTick>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	1ad3      	subs	r3, r2, r3
 8005e74:	2b02      	cmp	r3, #2
 8005e76:	d901      	bls.n	8005e7c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8005e78:	2303      	movs	r3, #3
 8005e7a:	e0b5      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e7c:	4b2f      	ldr	r3, [pc, #188]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d1f0      	bne.n	8005e6a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e88:	4b2c      	ldr	r3, [pc, #176]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005e8a:	68da      	ldr	r2, [r3, #12]
 8005e8c:	4b2d      	ldr	r3, [pc, #180]	; (8005f44 <HAL_RCC_OscConfig+0x580>)
 8005e8e:	4013      	ands	r3, r2
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	6a11      	ldr	r1, [r2, #32]
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005e98:	3a01      	subs	r2, #1
 8005e9a:	0112      	lsls	r2, r2, #4
 8005e9c:	4311      	orrs	r1, r2
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8005ea2:	0212      	lsls	r2, r2, #8
 8005ea4:	4311      	orrs	r1, r2
 8005ea6:	687a      	ldr	r2, [r7, #4]
 8005ea8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005eaa:	0852      	lsrs	r2, r2, #1
 8005eac:	3a01      	subs	r2, #1
 8005eae:	0552      	lsls	r2, r2, #21
 8005eb0:	4311      	orrs	r1, r2
 8005eb2:	687a      	ldr	r2, [r7, #4]
 8005eb4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005eb6:	0852      	lsrs	r2, r2, #1
 8005eb8:	3a01      	subs	r2, #1
 8005eba:	0652      	lsls	r2, r2, #25
 8005ebc:	4311      	orrs	r1, r2
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005ec2:	06d2      	lsls	r2, r2, #27
 8005ec4:	430a      	orrs	r2, r1
 8005ec6:	491d      	ldr	r1, [pc, #116]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ecc:	4b1b      	ldr	r3, [pc, #108]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a1a      	ldr	r2, [pc, #104]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005ed2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ed6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ed8:	4b18      	ldr	r3, [pc, #96]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	4a17      	ldr	r2, [pc, #92]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005ede:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ee2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ee4:	f7fc ffdc 	bl	8002ea0 <HAL_GetTick>
 8005ee8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005eea:	e008      	b.n	8005efe <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005eec:	f7fc ffd8 	bl	8002ea0 <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	d901      	bls.n	8005efe <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	e074      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005efe:	4b0f      	ldr	r3, [pc, #60]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d0f0      	beq.n	8005eec <HAL_RCC_OscConfig+0x528>
 8005f0a:	e06c      	b.n	8005fe6 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f0c:	4b0b      	ldr	r3, [pc, #44]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a0a      	ldr	r2, [pc, #40]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005f12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f16:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005f18:	4b08      	ldr	r3, [pc, #32]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005f1a:	68db      	ldr	r3, [r3, #12]
 8005f1c:	4a07      	ldr	r2, [pc, #28]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005f1e:	f023 0303 	bic.w	r3, r3, #3
 8005f22:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005f24:	4b05      	ldr	r3, [pc, #20]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	4a04      	ldr	r2, [pc, #16]	; (8005f3c <HAL_RCC_OscConfig+0x578>)
 8005f2a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8005f2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005f32:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f34:	f7fc ffb4 	bl	8002ea0 <HAL_GetTick>
 8005f38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f3a:	e00e      	b.n	8005f5a <HAL_RCC_OscConfig+0x596>
 8005f3c:	40021000 	.word	0x40021000
 8005f40:	40007000 	.word	0x40007000
 8005f44:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f48:	f7fc ffaa 	bl	8002ea0 <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	693b      	ldr	r3, [r7, #16]
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	2b02      	cmp	r3, #2
 8005f54:	d901      	bls.n	8005f5a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8005f56:	2303      	movs	r3, #3
 8005f58:	e046      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f5a:	4b25      	ldr	r3, [pc, #148]	; (8005ff0 <HAL_RCC_OscConfig+0x62c>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d1f0      	bne.n	8005f48 <HAL_RCC_OscConfig+0x584>
 8005f66:	e03e      	b.n	8005fe6 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	69db      	ldr	r3, [r3, #28]
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d101      	bne.n	8005f74 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	e039      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005f74:	4b1e      	ldr	r3, [pc, #120]	; (8005ff0 <HAL_RCC_OscConfig+0x62c>)
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	f003 0203 	and.w	r2, r3, #3
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6a1b      	ldr	r3, [r3, #32]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d12c      	bne.n	8005fe2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f92:	3b01      	subs	r3, #1
 8005f94:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f96:	429a      	cmp	r2, r3
 8005f98:	d123      	bne.n	8005fe2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fa4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005fa6:	429a      	cmp	r2, r3
 8005fa8:	d11b      	bne.n	8005fe2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005faa:	697b      	ldr	r3, [r7, #20]
 8005fac:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fb4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d113      	bne.n	8005fe2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc4:	085b      	lsrs	r3, r3, #1
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d109      	bne.n	8005fe2 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005fd8:	085b      	lsrs	r3, r3, #1
 8005fda:	3b01      	subs	r3, #1
 8005fdc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005fde:	429a      	cmp	r2, r3
 8005fe0:	d001      	beq.n	8005fe6 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e000      	b.n	8005fe8 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3720      	adds	r7, #32
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}
 8005ff0:	40021000 	.word	0x40021000

08005ff4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b086      	sub	sp, #24
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005ffe:	2300      	movs	r3, #0
 8006000:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d101      	bne.n	800600c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	e11e      	b.n	800624a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800600c:	4b91      	ldr	r3, [pc, #580]	; (8006254 <HAL_RCC_ClockConfig+0x260>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f003 030f 	and.w	r3, r3, #15
 8006014:	683a      	ldr	r2, [r7, #0]
 8006016:	429a      	cmp	r2, r3
 8006018:	d910      	bls.n	800603c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800601a:	4b8e      	ldr	r3, [pc, #568]	; (8006254 <HAL_RCC_ClockConfig+0x260>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f023 020f 	bic.w	r2, r3, #15
 8006022:	498c      	ldr	r1, [pc, #560]	; (8006254 <HAL_RCC_ClockConfig+0x260>)
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	4313      	orrs	r3, r2
 8006028:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800602a:	4b8a      	ldr	r3, [pc, #552]	; (8006254 <HAL_RCC_ClockConfig+0x260>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f003 030f 	and.w	r3, r3, #15
 8006032:	683a      	ldr	r2, [r7, #0]
 8006034:	429a      	cmp	r2, r3
 8006036:	d001      	beq.n	800603c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e106      	b.n	800624a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 0301 	and.w	r3, r3, #1
 8006044:	2b00      	cmp	r3, #0
 8006046:	d073      	beq.n	8006130 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	2b03      	cmp	r3, #3
 800604e:	d129      	bne.n	80060a4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006050:	4b81      	ldr	r3, [pc, #516]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006058:	2b00      	cmp	r3, #0
 800605a:	d101      	bne.n	8006060 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800605c:	2301      	movs	r3, #1
 800605e:	e0f4      	b.n	800624a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006060:	f000 f99e 	bl	80063a0 <RCC_GetSysClockFreqFromPLLSource>
 8006064:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006066:	693b      	ldr	r3, [r7, #16]
 8006068:	4a7c      	ldr	r2, [pc, #496]	; (800625c <HAL_RCC_ClockConfig+0x268>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d93f      	bls.n	80060ee <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800606e:	4b7a      	ldr	r3, [pc, #488]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006076:	2b00      	cmp	r3, #0
 8006078:	d009      	beq.n	800608e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006082:	2b00      	cmp	r3, #0
 8006084:	d033      	beq.n	80060ee <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800608a:	2b00      	cmp	r3, #0
 800608c:	d12f      	bne.n	80060ee <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800608e:	4b72      	ldr	r3, [pc, #456]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006096:	4a70      	ldr	r2, [pc, #448]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800609c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800609e:	2380      	movs	r3, #128	; 0x80
 80060a0:	617b      	str	r3, [r7, #20]
 80060a2:	e024      	b.n	80060ee <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d107      	bne.n	80060bc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80060ac:	4b6a      	ldr	r3, [pc, #424]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d109      	bne.n	80060cc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	e0c6      	b.n	800624a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80060bc:	4b66      	ldr	r3, [pc, #408]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d101      	bne.n	80060cc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80060c8:	2301      	movs	r3, #1
 80060ca:	e0be      	b.n	800624a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80060cc:	f000 f8ce 	bl	800626c <HAL_RCC_GetSysClockFreq>
 80060d0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	4a61      	ldr	r2, [pc, #388]	; (800625c <HAL_RCC_ClockConfig+0x268>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d909      	bls.n	80060ee <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80060da:	4b5f      	ldr	r3, [pc, #380]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80060e2:	4a5d      	ldr	r2, [pc, #372]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 80060e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80060e8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80060ea:	2380      	movs	r3, #128	; 0x80
 80060ec:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80060ee:	4b5a      	ldr	r3, [pc, #360]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 80060f0:	689b      	ldr	r3, [r3, #8]
 80060f2:	f023 0203 	bic.w	r2, r3, #3
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	4957      	ldr	r1, [pc, #348]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 80060fc:	4313      	orrs	r3, r2
 80060fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006100:	f7fc fece 	bl	8002ea0 <HAL_GetTick>
 8006104:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006106:	e00a      	b.n	800611e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006108:	f7fc feca 	bl	8002ea0 <HAL_GetTick>
 800610c:	4602      	mov	r2, r0
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	1ad3      	subs	r3, r2, r3
 8006112:	f241 3288 	movw	r2, #5000	; 0x1388
 8006116:	4293      	cmp	r3, r2
 8006118:	d901      	bls.n	800611e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800611a:	2303      	movs	r3, #3
 800611c:	e095      	b.n	800624a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800611e:	4b4e      	ldr	r3, [pc, #312]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006120:	689b      	ldr	r3, [r3, #8]
 8006122:	f003 020c 	and.w	r2, r3, #12
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	009b      	lsls	r3, r3, #2
 800612c:	429a      	cmp	r2, r3
 800612e:	d1eb      	bne.n	8006108 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f003 0302 	and.w	r3, r3, #2
 8006138:	2b00      	cmp	r3, #0
 800613a:	d023      	beq.n	8006184 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0304 	and.w	r3, r3, #4
 8006144:	2b00      	cmp	r3, #0
 8006146:	d005      	beq.n	8006154 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006148:	4b43      	ldr	r3, [pc, #268]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	4a42      	ldr	r2, [pc, #264]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 800614e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006152:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f003 0308 	and.w	r3, r3, #8
 800615c:	2b00      	cmp	r3, #0
 800615e:	d007      	beq.n	8006170 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006160:	4b3d      	ldr	r3, [pc, #244]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006168:	4a3b      	ldr	r2, [pc, #236]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 800616a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800616e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006170:	4b39      	ldr	r3, [pc, #228]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006172:	689b      	ldr	r3, [r3, #8]
 8006174:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	689b      	ldr	r3, [r3, #8]
 800617c:	4936      	ldr	r1, [pc, #216]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 800617e:	4313      	orrs	r3, r2
 8006180:	608b      	str	r3, [r1, #8]
 8006182:	e008      	b.n	8006196 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	2b80      	cmp	r3, #128	; 0x80
 8006188:	d105      	bne.n	8006196 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800618a:	4b33      	ldr	r3, [pc, #204]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	4a32      	ldr	r2, [pc, #200]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006190:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006194:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006196:	4b2f      	ldr	r3, [pc, #188]	; (8006254 <HAL_RCC_ClockConfig+0x260>)
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 030f 	and.w	r3, r3, #15
 800619e:	683a      	ldr	r2, [r7, #0]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d21d      	bcs.n	80061e0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061a4:	4b2b      	ldr	r3, [pc, #172]	; (8006254 <HAL_RCC_ClockConfig+0x260>)
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f023 020f 	bic.w	r2, r3, #15
 80061ac:	4929      	ldr	r1, [pc, #164]	; (8006254 <HAL_RCC_ClockConfig+0x260>)
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80061b4:	f7fc fe74 	bl	8002ea0 <HAL_GetTick>
 80061b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061ba:	e00a      	b.n	80061d2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80061bc:	f7fc fe70 	bl	8002ea0 <HAL_GetTick>
 80061c0:	4602      	mov	r2, r0
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	1ad3      	subs	r3, r2, r3
 80061c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d901      	bls.n	80061d2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80061ce:	2303      	movs	r3, #3
 80061d0:	e03b      	b.n	800624a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061d2:	4b20      	ldr	r3, [pc, #128]	; (8006254 <HAL_RCC_ClockConfig+0x260>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f003 030f 	and.w	r3, r3, #15
 80061da:	683a      	ldr	r2, [r7, #0]
 80061dc:	429a      	cmp	r2, r3
 80061de:	d1ed      	bne.n	80061bc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0304 	and.w	r3, r3, #4
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d008      	beq.n	80061fe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80061ec:	4b1a      	ldr	r3, [pc, #104]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 80061ee:	689b      	ldr	r3, [r3, #8]
 80061f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	68db      	ldr	r3, [r3, #12]
 80061f8:	4917      	ldr	r1, [pc, #92]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 80061fa:	4313      	orrs	r3, r2
 80061fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f003 0308 	and.w	r3, r3, #8
 8006206:	2b00      	cmp	r3, #0
 8006208:	d009      	beq.n	800621e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800620a:	4b13      	ldr	r3, [pc, #76]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	00db      	lsls	r3, r3, #3
 8006218:	490f      	ldr	r1, [pc, #60]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 800621a:	4313      	orrs	r3, r2
 800621c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800621e:	f000 f825 	bl	800626c <HAL_RCC_GetSysClockFreq>
 8006222:	4601      	mov	r1, r0
 8006224:	4b0c      	ldr	r3, [pc, #48]	; (8006258 <HAL_RCC_ClockConfig+0x264>)
 8006226:	689b      	ldr	r3, [r3, #8]
 8006228:	091b      	lsrs	r3, r3, #4
 800622a:	f003 030f 	and.w	r3, r3, #15
 800622e:	4a0c      	ldr	r2, [pc, #48]	; (8006260 <HAL_RCC_ClockConfig+0x26c>)
 8006230:	5cd3      	ldrb	r3, [r2, r3]
 8006232:	f003 031f 	and.w	r3, r3, #31
 8006236:	fa21 f303 	lsr.w	r3, r1, r3
 800623a:	4a0a      	ldr	r2, [pc, #40]	; (8006264 <HAL_RCC_ClockConfig+0x270>)
 800623c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800623e:	4b0a      	ldr	r3, [pc, #40]	; (8006268 <HAL_RCC_ClockConfig+0x274>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4618      	mov	r0, r3
 8006244:	f7fc fde0 	bl	8002e08 <HAL_InitTick>
 8006248:	4603      	mov	r3, r0
}
 800624a:	4618      	mov	r0, r3
 800624c:	3718      	adds	r7, #24
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	40022000 	.word	0x40022000
 8006258:	40021000 	.word	0x40021000
 800625c:	04c4b400 	.word	0x04c4b400
 8006260:	0800b168 	.word	0x0800b168
 8006264:	20000000 	.word	0x20000000
 8006268:	20000004 	.word	0x20000004

0800626c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800626c:	b480      	push	{r7}
 800626e:	b087      	sub	sp, #28
 8006270:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006272:	4b2c      	ldr	r3, [pc, #176]	; (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f003 030c 	and.w	r3, r3, #12
 800627a:	2b04      	cmp	r3, #4
 800627c:	d102      	bne.n	8006284 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800627e:	4b2a      	ldr	r3, [pc, #168]	; (8006328 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006280:	613b      	str	r3, [r7, #16]
 8006282:	e047      	b.n	8006314 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006284:	4b27      	ldr	r3, [pc, #156]	; (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	f003 030c 	and.w	r3, r3, #12
 800628c:	2b08      	cmp	r3, #8
 800628e:	d102      	bne.n	8006296 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006290:	4b26      	ldr	r3, [pc, #152]	; (800632c <HAL_RCC_GetSysClockFreq+0xc0>)
 8006292:	613b      	str	r3, [r7, #16]
 8006294:	e03e      	b.n	8006314 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006296:	4b23      	ldr	r3, [pc, #140]	; (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006298:	689b      	ldr	r3, [r3, #8]
 800629a:	f003 030c 	and.w	r3, r3, #12
 800629e:	2b0c      	cmp	r3, #12
 80062a0:	d136      	bne.n	8006310 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80062a2:	4b20      	ldr	r3, [pc, #128]	; (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 80062a4:	68db      	ldr	r3, [r3, #12]
 80062a6:	f003 0303 	and.w	r3, r3, #3
 80062aa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80062ac:	4b1d      	ldr	r3, [pc, #116]	; (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	091b      	lsrs	r3, r3, #4
 80062b2:	f003 030f 	and.w	r3, r3, #15
 80062b6:	3301      	adds	r3, #1
 80062b8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2b03      	cmp	r3, #3
 80062be:	d10c      	bne.n	80062da <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80062c0:	4a1a      	ldr	r2, [pc, #104]	; (800632c <HAL_RCC_GetSysClockFreq+0xc0>)
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80062c8:	4a16      	ldr	r2, [pc, #88]	; (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 80062ca:	68d2      	ldr	r2, [r2, #12]
 80062cc:	0a12      	lsrs	r2, r2, #8
 80062ce:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80062d2:	fb02 f303 	mul.w	r3, r2, r3
 80062d6:	617b      	str	r3, [r7, #20]
      break;
 80062d8:	e00c      	b.n	80062f4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80062da:	4a13      	ldr	r2, [pc, #76]	; (8006328 <HAL_RCC_GetSysClockFreq+0xbc>)
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	fbb2 f3f3 	udiv	r3, r2, r3
 80062e2:	4a10      	ldr	r2, [pc, #64]	; (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 80062e4:	68d2      	ldr	r2, [r2, #12]
 80062e6:	0a12      	lsrs	r2, r2, #8
 80062e8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80062ec:	fb02 f303 	mul.w	r3, r2, r3
 80062f0:	617b      	str	r3, [r7, #20]
      break;
 80062f2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80062f4:	4b0b      	ldr	r3, [pc, #44]	; (8006324 <HAL_RCC_GetSysClockFreq+0xb8>)
 80062f6:	68db      	ldr	r3, [r3, #12]
 80062f8:	0e5b      	lsrs	r3, r3, #25
 80062fa:	f003 0303 	and.w	r3, r3, #3
 80062fe:	3301      	adds	r3, #1
 8006300:	005b      	lsls	r3, r3, #1
 8006302:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006304:	697a      	ldr	r2, [r7, #20]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	fbb2 f3f3 	udiv	r3, r2, r3
 800630c:	613b      	str	r3, [r7, #16]
 800630e:	e001      	b.n	8006314 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006310:	2300      	movs	r3, #0
 8006312:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006314:	693b      	ldr	r3, [r7, #16]
}
 8006316:	4618      	mov	r0, r3
 8006318:	371c      	adds	r7, #28
 800631a:	46bd      	mov	sp, r7
 800631c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	40021000 	.word	0x40021000
 8006328:	00f42400 	.word	0x00f42400
 800632c:	007a1200 	.word	0x007a1200

08006330 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006330:	b480      	push	{r7}
 8006332:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006334:	4b03      	ldr	r3, [pc, #12]	; (8006344 <HAL_RCC_GetHCLKFreq+0x14>)
 8006336:	681b      	ldr	r3, [r3, #0]
}
 8006338:	4618      	mov	r0, r3
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr
 8006342:	bf00      	nop
 8006344:	20000000 	.word	0x20000000

08006348 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800634c:	f7ff fff0 	bl	8006330 <HAL_RCC_GetHCLKFreq>
 8006350:	4601      	mov	r1, r0
 8006352:	4b06      	ldr	r3, [pc, #24]	; (800636c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	0a1b      	lsrs	r3, r3, #8
 8006358:	f003 0307 	and.w	r3, r3, #7
 800635c:	4a04      	ldr	r2, [pc, #16]	; (8006370 <HAL_RCC_GetPCLK1Freq+0x28>)
 800635e:	5cd3      	ldrb	r3, [r2, r3]
 8006360:	f003 031f 	and.w	r3, r3, #31
 8006364:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006368:	4618      	mov	r0, r3
 800636a:	bd80      	pop	{r7, pc}
 800636c:	40021000 	.word	0x40021000
 8006370:	0800b178 	.word	0x0800b178

08006374 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006378:	f7ff ffda 	bl	8006330 <HAL_RCC_GetHCLKFreq>
 800637c:	4601      	mov	r1, r0
 800637e:	4b06      	ldr	r3, [pc, #24]	; (8006398 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	0adb      	lsrs	r3, r3, #11
 8006384:	f003 0307 	and.w	r3, r3, #7
 8006388:	4a04      	ldr	r2, [pc, #16]	; (800639c <HAL_RCC_GetPCLK2Freq+0x28>)
 800638a:	5cd3      	ldrb	r3, [r2, r3]
 800638c:	f003 031f 	and.w	r3, r3, #31
 8006390:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006394:	4618      	mov	r0, r3
 8006396:	bd80      	pop	{r7, pc}
 8006398:	40021000 	.word	0x40021000
 800639c:	0800b178 	.word	0x0800b178

080063a0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b087      	sub	sp, #28
 80063a4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80063a6:	4b1e      	ldr	r3, [pc, #120]	; (8006420 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	f003 0303 	and.w	r3, r3, #3
 80063ae:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80063b0:	4b1b      	ldr	r3, [pc, #108]	; (8006420 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	091b      	lsrs	r3, r3, #4
 80063b6:	f003 030f 	and.w	r3, r3, #15
 80063ba:	3301      	adds	r3, #1
 80063bc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	2b03      	cmp	r3, #3
 80063c2:	d10c      	bne.n	80063de <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80063c4:	4a17      	ldr	r2, [pc, #92]	; (8006424 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80063cc:	4a14      	ldr	r2, [pc, #80]	; (8006420 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80063ce:	68d2      	ldr	r2, [r2, #12]
 80063d0:	0a12      	lsrs	r2, r2, #8
 80063d2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80063d6:	fb02 f303 	mul.w	r3, r2, r3
 80063da:	617b      	str	r3, [r7, #20]
    break;
 80063dc:	e00c      	b.n	80063f8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80063de:	4a12      	ldr	r2, [pc, #72]	; (8006428 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80063e6:	4a0e      	ldr	r2, [pc, #56]	; (8006420 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80063e8:	68d2      	ldr	r2, [r2, #12]
 80063ea:	0a12      	lsrs	r2, r2, #8
 80063ec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80063f0:	fb02 f303 	mul.w	r3, r2, r3
 80063f4:	617b      	str	r3, [r7, #20]
    break;
 80063f6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80063f8:	4b09      	ldr	r3, [pc, #36]	; (8006420 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80063fa:	68db      	ldr	r3, [r3, #12]
 80063fc:	0e5b      	lsrs	r3, r3, #25
 80063fe:	f003 0303 	and.w	r3, r3, #3
 8006402:	3301      	adds	r3, #1
 8006404:	005b      	lsls	r3, r3, #1
 8006406:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006408:	697a      	ldr	r2, [r7, #20]
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006410:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006412:	687b      	ldr	r3, [r7, #4]
}
 8006414:	4618      	mov	r0, r3
 8006416:	371c      	adds	r7, #28
 8006418:	46bd      	mov	sp, r7
 800641a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641e:	4770      	bx	lr
 8006420:	40021000 	.word	0x40021000
 8006424:	007a1200 	.word	0x007a1200
 8006428:	00f42400 	.word	0x00f42400

0800642c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b086      	sub	sp, #24
 8006430:	af00      	add	r7, sp, #0
 8006432:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006434:	2300      	movs	r3, #0
 8006436:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006438:	2300      	movs	r3, #0
 800643a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006444:	2b00      	cmp	r3, #0
 8006446:	f000 8098 	beq.w	800657a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800644a:	2300      	movs	r3, #0
 800644c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800644e:	4b43      	ldr	r3, [pc, #268]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006450:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006452:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006456:	2b00      	cmp	r3, #0
 8006458:	d10d      	bne.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800645a:	4b40      	ldr	r3, [pc, #256]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800645c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800645e:	4a3f      	ldr	r2, [pc, #252]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006460:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006464:	6593      	str	r3, [r2, #88]	; 0x58
 8006466:	4b3d      	ldr	r3, [pc, #244]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006468:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800646a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800646e:	60bb      	str	r3, [r7, #8]
 8006470:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006472:	2301      	movs	r3, #1
 8006474:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006476:	4b3a      	ldr	r3, [pc, #232]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a39      	ldr	r2, [pc, #228]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800647c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006480:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006482:	f7fc fd0d 	bl	8002ea0 <HAL_GetTick>
 8006486:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006488:	e009      	b.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800648a:	f7fc fd09 	bl	8002ea0 <HAL_GetTick>
 800648e:	4602      	mov	r2, r0
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	1ad3      	subs	r3, r2, r3
 8006494:	2b02      	cmp	r3, #2
 8006496:	d902      	bls.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006498:	2303      	movs	r3, #3
 800649a:	74fb      	strb	r3, [r7, #19]
        break;
 800649c:	e005      	b.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800649e:	4b30      	ldr	r3, [pc, #192]	; (8006560 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d0ef      	beq.n	800648a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80064aa:	7cfb      	ldrb	r3, [r7, #19]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d159      	bne.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80064b0:	4b2a      	ldr	r3, [pc, #168]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064ba:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d01e      	beq.n	8006500 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c6:	697a      	ldr	r2, [r7, #20]
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d019      	beq.n	8006500 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80064cc:	4b23      	ldr	r3, [pc, #140]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80064d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80064d8:	4b20      	ldr	r3, [pc, #128]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064de:	4a1f      	ldr	r2, [pc, #124]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80064e8:	4b1c      	ldr	r3, [pc, #112]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064ee:	4a1b      	ldr	r2, [pc, #108]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80064f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80064f8:	4a18      	ldr	r2, [pc, #96]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006500:	697b      	ldr	r3, [r7, #20]
 8006502:	f003 0301 	and.w	r3, r3, #1
 8006506:	2b00      	cmp	r3, #0
 8006508:	d016      	beq.n	8006538 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800650a:	f7fc fcc9 	bl	8002ea0 <HAL_GetTick>
 800650e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006510:	e00b      	b.n	800652a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006512:	f7fc fcc5 	bl	8002ea0 <HAL_GetTick>
 8006516:	4602      	mov	r2, r0
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	1ad3      	subs	r3, r2, r3
 800651c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006520:	4293      	cmp	r3, r2
 8006522:	d902      	bls.n	800652a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006524:	2303      	movs	r3, #3
 8006526:	74fb      	strb	r3, [r7, #19]
            break;
 8006528:	e006      	b.n	8006538 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800652a:	4b0c      	ldr	r3, [pc, #48]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800652c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006530:	f003 0302 	and.w	r3, r3, #2
 8006534:	2b00      	cmp	r3, #0
 8006536:	d0ec      	beq.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006538:	7cfb      	ldrb	r3, [r7, #19]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d10b      	bne.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800653e:	4b07      	ldr	r3, [pc, #28]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006540:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006544:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800654c:	4903      	ldr	r1, [pc, #12]	; (800655c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800654e:	4313      	orrs	r3, r2
 8006550:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006554:	e008      	b.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006556:	7cfb      	ldrb	r3, [r7, #19]
 8006558:	74bb      	strb	r3, [r7, #18]
 800655a:	e005      	b.n	8006568 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800655c:	40021000 	.word	0x40021000
 8006560:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006564:	7cfb      	ldrb	r3, [r7, #19]
 8006566:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006568:	7c7b      	ldrb	r3, [r7, #17]
 800656a:	2b01      	cmp	r3, #1
 800656c:	d105      	bne.n	800657a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800656e:	4ba6      	ldr	r3, [pc, #664]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006572:	4aa5      	ldr	r2, [pc, #660]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006574:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006578:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f003 0301 	and.w	r3, r3, #1
 8006582:	2b00      	cmp	r3, #0
 8006584:	d00a      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006586:	4ba0      	ldr	r3, [pc, #640]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006588:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800658c:	f023 0203 	bic.w	r2, r3, #3
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	499c      	ldr	r1, [pc, #624]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006596:	4313      	orrs	r3, r2
 8006598:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 0302 	and.w	r3, r3, #2
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d00a      	beq.n	80065be <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80065a8:	4b97      	ldr	r3, [pc, #604]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065ae:	f023 020c 	bic.w	r2, r3, #12
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	4994      	ldr	r1, [pc, #592]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065b8:	4313      	orrs	r3, r2
 80065ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f003 0304 	and.w	r3, r3, #4
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d00a      	beq.n	80065e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80065ca:	4b8f      	ldr	r3, [pc, #572]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065d0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	68db      	ldr	r3, [r3, #12]
 80065d8:	498b      	ldr	r1, [pc, #556]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065da:	4313      	orrs	r3, r2
 80065dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f003 0308 	and.w	r3, r3, #8
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d00a      	beq.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80065ec:	4b86      	ldr	r3, [pc, #536]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065f2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	691b      	ldr	r3, [r3, #16]
 80065fa:	4983      	ldr	r1, [pc, #524]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065fc:	4313      	orrs	r3, r2
 80065fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f003 0320 	and.w	r3, r3, #32
 800660a:	2b00      	cmp	r3, #0
 800660c:	d00a      	beq.n	8006624 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800660e:	4b7e      	ldr	r3, [pc, #504]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006610:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006614:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	695b      	ldr	r3, [r3, #20]
 800661c:	497a      	ldr	r1, [pc, #488]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800661e:	4313      	orrs	r3, r2
 8006620:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800662c:	2b00      	cmp	r3, #0
 800662e:	d00a      	beq.n	8006646 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006630:	4b75      	ldr	r3, [pc, #468]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006636:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	699b      	ldr	r3, [r3, #24]
 800663e:	4972      	ldr	r1, [pc, #456]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006640:	4313      	orrs	r3, r2
 8006642:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800664e:	2b00      	cmp	r3, #0
 8006650:	d00a      	beq.n	8006668 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006652:	4b6d      	ldr	r3, [pc, #436]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006654:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006658:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	69db      	ldr	r3, [r3, #28]
 8006660:	4969      	ldr	r1, [pc, #420]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006662:	4313      	orrs	r3, r2
 8006664:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006670:	2b00      	cmp	r3, #0
 8006672:	d00a      	beq.n	800668a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006674:	4b64      	ldr	r3, [pc, #400]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006676:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800667a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6a1b      	ldr	r3, [r3, #32]
 8006682:	4961      	ldr	r1, [pc, #388]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006684:	4313      	orrs	r3, r2
 8006686:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006692:	2b00      	cmp	r3, #0
 8006694:	d00a      	beq.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006696:	4b5c      	ldr	r3, [pc, #368]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006698:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800669c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a4:	4958      	ldr	r1, [pc, #352]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066a6:	4313      	orrs	r3, r2
 80066a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d015      	beq.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80066b8:	4b53      	ldr	r3, [pc, #332]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066be:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066c6:	4950      	ldr	r1, [pc, #320]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066c8:	4313      	orrs	r3, r2
 80066ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80066d6:	d105      	bne.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80066d8:	4b4b      	ldr	r3, [pc, #300]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066da:	68db      	ldr	r3, [r3, #12]
 80066dc:	4a4a      	ldr	r2, [pc, #296]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066de:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80066e2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d015      	beq.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80066f0:	4b45      	ldr	r3, [pc, #276]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80066f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066f6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066fe:	4942      	ldr	r1, [pc, #264]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006700:	4313      	orrs	r3, r2
 8006702:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800670a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800670e:	d105      	bne.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006710:	4b3d      	ldr	r3, [pc, #244]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006712:	68db      	ldr	r3, [r3, #12]
 8006714:	4a3c      	ldr	r2, [pc, #240]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006716:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800671a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006724:	2b00      	cmp	r3, #0
 8006726:	d015      	beq.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006728:	4b37      	ldr	r3, [pc, #220]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800672a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800672e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006736:	4934      	ldr	r1, [pc, #208]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006738:	4313      	orrs	r3, r2
 800673a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006742:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006746:	d105      	bne.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006748:	4b2f      	ldr	r3, [pc, #188]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	4a2e      	ldr	r2, [pc, #184]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800674e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006752:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800675c:	2b00      	cmp	r3, #0
 800675e:	d015      	beq.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006760:	4b29      	ldr	r3, [pc, #164]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006762:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006766:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800676e:	4926      	ldr	r1, [pc, #152]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006770:	4313      	orrs	r3, r2
 8006772:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800677a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800677e:	d105      	bne.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006780:	4b21      	ldr	r3, [pc, #132]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	4a20      	ldr	r2, [pc, #128]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006786:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800678a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006794:	2b00      	cmp	r3, #0
 8006796:	d015      	beq.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006798:	4b1b      	ldr	r3, [pc, #108]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800679a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800679e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067a6:	4918      	ldr	r1, [pc, #96]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067a8:	4313      	orrs	r3, r2
 80067aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80067b6:	d105      	bne.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80067b8:	4b13      	ldr	r3, [pc, #76]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067ba:	68db      	ldr	r3, [r3, #12]
 80067bc:	4a12      	ldr	r2, [pc, #72]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80067c2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d015      	beq.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80067d0:	4b0d      	ldr	r3, [pc, #52]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067d6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067de:	490a      	ldr	r1, [pc, #40]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067e0:	4313      	orrs	r3, r2
 80067e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067ea:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80067ee:	d105      	bne.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80067f0:	4b05      	ldr	r3, [pc, #20]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	4a04      	ldr	r2, [pc, #16]	; (8006808 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80067f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067fa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80067fc:	7cbb      	ldrb	r3, [r7, #18]
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3718      	adds	r7, #24
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}
 8006806:	bf00      	nop
 8006808:	40021000 	.word	0x40021000

0800680c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b082      	sub	sp, #8
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d101      	bne.n	800681e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	e049      	b.n	80068b2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006824:	b2db      	uxtb	r3, r3
 8006826:	2b00      	cmp	r3, #0
 8006828:	d106      	bne.n	8006838 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	f7fc f8ea 	bl	8002a0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2202      	movs	r2, #2
 800683c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	3304      	adds	r3, #4
 8006848:	4619      	mov	r1, r3
 800684a:	4610      	mov	r0, r2
 800684c:	f000 ff1a 	bl	8007684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2201      	movs	r2, #1
 8006874:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2201      	movs	r2, #1
 800687c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2201      	movs	r2, #1
 8006884:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2201      	movs	r2, #1
 800688c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2201      	movs	r2, #1
 8006894:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2201      	movs	r2, #1
 800689c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3708      	adds	r7, #8
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}

080068ba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80068ba:	b580      	push	{r7, lr}
 80068bc:	b082      	sub	sp, #8
 80068be:	af00      	add	r7, sp, #0
 80068c0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d101      	bne.n	80068cc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	e049      	b.n	8006960 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068d2:	b2db      	uxtb	r3, r3
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d106      	bne.n	80068e6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2200      	movs	r2, #0
 80068dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80068e0:	6878      	ldr	r0, [r7, #4]
 80068e2:	f000 f841 	bl	8006968 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2202      	movs	r2, #2
 80068ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681a      	ldr	r2, [r3, #0]
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	3304      	adds	r3, #4
 80068f6:	4619      	mov	r1, r3
 80068f8:	4610      	mov	r0, r2
 80068fa:	f000 fec3 	bl	8007684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2201      	movs	r2, #1
 8006902:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2201      	movs	r2, #1
 800690a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2201      	movs	r2, #1
 8006912:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2201      	movs	r2, #1
 800691a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2201      	movs	r2, #1
 8006922:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2201      	movs	r2, #1
 800692a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2201      	movs	r2, #1
 8006932:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2201      	movs	r2, #1
 800693a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2201      	movs	r2, #1
 8006942:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2201      	movs	r2, #1
 800694a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2201      	movs	r2, #1
 8006952:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2201      	movs	r2, #1
 800695a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800695e:	2300      	movs	r3, #0
}
 8006960:	4618      	mov	r0, r3
 8006962:	3708      	adds	r7, #8
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}

08006968 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006970:	bf00      	nop
 8006972:	370c      	adds	r7, #12
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr

0800697c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b084      	sub	sp, #16
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
 8006984:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d109      	bne.n	80069a0 <HAL_TIM_PWM_Start+0x24>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006992:	b2db      	uxtb	r3, r3
 8006994:	2b01      	cmp	r3, #1
 8006996:	bf14      	ite	ne
 8006998:	2301      	movne	r3, #1
 800699a:	2300      	moveq	r3, #0
 800699c:	b2db      	uxtb	r3, r3
 800699e:	e03c      	b.n	8006a1a <HAL_TIM_PWM_Start+0x9e>
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	2b04      	cmp	r3, #4
 80069a4:	d109      	bne.n	80069ba <HAL_TIM_PWM_Start+0x3e>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80069ac:	b2db      	uxtb	r3, r3
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	bf14      	ite	ne
 80069b2:	2301      	movne	r3, #1
 80069b4:	2300      	moveq	r3, #0
 80069b6:	b2db      	uxtb	r3, r3
 80069b8:	e02f      	b.n	8006a1a <HAL_TIM_PWM_Start+0x9e>
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	2b08      	cmp	r3, #8
 80069be:	d109      	bne.n	80069d4 <HAL_TIM_PWM_Start+0x58>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	bf14      	ite	ne
 80069cc:	2301      	movne	r3, #1
 80069ce:	2300      	moveq	r3, #0
 80069d0:	b2db      	uxtb	r3, r3
 80069d2:	e022      	b.n	8006a1a <HAL_TIM_PWM_Start+0x9e>
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	2b0c      	cmp	r3, #12
 80069d8:	d109      	bne.n	80069ee <HAL_TIM_PWM_Start+0x72>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	2b01      	cmp	r3, #1
 80069e4:	bf14      	ite	ne
 80069e6:	2301      	movne	r3, #1
 80069e8:	2300      	moveq	r3, #0
 80069ea:	b2db      	uxtb	r3, r3
 80069ec:	e015      	b.n	8006a1a <HAL_TIM_PWM_Start+0x9e>
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	2b10      	cmp	r3, #16
 80069f2:	d109      	bne.n	8006a08 <HAL_TIM_PWM_Start+0x8c>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	2b01      	cmp	r3, #1
 80069fe:	bf14      	ite	ne
 8006a00:	2301      	movne	r3, #1
 8006a02:	2300      	moveq	r3, #0
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	e008      	b.n	8006a1a <HAL_TIM_PWM_Start+0x9e>
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	bf14      	ite	ne
 8006a14:	2301      	movne	r3, #1
 8006a16:	2300      	moveq	r3, #0
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d001      	beq.n	8006a22 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e06e      	b.n	8006b00 <HAL_TIM_PWM_Start+0x184>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d104      	bne.n	8006a32 <HAL_TIM_PWM_Start+0xb6>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2202      	movs	r2, #2
 8006a2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a30:	e023      	b.n	8006a7a <HAL_TIM_PWM_Start+0xfe>
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	2b04      	cmp	r3, #4
 8006a36:	d104      	bne.n	8006a42 <HAL_TIM_PWM_Start+0xc6>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2202      	movs	r2, #2
 8006a3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a40:	e01b      	b.n	8006a7a <HAL_TIM_PWM_Start+0xfe>
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	2b08      	cmp	r3, #8
 8006a46:	d104      	bne.n	8006a52 <HAL_TIM_PWM_Start+0xd6>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2202      	movs	r2, #2
 8006a4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a50:	e013      	b.n	8006a7a <HAL_TIM_PWM_Start+0xfe>
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	2b0c      	cmp	r3, #12
 8006a56:	d104      	bne.n	8006a62 <HAL_TIM_PWM_Start+0xe6>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2202      	movs	r2, #2
 8006a5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006a60:	e00b      	b.n	8006a7a <HAL_TIM_PWM_Start+0xfe>
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	2b10      	cmp	r3, #16
 8006a66:	d104      	bne.n	8006a72 <HAL_TIM_PWM_Start+0xf6>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2202      	movs	r2, #2
 8006a6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a70:	e003      	b.n	8006a7a <HAL_TIM_PWM_Start+0xfe>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2202      	movs	r2, #2
 8006a76:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	6839      	ldr	r1, [r7, #0]
 8006a82:	4618      	mov	r0, r3
 8006a84:	f001 fbee 	bl	8008264 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a1e      	ldr	r2, [pc, #120]	; (8006b08 <HAL_TIM_PWM_Start+0x18c>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d013      	beq.n	8006aba <HAL_TIM_PWM_Start+0x13e>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a1d      	ldr	r2, [pc, #116]	; (8006b0c <HAL_TIM_PWM_Start+0x190>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d00e      	beq.n	8006aba <HAL_TIM_PWM_Start+0x13e>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a1b      	ldr	r2, [pc, #108]	; (8006b10 <HAL_TIM_PWM_Start+0x194>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d009      	beq.n	8006aba <HAL_TIM_PWM_Start+0x13e>
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	4a1a      	ldr	r2, [pc, #104]	; (8006b14 <HAL_TIM_PWM_Start+0x198>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d004      	beq.n	8006aba <HAL_TIM_PWM_Start+0x13e>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	4a18      	ldr	r2, [pc, #96]	; (8006b18 <HAL_TIM_PWM_Start+0x19c>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d101      	bne.n	8006abe <HAL_TIM_PWM_Start+0x142>
 8006aba:	2301      	movs	r3, #1
 8006abc:	e000      	b.n	8006ac0 <HAL_TIM_PWM_Start+0x144>
 8006abe:	2300      	movs	r3, #0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d007      	beq.n	8006ad4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ad2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	689a      	ldr	r2, [r3, #8]
 8006ada:	4b10      	ldr	r3, [pc, #64]	; (8006b1c <HAL_TIM_PWM_Start+0x1a0>)
 8006adc:	4013      	ands	r3, r2
 8006ade:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2b06      	cmp	r3, #6
 8006ae4:	d00b      	beq.n	8006afe <HAL_TIM_PWM_Start+0x182>
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006aec:	d007      	beq.n	8006afe <HAL_TIM_PWM_Start+0x182>
  {
    __HAL_TIM_ENABLE(htim);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	681a      	ldr	r2, [r3, #0]
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f042 0201 	orr.w	r2, r2, #1
 8006afc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006afe:	2300      	movs	r3, #0
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3710      	adds	r7, #16
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}
 8006b08:	40012c00 	.word	0x40012c00
 8006b0c:	40013400 	.word	0x40013400
 8006b10:	40014000 	.word	0x40014000
 8006b14:	40014400 	.word	0x40014400
 8006b18:	40014800 	.word	0x40014800
 8006b1c:	00010007 	.word	0x00010007

08006b20 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b082      	sub	sp, #8
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
 8006b28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	6839      	ldr	r1, [r7, #0]
 8006b32:	4618      	mov	r0, r3
 8006b34:	f001 fb96 	bl	8008264 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a3e      	ldr	r2, [pc, #248]	; (8006c38 <HAL_TIM_PWM_Stop+0x118>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d013      	beq.n	8006b6a <HAL_TIM_PWM_Stop+0x4a>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a3d      	ldr	r2, [pc, #244]	; (8006c3c <HAL_TIM_PWM_Stop+0x11c>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d00e      	beq.n	8006b6a <HAL_TIM_PWM_Stop+0x4a>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a3b      	ldr	r2, [pc, #236]	; (8006c40 <HAL_TIM_PWM_Stop+0x120>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d009      	beq.n	8006b6a <HAL_TIM_PWM_Stop+0x4a>
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a3a      	ldr	r2, [pc, #232]	; (8006c44 <HAL_TIM_PWM_Stop+0x124>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d004      	beq.n	8006b6a <HAL_TIM_PWM_Stop+0x4a>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a38      	ldr	r2, [pc, #224]	; (8006c48 <HAL_TIM_PWM_Stop+0x128>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d101      	bne.n	8006b6e <HAL_TIM_PWM_Stop+0x4e>
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e000      	b.n	8006b70 <HAL_TIM_PWM_Stop+0x50>
 8006b6e:	2300      	movs	r3, #0
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d017      	beq.n	8006ba4 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	6a1a      	ldr	r2, [r3, #32]
 8006b7a:	f241 1311 	movw	r3, #4369	; 0x1111
 8006b7e:	4013      	ands	r3, r2
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d10f      	bne.n	8006ba4 <HAL_TIM_PWM_Stop+0x84>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	6a1a      	ldr	r2, [r3, #32]
 8006b8a:	f244 4344 	movw	r3, #17476	; 0x4444
 8006b8e:	4013      	ands	r3, r2
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d107      	bne.n	8006ba4 <HAL_TIM_PWM_Stop+0x84>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006ba2:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	6a1a      	ldr	r2, [r3, #32]
 8006baa:	f241 1311 	movw	r3, #4369	; 0x1111
 8006bae:	4013      	ands	r3, r2
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d10f      	bne.n	8006bd4 <HAL_TIM_PWM_Stop+0xb4>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	6a1a      	ldr	r2, [r3, #32]
 8006bba:	f244 4344 	movw	r3, #17476	; 0x4444
 8006bbe:	4013      	ands	r3, r2
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d107      	bne.n	8006bd4 <HAL_TIM_PWM_Stop+0xb4>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f022 0201 	bic.w	r2, r2, #1
 8006bd2:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d104      	bne.n	8006be4 <HAL_TIM_PWM_Stop+0xc4>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2201      	movs	r2, #1
 8006bde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006be2:	e023      	b.n	8006c2c <HAL_TIM_PWM_Stop+0x10c>
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	2b04      	cmp	r3, #4
 8006be8:	d104      	bne.n	8006bf4 <HAL_TIM_PWM_Stop+0xd4>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2201      	movs	r2, #1
 8006bee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006bf2:	e01b      	b.n	8006c2c <HAL_TIM_PWM_Stop+0x10c>
 8006bf4:	683b      	ldr	r3, [r7, #0]
 8006bf6:	2b08      	cmp	r3, #8
 8006bf8:	d104      	bne.n	8006c04 <HAL_TIM_PWM_Stop+0xe4>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c02:	e013      	b.n	8006c2c <HAL_TIM_PWM_Stop+0x10c>
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	2b0c      	cmp	r3, #12
 8006c08:	d104      	bne.n	8006c14 <HAL_TIM_PWM_Stop+0xf4>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2201      	movs	r2, #1
 8006c0e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006c12:	e00b      	b.n	8006c2c <HAL_TIM_PWM_Stop+0x10c>
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	2b10      	cmp	r3, #16
 8006c18:	d104      	bne.n	8006c24 <HAL_TIM_PWM_Stop+0x104>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2201      	movs	r2, #1
 8006c1e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006c22:	e003      	b.n	8006c2c <HAL_TIM_PWM_Stop+0x10c>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2201      	movs	r2, #1
 8006c28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8006c2c:	2300      	movs	r3, #0
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3708      	adds	r7, #8
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}
 8006c36:	bf00      	nop
 8006c38:	40012c00 	.word	0x40012c00
 8006c3c:	40013400 	.word	0x40013400
 8006c40:	40014000 	.word	0x40014000
 8006c44:	40014400 	.word	0x40014400
 8006c48:	40014800 	.word	0x40014800

08006c4c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b082      	sub	sp, #8
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d101      	bne.n	8006c5e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e049      	b.n	8006cf2 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d106      	bne.n	8006c78 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f000 f841 	bl	8006cfa <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2202      	movs	r2, #2
 8006c7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681a      	ldr	r2, [r3, #0]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	3304      	adds	r3, #4
 8006c88:	4619      	mov	r1, r3
 8006c8a:	4610      	mov	r0, r2
 8006c8c:	f000 fcfa 	bl	8007684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2201      	movs	r2, #1
 8006c94:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	2201      	movs	r2, #1
 8006cac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2201      	movs	r2, #1
 8006cbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2201      	movs	r2, #1
 8006cc4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2201      	movs	r2, #1
 8006ccc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2201      	movs	r2, #1
 8006cd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2201      	movs	r2, #1
 8006cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006cf0:	2300      	movs	r3, #0
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	3708      	adds	r7, #8
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bd80      	pop	{r7, pc}

08006cfa <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006cfa:	b480      	push	{r7}
 8006cfc:	b083      	sub	sp, #12
 8006cfe:	af00      	add	r7, sp, #0
 8006d00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006d02:	bf00      	nop
 8006d04:	370c      	adds	r7, #12
 8006d06:	46bd      	mov	sp, r7
 8006d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0c:	4770      	bx	lr
	...

08006d10 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006d1a:	683b      	ldr	r3, [r7, #0]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d104      	bne.n	8006d2a <HAL_TIM_IC_Start+0x1a>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	e023      	b.n	8006d72 <HAL_TIM_IC_Start+0x62>
 8006d2a:	683b      	ldr	r3, [r7, #0]
 8006d2c:	2b04      	cmp	r3, #4
 8006d2e:	d104      	bne.n	8006d3a <HAL_TIM_IC_Start+0x2a>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006d36:	b2db      	uxtb	r3, r3
 8006d38:	e01b      	b.n	8006d72 <HAL_TIM_IC_Start+0x62>
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	2b08      	cmp	r3, #8
 8006d3e:	d104      	bne.n	8006d4a <HAL_TIM_IC_Start+0x3a>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d46:	b2db      	uxtb	r3, r3
 8006d48:	e013      	b.n	8006d72 <HAL_TIM_IC_Start+0x62>
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	2b0c      	cmp	r3, #12
 8006d4e:	d104      	bne.n	8006d5a <HAL_TIM_IC_Start+0x4a>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d56:	b2db      	uxtb	r3, r3
 8006d58:	e00b      	b.n	8006d72 <HAL_TIM_IC_Start+0x62>
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	2b10      	cmp	r3, #16
 8006d5e:	d104      	bne.n	8006d6a <HAL_TIM_IC_Start+0x5a>
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006d66:	b2db      	uxtb	r3, r3
 8006d68:	e003      	b.n	8006d72 <HAL_TIM_IC_Start+0x62>
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006d70:	b2db      	uxtb	r3, r3
 8006d72:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d104      	bne.n	8006d84 <HAL_TIM_IC_Start+0x74>
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006d80:	b2db      	uxtb	r3, r3
 8006d82:	e013      	b.n	8006dac <HAL_TIM_IC_Start+0x9c>
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	2b04      	cmp	r3, #4
 8006d88:	d104      	bne.n	8006d94 <HAL_TIM_IC_Start+0x84>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	e00b      	b.n	8006dac <HAL_TIM_IC_Start+0x9c>
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	2b08      	cmp	r3, #8
 8006d98:	d104      	bne.n	8006da4 <HAL_TIM_IC_Start+0x94>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006da0:	b2db      	uxtb	r3, r3
 8006da2:	e003      	b.n	8006dac <HAL_TIM_IC_Start+0x9c>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006dae:	7bfb      	ldrb	r3, [r7, #15]
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d102      	bne.n	8006dba <HAL_TIM_IC_Start+0xaa>
   || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006db4:	7bbb      	ldrb	r3, [r7, #14]
 8006db6:	2b01      	cmp	r3, #1
 8006db8:	d001      	beq.n	8006dbe <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	e064      	b.n	8006e88 <HAL_TIM_IC_Start+0x178>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d104      	bne.n	8006dce <HAL_TIM_IC_Start+0xbe>
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2202      	movs	r2, #2
 8006dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006dcc:	e023      	b.n	8006e16 <HAL_TIM_IC_Start+0x106>
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	2b04      	cmp	r3, #4
 8006dd2:	d104      	bne.n	8006dde <HAL_TIM_IC_Start+0xce>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2202      	movs	r2, #2
 8006dd8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ddc:	e01b      	b.n	8006e16 <HAL_TIM_IC_Start+0x106>
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	2b08      	cmp	r3, #8
 8006de2:	d104      	bne.n	8006dee <HAL_TIM_IC_Start+0xde>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2202      	movs	r2, #2
 8006de8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006dec:	e013      	b.n	8006e16 <HAL_TIM_IC_Start+0x106>
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	2b0c      	cmp	r3, #12
 8006df2:	d104      	bne.n	8006dfe <HAL_TIM_IC_Start+0xee>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2202      	movs	r2, #2
 8006df8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006dfc:	e00b      	b.n	8006e16 <HAL_TIM_IC_Start+0x106>
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	2b10      	cmp	r3, #16
 8006e02:	d104      	bne.n	8006e0e <HAL_TIM_IC_Start+0xfe>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2202      	movs	r2, #2
 8006e08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e0c:	e003      	b.n	8006e16 <HAL_TIM_IC_Start+0x106>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2202      	movs	r2, #2
 8006e12:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006e16:	683b      	ldr	r3, [r7, #0]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d104      	bne.n	8006e26 <HAL_TIM_IC_Start+0x116>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2202      	movs	r2, #2
 8006e20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e24:	e013      	b.n	8006e4e <HAL_TIM_IC_Start+0x13e>
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	2b04      	cmp	r3, #4
 8006e2a:	d104      	bne.n	8006e36 <HAL_TIM_IC_Start+0x126>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2202      	movs	r2, #2
 8006e30:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006e34:	e00b      	b.n	8006e4e <HAL_TIM_IC_Start+0x13e>
 8006e36:	683b      	ldr	r3, [r7, #0]
 8006e38:	2b08      	cmp	r3, #8
 8006e3a:	d104      	bne.n	8006e46 <HAL_TIM_IC_Start+0x136>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2202      	movs	r2, #2
 8006e40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006e44:	e003      	b.n	8006e4e <HAL_TIM_IC_Start+0x13e>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2202      	movs	r2, #2
 8006e4a:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	2201      	movs	r2, #1
 8006e54:	6839      	ldr	r1, [r7, #0]
 8006e56:	4618      	mov	r0, r3
 8006e58:	f001 fa04 	bl	8008264 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	689a      	ldr	r2, [r3, #8]
 8006e62:	4b0b      	ldr	r3, [pc, #44]	; (8006e90 <HAL_TIM_IC_Start+0x180>)
 8006e64:	4013      	ands	r3, r2
 8006e66:	60bb      	str	r3, [r7, #8]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	2b06      	cmp	r3, #6
 8006e6c:	d00b      	beq.n	8006e86 <HAL_TIM_IC_Start+0x176>
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e74:	d007      	beq.n	8006e86 <HAL_TIM_IC_Start+0x176>
  {
    __HAL_TIM_ENABLE(htim);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	f042 0201 	orr.w	r2, r2, #1
 8006e84:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e86:	2300      	movs	r3, #0
}
 8006e88:	4618      	mov	r0, r3
 8006e8a:	3710      	adds	r7, #16
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}
 8006e90:	00010007 	.word	0x00010007

08006e94 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b086      	sub	sp, #24
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	6078      	str	r0, [r7, #4]
 8006e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d101      	bne.n	8006ea8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	e097      	b.n	8006fd8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eae:	b2db      	uxtb	r3, r3
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d106      	bne.n	8006ec2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006ebc:	6878      	ldr	r0, [r7, #4]
 8006ebe:	f7fb fdfd 	bl	8002abc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2202      	movs	r2, #2
 8006ec6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	687a      	ldr	r2, [r7, #4]
 8006ed2:	6812      	ldr	r2, [r2, #0]
 8006ed4:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8006ed8:	f023 0307 	bic.w	r3, r3, #7
 8006edc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	3304      	adds	r3, #4
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	4610      	mov	r0, r2
 8006eea:	f000 fbcb 	bl	8007684 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	699b      	ldr	r3, [r3, #24]
 8006efc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	6a1b      	ldr	r3, [r3, #32]
 8006f04:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	697a      	ldr	r2, [r7, #20]
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8006f10:	693b      	ldr	r3, [r7, #16]
 8006f12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f16:	f023 0303 	bic.w	r3, r3, #3
 8006f1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	689a      	ldr	r2, [r3, #8]
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	699b      	ldr	r3, [r3, #24]
 8006f24:	021b      	lsls	r3, r3, #8
 8006f26:	4313      	orrs	r3, r2
 8006f28:	693a      	ldr	r2, [r7, #16]
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006f34:	f023 030c 	bic.w	r3, r3, #12
 8006f38:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8006f3a:	693b      	ldr	r3, [r7, #16]
 8006f3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f40:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	68da      	ldr	r2, [r3, #12]
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	69db      	ldr	r3, [r3, #28]
 8006f4e:	021b      	lsls	r3, r3, #8
 8006f50:	4313      	orrs	r3, r2
 8006f52:	693a      	ldr	r2, [r7, #16]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	691b      	ldr	r3, [r3, #16]
 8006f5c:	011a      	lsls	r2, r3, #4
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	6a1b      	ldr	r3, [r3, #32]
 8006f62:	031b      	lsls	r3, r3, #12
 8006f64:	4313      	orrs	r3, r2
 8006f66:	693a      	ldr	r2, [r7, #16]
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006f72:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8006f7a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006f7c:	683b      	ldr	r3, [r7, #0]
 8006f7e:	685a      	ldr	r2, [r3, #4]
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	695b      	ldr	r3, [r3, #20]
 8006f84:	011b      	lsls	r3, r3, #4
 8006f86:	4313      	orrs	r3, r2
 8006f88:	68fa      	ldr	r2, [r7, #12]
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	697a      	ldr	r2, [r7, #20]
 8006f94:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	693a      	ldr	r2, [r7, #16]
 8006f9c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	68fa      	ldr	r2, [r7, #12]
 8006fa4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	2201      	movs	r2, #1
 8006faa:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2201      	movs	r2, #1
 8006fba:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2201      	movs	r2, #1
 8006fc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	2201      	movs	r2, #1
 8006fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006fd6:	2300      	movs	r3, #0
}
 8006fd8:	4618      	mov	r0, r3
 8006fda:	3718      	adds	r7, #24
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}

08006fe0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b084      	sub	sp, #16
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ff0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006ff8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007000:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007008:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d110      	bne.n	8007032 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007010:	7bfb      	ldrb	r3, [r7, #15]
 8007012:	2b01      	cmp	r3, #1
 8007014:	d102      	bne.n	800701c <HAL_TIM_Encoder_Start+0x3c>
     || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007016:	7b7b      	ldrb	r3, [r7, #13]
 8007018:	2b01      	cmp	r3, #1
 800701a:	d001      	beq.n	8007020 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800701c:	2301      	movs	r3, #1
 800701e:	e068      	b.n	80070f2 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2202      	movs	r2, #2
 8007024:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2202      	movs	r2, #2
 800702c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007030:	e031      	b.n	8007096 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	2b04      	cmp	r3, #4
 8007036:	d110      	bne.n	800705a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007038:	7bbb      	ldrb	r3, [r7, #14]
 800703a:	2b01      	cmp	r3, #1
 800703c:	d102      	bne.n	8007044 <HAL_TIM_Encoder_Start+0x64>
     || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800703e:	7b3b      	ldrb	r3, [r7, #12]
 8007040:	2b01      	cmp	r3, #1
 8007042:	d001      	beq.n	8007048 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007044:	2301      	movs	r3, #1
 8007046:	e054      	b.n	80070f2 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2202      	movs	r2, #2
 800704c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2202      	movs	r2, #2
 8007054:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007058:	e01d      	b.n	8007096 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800705a:	7bfb      	ldrb	r3, [r7, #15]
 800705c:	2b01      	cmp	r3, #1
 800705e:	d108      	bne.n	8007072 <HAL_TIM_Encoder_Start+0x92>
     || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007060:	7bbb      	ldrb	r3, [r7, #14]
 8007062:	2b01      	cmp	r3, #1
 8007064:	d105      	bne.n	8007072 <HAL_TIM_Encoder_Start+0x92>
     || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007066:	7b7b      	ldrb	r3, [r7, #13]
 8007068:	2b01      	cmp	r3, #1
 800706a:	d102      	bne.n	8007072 <HAL_TIM_Encoder_Start+0x92>
     || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800706c:	7b3b      	ldrb	r3, [r7, #12]
 800706e:	2b01      	cmp	r3, #1
 8007070:	d001      	beq.n	8007076 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007072:	2301      	movs	r3, #1
 8007074:	e03d      	b.n	80070f2 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2202      	movs	r2, #2
 800707a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2202      	movs	r2, #2
 8007082:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2202      	movs	r2, #2
 800708a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	2202      	movs	r2, #2
 8007092:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d002      	beq.n	80070a2 <HAL_TIM_Encoder_Start+0xc2>
 800709c:	2b04      	cmp	r3, #4
 800709e:	d008      	beq.n	80070b2 <HAL_TIM_Encoder_Start+0xd2>
 80070a0:	e00f      	b.n	80070c2 <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2201      	movs	r2, #1
 80070a8:	2100      	movs	r1, #0
 80070aa:	4618      	mov	r0, r3
 80070ac:	f001 f8da 	bl	8008264 <TIM_CCxChannelCmd>
      break;
 80070b0:	e016      	b.n	80070e0 <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	2201      	movs	r2, #1
 80070b8:	2104      	movs	r1, #4
 80070ba:	4618      	mov	r0, r3
 80070bc:	f001 f8d2 	bl	8008264 <TIM_CCxChannelCmd>
      break;
 80070c0:	e00e      	b.n	80070e0 <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	2201      	movs	r2, #1
 80070c8:	2100      	movs	r1, #0
 80070ca:	4618      	mov	r0, r3
 80070cc:	f001 f8ca 	bl	8008264 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	2201      	movs	r2, #1
 80070d6:	2104      	movs	r1, #4
 80070d8:	4618      	mov	r0, r3
 80070da:	f001 f8c3 	bl	8008264 <TIM_CCxChannelCmd>
      break;
 80070de:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	681a      	ldr	r2, [r3, #0]
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f042 0201 	orr.w	r2, r2, #1
 80070ee:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80070f0:	2300      	movs	r3, #0
}
 80070f2:	4618      	mov	r0, r3
 80070f4:	3710      	adds	r7, #16
 80070f6:	46bd      	mov	sp, r7
 80070f8:	bd80      	pop	{r7, pc}

080070fa <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80070fa:	b580      	push	{r7, lr}
 80070fc:	b084      	sub	sp, #16
 80070fe:	af00      	add	r7, sp, #0
 8007100:	60f8      	str	r0, [r7, #12]
 8007102:	60b9      	str	r1, [r7, #8]
 8007104:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800710c:	2b01      	cmp	r3, #1
 800710e:	d101      	bne.n	8007114 <HAL_TIM_IC_ConfigChannel+0x1a>
 8007110:	2302      	movs	r3, #2
 8007112:	e082      	b.n	800721a <HAL_TIM_IC_ConfigChannel+0x120>
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2201      	movs	r2, #1
 8007118:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d11b      	bne.n	800715a <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	6818      	ldr	r0, [r3, #0]
 8007126:	68bb      	ldr	r3, [r7, #8]
 8007128:	6819      	ldr	r1, [r3, #0]
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	685a      	ldr	r2, [r3, #4]
 800712e:	68bb      	ldr	r3, [r7, #8]
 8007130:	68db      	ldr	r3, [r3, #12]
 8007132:	f000 fedd 	bl	8007ef0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	699a      	ldr	r2, [r3, #24]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f022 020c 	bic.w	r2, r2, #12
 8007144:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	6999      	ldr	r1, [r3, #24]
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	689a      	ldr	r2, [r3, #8]
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	430a      	orrs	r2, r1
 8007156:	619a      	str	r2, [r3, #24]
 8007158:	e05a      	b.n	8007210 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2b04      	cmp	r3, #4
 800715e:	d11c      	bne.n	800719a <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6818      	ldr	r0, [r3, #0]
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	6819      	ldr	r1, [r3, #0]
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	685a      	ldr	r2, [r3, #4]
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	f000 ff55 	bl	800801e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	699a      	ldr	r2, [r3, #24]
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007182:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	6999      	ldr	r1, [r3, #24]
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	021a      	lsls	r2, r3, #8
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	430a      	orrs	r2, r1
 8007196:	619a      	str	r2, [r3, #24]
 8007198:	e03a      	b.n	8007210 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2b08      	cmp	r3, #8
 800719e:	d11b      	bne.n	80071d8 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	6818      	ldr	r0, [r3, #0]
 80071a4:	68bb      	ldr	r3, [r7, #8]
 80071a6:	6819      	ldr	r1, [r3, #0]
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	685a      	ldr	r2, [r3, #4]
 80071ac:	68bb      	ldr	r3, [r7, #8]
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	f000 ffa2 	bl	80080f8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	69da      	ldr	r2, [r3, #28]
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f022 020c 	bic.w	r2, r2, #12
 80071c2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	69d9      	ldr	r1, [r3, #28]
 80071ca:	68bb      	ldr	r3, [r7, #8]
 80071cc:	689a      	ldr	r2, [r3, #8]
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	430a      	orrs	r2, r1
 80071d4:	61da      	str	r2, [r3, #28]
 80071d6:	e01b      	b.n	8007210 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	6818      	ldr	r0, [r3, #0]
 80071dc:	68bb      	ldr	r3, [r7, #8]
 80071de:	6819      	ldr	r1, [r3, #0]
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	685a      	ldr	r2, [r3, #4]
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	68db      	ldr	r3, [r3, #12]
 80071e8:	f000 ffc2 	bl	8008170 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	69da      	ldr	r2, [r3, #28]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80071fa:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	69d9      	ldr	r1, [r3, #28]
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	021a      	lsls	r2, r3, #8
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	430a      	orrs	r2, r1
 800720e:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2200      	movs	r2, #0
 8007214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007218:	2300      	movs	r3, #0
}
 800721a:	4618      	mov	r0, r3
 800721c:	3710      	adds	r7, #16
 800721e:	46bd      	mov	sp, r7
 8007220:	bd80      	pop	{r7, pc}
	...

08007224 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b084      	sub	sp, #16
 8007228:	af00      	add	r7, sp, #0
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	60b9      	str	r1, [r7, #8]
 800722e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007236:	2b01      	cmp	r3, #1
 8007238:	d101      	bne.n	800723e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800723a:	2302      	movs	r3, #2
 800723c:	e0fd      	b.n	800743a <HAL_TIM_PWM_ConfigChannel+0x216>
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2201      	movs	r2, #1
 8007242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	2b14      	cmp	r3, #20
 800724a:	f200 80f0 	bhi.w	800742e <HAL_TIM_PWM_ConfigChannel+0x20a>
 800724e:	a201      	add	r2, pc, #4	; (adr r2, 8007254 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8007250:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007254:	080072a9 	.word	0x080072a9
 8007258:	0800742f 	.word	0x0800742f
 800725c:	0800742f 	.word	0x0800742f
 8007260:	0800742f 	.word	0x0800742f
 8007264:	080072e9 	.word	0x080072e9
 8007268:	0800742f 	.word	0x0800742f
 800726c:	0800742f 	.word	0x0800742f
 8007270:	0800742f 	.word	0x0800742f
 8007274:	0800732b 	.word	0x0800732b
 8007278:	0800742f 	.word	0x0800742f
 800727c:	0800742f 	.word	0x0800742f
 8007280:	0800742f 	.word	0x0800742f
 8007284:	0800736b 	.word	0x0800736b
 8007288:	0800742f 	.word	0x0800742f
 800728c:	0800742f 	.word	0x0800742f
 8007290:	0800742f 	.word	0x0800742f
 8007294:	080073ad 	.word	0x080073ad
 8007298:	0800742f 	.word	0x0800742f
 800729c:	0800742f 	.word	0x0800742f
 80072a0:	0800742f 	.word	0x0800742f
 80072a4:	080073ed 	.word	0x080073ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68b9      	ldr	r1, [r7, #8]
 80072ae:	4618      	mov	r0, r3
 80072b0:	f000 fa78 	bl	80077a4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	699a      	ldr	r2, [r3, #24]
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	f042 0208 	orr.w	r2, r2, #8
 80072c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	699a      	ldr	r2, [r3, #24]
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f022 0204 	bic.w	r2, r2, #4
 80072d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	6999      	ldr	r1, [r3, #24]
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	691a      	ldr	r2, [r3, #16]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	430a      	orrs	r2, r1
 80072e4:	619a      	str	r2, [r3, #24]
      break;
 80072e6:	e0a3      	b.n	8007430 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68b9      	ldr	r1, [r7, #8]
 80072ee:	4618      	mov	r0, r3
 80072f0:	f000 fae8 	bl	80078c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	699a      	ldr	r2, [r3, #24]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007302:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	699a      	ldr	r2, [r3, #24]
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007312:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	6999      	ldr	r1, [r3, #24]
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	691b      	ldr	r3, [r3, #16]
 800731e:	021a      	lsls	r2, r3, #8
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	430a      	orrs	r2, r1
 8007326:	619a      	str	r2, [r3, #24]
      break;
 8007328:	e082      	b.n	8007430 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	68b9      	ldr	r1, [r7, #8]
 8007330:	4618      	mov	r0, r3
 8007332:	f000 fb51 	bl	80079d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	69da      	ldr	r2, [r3, #28]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f042 0208 	orr.w	r2, r2, #8
 8007344:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	69da      	ldr	r2, [r3, #28]
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f022 0204 	bic.w	r2, r2, #4
 8007354:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	69d9      	ldr	r1, [r3, #28]
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	691a      	ldr	r2, [r3, #16]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	430a      	orrs	r2, r1
 8007366:	61da      	str	r2, [r3, #28]
      break;
 8007368:	e062      	b.n	8007430 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	68b9      	ldr	r1, [r7, #8]
 8007370:	4618      	mov	r0, r3
 8007372:	f000 fbb9 	bl	8007ae8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	69da      	ldr	r2, [r3, #28]
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007384:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	69da      	ldr	r2, [r3, #28]
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007394:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	69d9      	ldr	r1, [r3, #28]
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	691b      	ldr	r3, [r3, #16]
 80073a0:	021a      	lsls	r2, r3, #8
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	430a      	orrs	r2, r1
 80073a8:	61da      	str	r2, [r3, #28]
      break;
 80073aa:	e041      	b.n	8007430 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	68b9      	ldr	r1, [r7, #8]
 80073b2:	4618      	mov	r0, r3
 80073b4:	f000 fc22 	bl	8007bfc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f042 0208 	orr.w	r2, r2, #8
 80073c6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f022 0204 	bic.w	r2, r2, #4
 80073d6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	691a      	ldr	r2, [r3, #16]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	430a      	orrs	r2, r1
 80073e8:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80073ea:	e021      	b.n	8007430 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	68b9      	ldr	r1, [r7, #8]
 80073f2:	4618      	mov	r0, r3
 80073f4:	f000 fc66 	bl	8007cc4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007406:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007416:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	691b      	ldr	r3, [r3, #16]
 8007422:	021a      	lsls	r2, r3, #8
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	430a      	orrs	r2, r1
 800742a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800742c:	e000      	b.n	8007430 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800742e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	2200      	movs	r2, #0
 8007434:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007438:	2300      	movs	r3, #0
}
 800743a:	4618      	mov	r0, r3
 800743c:	3710      	adds	r7, #16
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
 8007442:	bf00      	nop

08007444 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
 800744c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007454:	2b01      	cmp	r3, #1
 8007456:	d101      	bne.n	800745c <HAL_TIM_ConfigClockSource+0x18>
 8007458:	2302      	movs	r3, #2
 800745a:	e0c3      	b.n	80075e4 <HAL_TIM_ConfigClockSource+0x1a0>
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2201      	movs	r2, #1
 8007460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2202      	movs	r2, #2
 8007468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	689b      	ldr	r3, [r3, #8]
 8007472:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800747a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800747e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007486:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	68fa      	ldr	r2, [r7, #12]
 800748e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	2b70      	cmp	r3, #112	; 0x70
 8007496:	d038      	beq.n	800750a <HAL_TIM_ConfigClockSource+0xc6>
 8007498:	2b70      	cmp	r3, #112	; 0x70
 800749a:	d815      	bhi.n	80074c8 <HAL_TIM_ConfigClockSource+0x84>
 800749c:	2b30      	cmp	r3, #48	; 0x30
 800749e:	f000 808e 	beq.w	80075be <HAL_TIM_ConfigClockSource+0x17a>
 80074a2:	2b30      	cmp	r3, #48	; 0x30
 80074a4:	d809      	bhi.n	80074ba <HAL_TIM_ConfigClockSource+0x76>
 80074a6:	2b10      	cmp	r3, #16
 80074a8:	f000 8089 	beq.w	80075be <HAL_TIM_ConfigClockSource+0x17a>
 80074ac:	2b20      	cmp	r3, #32
 80074ae:	f000 8086 	beq.w	80075be <HAL_TIM_ConfigClockSource+0x17a>
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	f000 8083 	beq.w	80075be <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80074b8:	e08b      	b.n	80075d2 <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 80074ba:	2b50      	cmp	r3, #80	; 0x50
 80074bc:	d04f      	beq.n	800755e <HAL_TIM_ConfigClockSource+0x11a>
 80074be:	2b60      	cmp	r3, #96	; 0x60
 80074c0:	d05d      	beq.n	800757e <HAL_TIM_ConfigClockSource+0x13a>
 80074c2:	2b40      	cmp	r3, #64	; 0x40
 80074c4:	d06b      	beq.n	800759e <HAL_TIM_ConfigClockSource+0x15a>
      break;
 80074c6:	e084      	b.n	80075d2 <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 80074c8:	4a48      	ldr	r2, [pc, #288]	; (80075ec <HAL_TIM_ConfigClockSource+0x1a8>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d077      	beq.n	80075be <HAL_TIM_ConfigClockSource+0x17a>
 80074ce:	4a47      	ldr	r2, [pc, #284]	; (80075ec <HAL_TIM_ConfigClockSource+0x1a8>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d809      	bhi.n	80074e8 <HAL_TIM_ConfigClockSource+0xa4>
 80074d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80074d8:	d02e      	beq.n	8007538 <HAL_TIM_ConfigClockSource+0xf4>
 80074da:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80074de:	d06e      	beq.n	80075be <HAL_TIM_ConfigClockSource+0x17a>
 80074e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80074e4:	d074      	beq.n	80075d0 <HAL_TIM_ConfigClockSource+0x18c>
      break;
 80074e6:	e074      	b.n	80075d2 <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 80074e8:	4a41      	ldr	r2, [pc, #260]	; (80075f0 <HAL_TIM_ConfigClockSource+0x1ac>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d067      	beq.n	80075be <HAL_TIM_ConfigClockSource+0x17a>
 80074ee:	4a40      	ldr	r2, [pc, #256]	; (80075f0 <HAL_TIM_ConfigClockSource+0x1ac>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d803      	bhi.n	80074fc <HAL_TIM_ConfigClockSource+0xb8>
 80074f4:	4a3f      	ldr	r2, [pc, #252]	; (80075f4 <HAL_TIM_ConfigClockSource+0x1b0>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d061      	beq.n	80075be <HAL_TIM_ConfigClockSource+0x17a>
      break;
 80074fa:	e06a      	b.n	80075d2 <HAL_TIM_ConfigClockSource+0x18e>
  switch (sClockSourceConfig->ClockSource)
 80074fc:	4a3e      	ldr	r2, [pc, #248]	; (80075f8 <HAL_TIM_ConfigClockSource+0x1b4>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d05d      	beq.n	80075be <HAL_TIM_ConfigClockSource+0x17a>
 8007502:	4a3e      	ldr	r2, [pc, #248]	; (80075fc <HAL_TIM_ConfigClockSource+0x1b8>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d05a      	beq.n	80075be <HAL_TIM_ConfigClockSource+0x17a>
      break;
 8007508:	e063      	b.n	80075d2 <HAL_TIM_ConfigClockSource+0x18e>
      TIM_ETR_SetConfig(htim->Instance,
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6818      	ldr	r0, [r3, #0]
 800750e:	683b      	ldr	r3, [r7, #0]
 8007510:	6899      	ldr	r1, [r3, #8]
 8007512:	683b      	ldr	r3, [r7, #0]
 8007514:	685a      	ldr	r2, [r3, #4]
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	68db      	ldr	r3, [r3, #12]
 800751a:	f000 fe83 	bl	8008224 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	689b      	ldr	r3, [r3, #8]
 8007524:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800752c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	68fa      	ldr	r2, [r7, #12]
 8007534:	609a      	str	r2, [r3, #8]
      break;
 8007536:	e04c      	b.n	80075d2 <HAL_TIM_ConfigClockSource+0x18e>
      TIM_ETR_SetConfig(htim->Instance,
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6818      	ldr	r0, [r3, #0]
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	6899      	ldr	r1, [r3, #8]
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	685a      	ldr	r2, [r3, #4]
 8007544:	683b      	ldr	r3, [r7, #0]
 8007546:	68db      	ldr	r3, [r3, #12]
 8007548:	f000 fe6c 	bl	8008224 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	689a      	ldr	r2, [r3, #8]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800755a:	609a      	str	r2, [r3, #8]
      break;
 800755c:	e039      	b.n	80075d2 <HAL_TIM_ConfigClockSource+0x18e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	6818      	ldr	r0, [r3, #0]
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	6859      	ldr	r1, [r3, #4]
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	68db      	ldr	r3, [r3, #12]
 800756a:	461a      	mov	r2, r3
 800756c:	f000 fd28 	bl	8007fc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	2150      	movs	r1, #80	; 0x50
 8007576:	4618      	mov	r0, r3
 8007578:	f000 fe37 	bl	80081ea <TIM_ITRx_SetConfig>
      break;
 800757c:	e029      	b.n	80075d2 <HAL_TIM_ConfigClockSource+0x18e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	6818      	ldr	r0, [r3, #0]
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	6859      	ldr	r1, [r3, #4]
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	68db      	ldr	r3, [r3, #12]
 800758a:	461a      	mov	r2, r3
 800758c:	f000 fd84 	bl	8008098 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	2160      	movs	r1, #96	; 0x60
 8007596:	4618      	mov	r0, r3
 8007598:	f000 fe27 	bl	80081ea <TIM_ITRx_SetConfig>
      break;
 800759c:	e019      	b.n	80075d2 <HAL_TIM_ConfigClockSource+0x18e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6818      	ldr	r0, [r3, #0]
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	6859      	ldr	r1, [r3, #4]
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	68db      	ldr	r3, [r3, #12]
 80075aa:	461a      	mov	r2, r3
 80075ac:	f000 fd08 	bl	8007fc0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	2140      	movs	r1, #64	; 0x40
 80075b6:	4618      	mov	r0, r3
 80075b8:	f000 fe17 	bl	80081ea <TIM_ITRx_SetConfig>
      break;
 80075bc:	e009      	b.n	80075d2 <HAL_TIM_ConfigClockSource+0x18e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4619      	mov	r1, r3
 80075c8:	4610      	mov	r0, r2
 80075ca:	f000 fe0e 	bl	80081ea <TIM_ITRx_SetConfig>
      break;
 80075ce:	e000      	b.n	80075d2 <HAL_TIM_ConfigClockSource+0x18e>
      break;
 80075d0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2201      	movs	r2, #1
 80075d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2200      	movs	r2, #0
 80075de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80075e2:	2300      	movs	r3, #0
}
 80075e4:	4618      	mov	r0, r3
 80075e6:	3710      	adds	r7, #16
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}
 80075ec:	00100020 	.word	0x00100020
 80075f0:	00100040 	.word	0x00100040
 80075f4:	00100030 	.word	0x00100030
 80075f8:	00100060 	.word	0x00100060
 80075fc:	00100070 	.word	0x00100070

08007600 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b082      	sub	sp, #8
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
 8007608:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007610:	2b01      	cmp	r3, #1
 8007612:	d101      	bne.n	8007618 <HAL_TIM_SlaveConfigSynchro+0x18>
 8007614:	2302      	movs	r3, #2
 8007616:	e031      	b.n	800767c <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2202      	movs	r2, #2
 8007624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007628:	6839      	ldr	r1, [r7, #0]
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f000 fbb0 	bl	8007d90 <TIM_SlaveTimer_SetConfig>
 8007630:	4603      	mov	r3, r0
 8007632:	2b00      	cmp	r3, #0
 8007634:	d009      	beq.n	800764a <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2201      	movs	r2, #1
 800763a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8007646:	2301      	movs	r3, #1
 8007648:	e018      	b.n	800767c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	68da      	ldr	r2, [r3, #12]
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007658:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	68da      	ldr	r2, [r3, #12]
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007668:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2201      	movs	r2, #1
 800766e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2200      	movs	r2, #0
 8007676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800767a:	2300      	movs	r3, #0
}
 800767c:	4618      	mov	r0, r3
 800767e:	3708      	adds	r7, #8
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}

08007684 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007684:	b480      	push	{r7}
 8007686:	b085      	sub	sp, #20
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
 800768c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	4a3c      	ldr	r2, [pc, #240]	; (8007788 <TIM_Base_SetConfig+0x104>)
 8007698:	4293      	cmp	r3, r2
 800769a:	d00f      	beq.n	80076bc <TIM_Base_SetConfig+0x38>
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076a2:	d00b      	beq.n	80076bc <TIM_Base_SetConfig+0x38>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	4a39      	ldr	r2, [pc, #228]	; (800778c <TIM_Base_SetConfig+0x108>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d007      	beq.n	80076bc <TIM_Base_SetConfig+0x38>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	4a38      	ldr	r2, [pc, #224]	; (8007790 <TIM_Base_SetConfig+0x10c>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d003      	beq.n	80076bc <TIM_Base_SetConfig+0x38>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	4a37      	ldr	r2, [pc, #220]	; (8007794 <TIM_Base_SetConfig+0x110>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d108      	bne.n	80076ce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076c4:	683b      	ldr	r3, [r7, #0]
 80076c6:	685b      	ldr	r3, [r3, #4]
 80076c8:	68fa      	ldr	r2, [r7, #12]
 80076ca:	4313      	orrs	r3, r2
 80076cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	4a2d      	ldr	r2, [pc, #180]	; (8007788 <TIM_Base_SetConfig+0x104>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d01b      	beq.n	800770e <TIM_Base_SetConfig+0x8a>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80076dc:	d017      	beq.n	800770e <TIM_Base_SetConfig+0x8a>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4a2a      	ldr	r2, [pc, #168]	; (800778c <TIM_Base_SetConfig+0x108>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d013      	beq.n	800770e <TIM_Base_SetConfig+0x8a>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	4a29      	ldr	r2, [pc, #164]	; (8007790 <TIM_Base_SetConfig+0x10c>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d00f      	beq.n	800770e <TIM_Base_SetConfig+0x8a>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	4a28      	ldr	r2, [pc, #160]	; (8007794 <TIM_Base_SetConfig+0x110>)
 80076f2:	4293      	cmp	r3, r2
 80076f4:	d00b      	beq.n	800770e <TIM_Base_SetConfig+0x8a>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4a27      	ldr	r2, [pc, #156]	; (8007798 <TIM_Base_SetConfig+0x114>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d007      	beq.n	800770e <TIM_Base_SetConfig+0x8a>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a26      	ldr	r2, [pc, #152]	; (800779c <TIM_Base_SetConfig+0x118>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d003      	beq.n	800770e <TIM_Base_SetConfig+0x8a>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	4a25      	ldr	r2, [pc, #148]	; (80077a0 <TIM_Base_SetConfig+0x11c>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d108      	bne.n	8007720 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007714:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	68fa      	ldr	r2, [r7, #12]
 800771c:	4313      	orrs	r3, r2
 800771e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	695b      	ldr	r3, [r3, #20]
 800772a:	4313      	orrs	r3, r2
 800772c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	68fa      	ldr	r2, [r7, #12]
 8007732:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	689a      	ldr	r2, [r3, #8]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	681a      	ldr	r2, [r3, #0]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	4a10      	ldr	r2, [pc, #64]	; (8007788 <TIM_Base_SetConfig+0x104>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d00f      	beq.n	800776c <TIM_Base_SetConfig+0xe8>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	4a11      	ldr	r2, [pc, #68]	; (8007794 <TIM_Base_SetConfig+0x110>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d00b      	beq.n	800776c <TIM_Base_SetConfig+0xe8>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4a10      	ldr	r2, [pc, #64]	; (8007798 <TIM_Base_SetConfig+0x114>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d007      	beq.n	800776c <TIM_Base_SetConfig+0xe8>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	4a0f      	ldr	r2, [pc, #60]	; (800779c <TIM_Base_SetConfig+0x118>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d003      	beq.n	800776c <TIM_Base_SetConfig+0xe8>
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	4a0e      	ldr	r2, [pc, #56]	; (80077a0 <TIM_Base_SetConfig+0x11c>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d103      	bne.n	8007774 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	691a      	ldr	r2, [r3, #16]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2201      	movs	r2, #1
 8007778:	615a      	str	r2, [r3, #20]
}
 800777a:	bf00      	nop
 800777c:	3714      	adds	r7, #20
 800777e:	46bd      	mov	sp, r7
 8007780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007784:	4770      	bx	lr
 8007786:	bf00      	nop
 8007788:	40012c00 	.word	0x40012c00
 800778c:	40000400 	.word	0x40000400
 8007790:	40000800 	.word	0x40000800
 8007794:	40013400 	.word	0x40013400
 8007798:	40014000 	.word	0x40014000
 800779c:	40014400 	.word	0x40014400
 80077a0:	40014800 	.word	0x40014800

080077a4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b087      	sub	sp, #28
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6a1b      	ldr	r3, [r3, #32]
 80077b2:	f023 0201 	bic.w	r2, r3, #1
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6a1b      	ldr	r3, [r3, #32]
 80077be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	699b      	ldr	r3, [r3, #24]
 80077ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	f023 0303 	bic.w	r3, r3, #3
 80077de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	68fa      	ldr	r2, [r7, #12]
 80077e6:	4313      	orrs	r3, r2
 80077e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	f023 0302 	bic.w	r3, r3, #2
 80077f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80077f2:	683b      	ldr	r3, [r7, #0]
 80077f4:	689b      	ldr	r3, [r3, #8]
 80077f6:	697a      	ldr	r2, [r7, #20]
 80077f8:	4313      	orrs	r3, r2
 80077fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	4a2c      	ldr	r2, [pc, #176]	; (80078b0 <TIM_OC1_SetConfig+0x10c>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d00f      	beq.n	8007824 <TIM_OC1_SetConfig+0x80>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	4a2b      	ldr	r2, [pc, #172]	; (80078b4 <TIM_OC1_SetConfig+0x110>)
 8007808:	4293      	cmp	r3, r2
 800780a:	d00b      	beq.n	8007824 <TIM_OC1_SetConfig+0x80>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	4a2a      	ldr	r2, [pc, #168]	; (80078b8 <TIM_OC1_SetConfig+0x114>)
 8007810:	4293      	cmp	r3, r2
 8007812:	d007      	beq.n	8007824 <TIM_OC1_SetConfig+0x80>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	4a29      	ldr	r2, [pc, #164]	; (80078bc <TIM_OC1_SetConfig+0x118>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d003      	beq.n	8007824 <TIM_OC1_SetConfig+0x80>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	4a28      	ldr	r2, [pc, #160]	; (80078c0 <TIM_OC1_SetConfig+0x11c>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d10c      	bne.n	800783e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	f023 0308 	bic.w	r3, r3, #8
 800782a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	68db      	ldr	r3, [r3, #12]
 8007830:	697a      	ldr	r2, [r7, #20]
 8007832:	4313      	orrs	r3, r2
 8007834:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	f023 0304 	bic.w	r3, r3, #4
 800783c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	4a1b      	ldr	r2, [pc, #108]	; (80078b0 <TIM_OC1_SetConfig+0x10c>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d00f      	beq.n	8007866 <TIM_OC1_SetConfig+0xc2>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a1a      	ldr	r2, [pc, #104]	; (80078b4 <TIM_OC1_SetConfig+0x110>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d00b      	beq.n	8007866 <TIM_OC1_SetConfig+0xc2>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a19      	ldr	r2, [pc, #100]	; (80078b8 <TIM_OC1_SetConfig+0x114>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d007      	beq.n	8007866 <TIM_OC1_SetConfig+0xc2>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a18      	ldr	r2, [pc, #96]	; (80078bc <TIM_OC1_SetConfig+0x118>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d003      	beq.n	8007866 <TIM_OC1_SetConfig+0xc2>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a17      	ldr	r2, [pc, #92]	; (80078c0 <TIM_OC1_SetConfig+0x11c>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d111      	bne.n	800788a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800786c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007874:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	695b      	ldr	r3, [r3, #20]
 800787a:	693a      	ldr	r2, [r7, #16]
 800787c:	4313      	orrs	r3, r2
 800787e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	699b      	ldr	r3, [r3, #24]
 8007884:	693a      	ldr	r2, [r7, #16]
 8007886:	4313      	orrs	r3, r2
 8007888:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	693a      	ldr	r2, [r7, #16]
 800788e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	68fa      	ldr	r2, [r7, #12]
 8007894:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	685a      	ldr	r2, [r3, #4]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	697a      	ldr	r2, [r7, #20]
 80078a2:	621a      	str	r2, [r3, #32]
}
 80078a4:	bf00      	nop
 80078a6:	371c      	adds	r7, #28
 80078a8:	46bd      	mov	sp, r7
 80078aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ae:	4770      	bx	lr
 80078b0:	40012c00 	.word	0x40012c00
 80078b4:	40013400 	.word	0x40013400
 80078b8:	40014000 	.word	0x40014000
 80078bc:	40014400 	.word	0x40014400
 80078c0:	40014800 	.word	0x40014800

080078c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078c4:	b480      	push	{r7}
 80078c6:	b087      	sub	sp, #28
 80078c8:	af00      	add	r7, sp, #0
 80078ca:	6078      	str	r0, [r7, #4]
 80078cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6a1b      	ldr	r3, [r3, #32]
 80078d2:	f023 0210 	bic.w	r2, r3, #16
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a1b      	ldr	r3, [r3, #32]
 80078de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	699b      	ldr	r3, [r3, #24]
 80078ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80078f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	021b      	lsls	r3, r3, #8
 8007906:	68fa      	ldr	r2, [r7, #12]
 8007908:	4313      	orrs	r3, r2
 800790a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	f023 0320 	bic.w	r3, r3, #32
 8007912:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	011b      	lsls	r3, r3, #4
 800791a:	697a      	ldr	r2, [r7, #20]
 800791c:	4313      	orrs	r3, r2
 800791e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	4a28      	ldr	r2, [pc, #160]	; (80079c4 <TIM_OC2_SetConfig+0x100>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d003      	beq.n	8007930 <TIM_OC2_SetConfig+0x6c>
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	4a27      	ldr	r2, [pc, #156]	; (80079c8 <TIM_OC2_SetConfig+0x104>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d10d      	bne.n	800794c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007936:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	68db      	ldr	r3, [r3, #12]
 800793c:	011b      	lsls	r3, r3, #4
 800793e:	697a      	ldr	r2, [r7, #20]
 8007940:	4313      	orrs	r3, r2
 8007942:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800794a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	4a1d      	ldr	r2, [pc, #116]	; (80079c4 <TIM_OC2_SetConfig+0x100>)
 8007950:	4293      	cmp	r3, r2
 8007952:	d00f      	beq.n	8007974 <TIM_OC2_SetConfig+0xb0>
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	4a1c      	ldr	r2, [pc, #112]	; (80079c8 <TIM_OC2_SetConfig+0x104>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d00b      	beq.n	8007974 <TIM_OC2_SetConfig+0xb0>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a1b      	ldr	r2, [pc, #108]	; (80079cc <TIM_OC2_SetConfig+0x108>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d007      	beq.n	8007974 <TIM_OC2_SetConfig+0xb0>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	4a1a      	ldr	r2, [pc, #104]	; (80079d0 <TIM_OC2_SetConfig+0x10c>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d003      	beq.n	8007974 <TIM_OC2_SetConfig+0xb0>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	4a19      	ldr	r2, [pc, #100]	; (80079d4 <TIM_OC2_SetConfig+0x110>)
 8007970:	4293      	cmp	r3, r2
 8007972:	d113      	bne.n	800799c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800797a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007982:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	695b      	ldr	r3, [r3, #20]
 8007988:	009b      	lsls	r3, r3, #2
 800798a:	693a      	ldr	r2, [r7, #16]
 800798c:	4313      	orrs	r3, r2
 800798e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007990:	683b      	ldr	r3, [r7, #0]
 8007992:	699b      	ldr	r3, [r3, #24]
 8007994:	009b      	lsls	r3, r3, #2
 8007996:	693a      	ldr	r2, [r7, #16]
 8007998:	4313      	orrs	r3, r2
 800799a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	693a      	ldr	r2, [r7, #16]
 80079a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	68fa      	ldr	r2, [r7, #12]
 80079a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	685a      	ldr	r2, [r3, #4]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	697a      	ldr	r2, [r7, #20]
 80079b4:	621a      	str	r2, [r3, #32]
}
 80079b6:	bf00      	nop
 80079b8:	371c      	adds	r7, #28
 80079ba:	46bd      	mov	sp, r7
 80079bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c0:	4770      	bx	lr
 80079c2:	bf00      	nop
 80079c4:	40012c00 	.word	0x40012c00
 80079c8:	40013400 	.word	0x40013400
 80079cc:	40014000 	.word	0x40014000
 80079d0:	40014400 	.word	0x40014400
 80079d4:	40014800 	.word	0x40014800

080079d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079d8:	b480      	push	{r7}
 80079da:	b087      	sub	sp, #28
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6a1b      	ldr	r3, [r3, #32]
 80079e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6a1b      	ldr	r3, [r3, #32]
 80079f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	69db      	ldr	r3, [r3, #28]
 80079fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f023 0303 	bic.w	r3, r3, #3
 8007a12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	68fa      	ldr	r2, [r7, #12]
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a1e:	697b      	ldr	r3, [r7, #20]
 8007a20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	689b      	ldr	r3, [r3, #8]
 8007a2a:	021b      	lsls	r3, r3, #8
 8007a2c:	697a      	ldr	r2, [r7, #20]
 8007a2e:	4313      	orrs	r3, r2
 8007a30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	4a27      	ldr	r2, [pc, #156]	; (8007ad4 <TIM_OC3_SetConfig+0xfc>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d003      	beq.n	8007a42 <TIM_OC3_SetConfig+0x6a>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	4a26      	ldr	r2, [pc, #152]	; (8007ad8 <TIM_OC3_SetConfig+0x100>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d10d      	bne.n	8007a5e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	68db      	ldr	r3, [r3, #12]
 8007a4e:	021b      	lsls	r3, r3, #8
 8007a50:	697a      	ldr	r2, [r7, #20]
 8007a52:	4313      	orrs	r3, r2
 8007a54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	4a1c      	ldr	r2, [pc, #112]	; (8007ad4 <TIM_OC3_SetConfig+0xfc>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d00f      	beq.n	8007a86 <TIM_OC3_SetConfig+0xae>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	4a1b      	ldr	r2, [pc, #108]	; (8007ad8 <TIM_OC3_SetConfig+0x100>)
 8007a6a:	4293      	cmp	r3, r2
 8007a6c:	d00b      	beq.n	8007a86 <TIM_OC3_SetConfig+0xae>
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	4a1a      	ldr	r2, [pc, #104]	; (8007adc <TIM_OC3_SetConfig+0x104>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d007      	beq.n	8007a86 <TIM_OC3_SetConfig+0xae>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	4a19      	ldr	r2, [pc, #100]	; (8007ae0 <TIM_OC3_SetConfig+0x108>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d003      	beq.n	8007a86 <TIM_OC3_SetConfig+0xae>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	4a18      	ldr	r2, [pc, #96]	; (8007ae4 <TIM_OC3_SetConfig+0x10c>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d113      	bne.n	8007aae <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007a86:	693b      	ldr	r3, [r7, #16]
 8007a88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007a8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007a8e:	693b      	ldr	r3, [r7, #16]
 8007a90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	695b      	ldr	r3, [r3, #20]
 8007a9a:	011b      	lsls	r3, r3, #4
 8007a9c:	693a      	ldr	r2, [r7, #16]
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	699b      	ldr	r3, [r3, #24]
 8007aa6:	011b      	lsls	r3, r3, #4
 8007aa8:	693a      	ldr	r2, [r7, #16]
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	693a      	ldr	r2, [r7, #16]
 8007ab2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	68fa      	ldr	r2, [r7, #12]
 8007ab8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	685a      	ldr	r2, [r3, #4]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	697a      	ldr	r2, [r7, #20]
 8007ac6:	621a      	str	r2, [r3, #32]
}
 8007ac8:	bf00      	nop
 8007aca:	371c      	adds	r7, #28
 8007acc:	46bd      	mov	sp, r7
 8007ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad2:	4770      	bx	lr
 8007ad4:	40012c00 	.word	0x40012c00
 8007ad8:	40013400 	.word	0x40013400
 8007adc:	40014000 	.word	0x40014000
 8007ae0:	40014400 	.word	0x40014400
 8007ae4:	40014800 	.word	0x40014800

08007ae8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b087      	sub	sp, #28
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
 8007af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6a1b      	ldr	r3, [r3, #32]
 8007af6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a1b      	ldr	r3, [r3, #32]
 8007b02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	69db      	ldr	r3, [r3, #28]
 8007b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007b16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	021b      	lsls	r3, r3, #8
 8007b2a:	68fa      	ldr	r2, [r7, #12]
 8007b2c:	4313      	orrs	r3, r2
 8007b2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	689b      	ldr	r3, [r3, #8]
 8007b3c:	031b      	lsls	r3, r3, #12
 8007b3e:	697a      	ldr	r2, [r7, #20]
 8007b40:	4313      	orrs	r3, r2
 8007b42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	4a28      	ldr	r2, [pc, #160]	; (8007be8 <TIM_OC4_SetConfig+0x100>)
 8007b48:	4293      	cmp	r3, r2
 8007b4a:	d003      	beq.n	8007b54 <TIM_OC4_SetConfig+0x6c>
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	4a27      	ldr	r2, [pc, #156]	; (8007bec <TIM_OC4_SetConfig+0x104>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d10d      	bne.n	8007b70 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007b5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	68db      	ldr	r3, [r3, #12]
 8007b60:	031b      	lsls	r3, r3, #12
 8007b62:	697a      	ldr	r2, [r7, #20]
 8007b64:	4313      	orrs	r3, r2
 8007b66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007b68:	697b      	ldr	r3, [r7, #20]
 8007b6a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b6e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	4a1d      	ldr	r2, [pc, #116]	; (8007be8 <TIM_OC4_SetConfig+0x100>)
 8007b74:	4293      	cmp	r3, r2
 8007b76:	d00f      	beq.n	8007b98 <TIM_OC4_SetConfig+0xb0>
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a1c      	ldr	r2, [pc, #112]	; (8007bec <TIM_OC4_SetConfig+0x104>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d00b      	beq.n	8007b98 <TIM_OC4_SetConfig+0xb0>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	4a1b      	ldr	r2, [pc, #108]	; (8007bf0 <TIM_OC4_SetConfig+0x108>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d007      	beq.n	8007b98 <TIM_OC4_SetConfig+0xb0>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	4a1a      	ldr	r2, [pc, #104]	; (8007bf4 <TIM_OC4_SetConfig+0x10c>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d003      	beq.n	8007b98 <TIM_OC4_SetConfig+0xb0>
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	4a19      	ldr	r2, [pc, #100]	; (8007bf8 <TIM_OC4_SetConfig+0x110>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d113      	bne.n	8007bc0 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b98:	693b      	ldr	r3, [r7, #16]
 8007b9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b9e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007ba6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	695b      	ldr	r3, [r3, #20]
 8007bac:	019b      	lsls	r3, r3, #6
 8007bae:	693a      	ldr	r2, [r7, #16]
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	699b      	ldr	r3, [r3, #24]
 8007bb8:	019b      	lsls	r3, r3, #6
 8007bba:	693a      	ldr	r2, [r7, #16]
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	693a      	ldr	r2, [r7, #16]
 8007bc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	68fa      	ldr	r2, [r7, #12]
 8007bca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007bcc:	683b      	ldr	r3, [r7, #0]
 8007bce:	685a      	ldr	r2, [r3, #4]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	697a      	ldr	r2, [r7, #20]
 8007bd8:	621a      	str	r2, [r3, #32]
}
 8007bda:	bf00      	nop
 8007bdc:	371c      	adds	r7, #28
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr
 8007be6:	bf00      	nop
 8007be8:	40012c00 	.word	0x40012c00
 8007bec:	40013400 	.word	0x40013400
 8007bf0:	40014000 	.word	0x40014000
 8007bf4:	40014400 	.word	0x40014400
 8007bf8:	40014800 	.word	0x40014800

08007bfc <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b087      	sub	sp, #28
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
 8007c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6a1b      	ldr	r3, [r3, #32]
 8007c0a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	6a1b      	ldr	r3, [r3, #32]
 8007c16:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	685b      	ldr	r3, [r3, #4]
 8007c1c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	68fa      	ldr	r2, [r7, #12]
 8007c36:	4313      	orrs	r3, r2
 8007c38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007c40:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	689b      	ldr	r3, [r3, #8]
 8007c46:	041b      	lsls	r3, r3, #16
 8007c48:	693a      	ldr	r2, [r7, #16]
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	4a17      	ldr	r2, [pc, #92]	; (8007cb0 <TIM_OC5_SetConfig+0xb4>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d00f      	beq.n	8007c76 <TIM_OC5_SetConfig+0x7a>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	4a16      	ldr	r2, [pc, #88]	; (8007cb4 <TIM_OC5_SetConfig+0xb8>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d00b      	beq.n	8007c76 <TIM_OC5_SetConfig+0x7a>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	4a15      	ldr	r2, [pc, #84]	; (8007cb8 <TIM_OC5_SetConfig+0xbc>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d007      	beq.n	8007c76 <TIM_OC5_SetConfig+0x7a>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	4a14      	ldr	r2, [pc, #80]	; (8007cbc <TIM_OC5_SetConfig+0xc0>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d003      	beq.n	8007c76 <TIM_OC5_SetConfig+0x7a>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	4a13      	ldr	r2, [pc, #76]	; (8007cc0 <TIM_OC5_SetConfig+0xc4>)
 8007c72:	4293      	cmp	r3, r2
 8007c74:	d109      	bne.n	8007c8a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007c76:	697b      	ldr	r3, [r7, #20]
 8007c78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c7c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	695b      	ldr	r3, [r3, #20]
 8007c82:	021b      	lsls	r3, r3, #8
 8007c84:	697a      	ldr	r2, [r7, #20]
 8007c86:	4313      	orrs	r3, r2
 8007c88:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	697a      	ldr	r2, [r7, #20]
 8007c8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	68fa      	ldr	r2, [r7, #12]
 8007c94:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	685a      	ldr	r2, [r3, #4]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	693a      	ldr	r2, [r7, #16]
 8007ca2:	621a      	str	r2, [r3, #32]
}
 8007ca4:	bf00      	nop
 8007ca6:	371c      	adds	r7, #28
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cae:	4770      	bx	lr
 8007cb0:	40012c00 	.word	0x40012c00
 8007cb4:	40013400 	.word	0x40013400
 8007cb8:	40014000 	.word	0x40014000
 8007cbc:	40014400 	.word	0x40014400
 8007cc0:	40014800 	.word	0x40014800

08007cc4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b087      	sub	sp, #28
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a1b      	ldr	r3, [r3, #32]
 8007cd2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6a1b      	ldr	r3, [r3, #32]
 8007cde:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007cf2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007cf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	021b      	lsls	r3, r3, #8
 8007cfe:	68fa      	ldr	r2, [r7, #12]
 8007d00:	4313      	orrs	r3, r2
 8007d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007d0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	689b      	ldr	r3, [r3, #8]
 8007d10:	051b      	lsls	r3, r3, #20
 8007d12:	693a      	ldr	r2, [r7, #16]
 8007d14:	4313      	orrs	r3, r2
 8007d16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	4a18      	ldr	r2, [pc, #96]	; (8007d7c <TIM_OC6_SetConfig+0xb8>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d00f      	beq.n	8007d40 <TIM_OC6_SetConfig+0x7c>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	4a17      	ldr	r2, [pc, #92]	; (8007d80 <TIM_OC6_SetConfig+0xbc>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d00b      	beq.n	8007d40 <TIM_OC6_SetConfig+0x7c>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	4a16      	ldr	r2, [pc, #88]	; (8007d84 <TIM_OC6_SetConfig+0xc0>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d007      	beq.n	8007d40 <TIM_OC6_SetConfig+0x7c>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	4a15      	ldr	r2, [pc, #84]	; (8007d88 <TIM_OC6_SetConfig+0xc4>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d003      	beq.n	8007d40 <TIM_OC6_SetConfig+0x7c>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	4a14      	ldr	r2, [pc, #80]	; (8007d8c <TIM_OC6_SetConfig+0xc8>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d109      	bne.n	8007d54 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d46:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	695b      	ldr	r3, [r3, #20]
 8007d4c:	029b      	lsls	r3, r3, #10
 8007d4e:	697a      	ldr	r2, [r7, #20]
 8007d50:	4313      	orrs	r3, r2
 8007d52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	697a      	ldr	r2, [r7, #20]
 8007d58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	68fa      	ldr	r2, [r7, #12]
 8007d5e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	685a      	ldr	r2, [r3, #4]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	693a      	ldr	r2, [r7, #16]
 8007d6c:	621a      	str	r2, [r3, #32]
}
 8007d6e:	bf00      	nop
 8007d70:	371c      	adds	r7, #28
 8007d72:	46bd      	mov	sp, r7
 8007d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d78:	4770      	bx	lr
 8007d7a:	bf00      	nop
 8007d7c:	40012c00 	.word	0x40012c00
 8007d80:	40013400 	.word	0x40013400
 8007d84:	40014000 	.word	0x40014000
 8007d88:	40014400 	.word	0x40014400
 8007d8c:	40014800 	.word	0x40014800

08007d90 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b086      	sub	sp, #24
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
 8007d98:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007da2:	697b      	ldr	r3, [r7, #20]
 8007da4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007da8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dac:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	685b      	ldr	r3, [r3, #4]
 8007db2:	697a      	ldr	r2, [r7, #20]
 8007db4:	4313      	orrs	r3, r2
 8007db6:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007dbe:	f023 0307 	bic.w	r3, r3, #7
 8007dc2:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007dc4:	683b      	ldr	r3, [r7, #0]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	697a      	ldr	r2, [r7, #20]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	697a      	ldr	r2, [r7, #20]
 8007dd4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	2b60      	cmp	r3, #96	; 0x60
 8007ddc:	d06d      	beq.n	8007eba <TIM_SlaveTimer_SetConfig+0x12a>
 8007dde:	2b60      	cmp	r3, #96	; 0x60
 8007de0:	d80f      	bhi.n	8007e02 <TIM_SlaveTimer_SetConfig+0x72>
 8007de2:	2b20      	cmp	r3, #32
 8007de4:	d073      	beq.n	8007ece <TIM_SlaveTimer_SetConfig+0x13e>
 8007de6:	2b20      	cmp	r3, #32
 8007de8:	d804      	bhi.n	8007df4 <TIM_SlaveTimer_SetConfig+0x64>
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d06f      	beq.n	8007ece <TIM_SlaveTimer_SetConfig+0x13e>
 8007dee:	2b10      	cmp	r3, #16
 8007df0:	d06d      	beq.n	8007ece <TIM_SlaveTimer_SetConfig+0x13e>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 8007df2:	e06d      	b.n	8007ed0 <TIM_SlaveTimer_SetConfig+0x140>
  switch (sSlaveConfig->InputTrigger)
 8007df4:	2b40      	cmp	r3, #64	; 0x40
 8007df6:	d028      	beq.n	8007e4a <TIM_SlaveTimer_SetConfig+0xba>
 8007df8:	2b50      	cmp	r3, #80	; 0x50
 8007dfa:	d054      	beq.n	8007ea6 <TIM_SlaveTimer_SetConfig+0x116>
 8007dfc:	2b30      	cmp	r3, #48	; 0x30
 8007dfe:	d066      	beq.n	8007ece <TIM_SlaveTimer_SetConfig+0x13e>
      break;
 8007e00:	e066      	b.n	8007ed0 <TIM_SlaveTimer_SetConfig+0x140>
  switch (sSlaveConfig->InputTrigger)
 8007e02:	4a36      	ldr	r2, [pc, #216]	; (8007edc <TIM_SlaveTimer_SetConfig+0x14c>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d062      	beq.n	8007ece <TIM_SlaveTimer_SetConfig+0x13e>
 8007e08:	4a34      	ldr	r2, [pc, #208]	; (8007edc <TIM_SlaveTimer_SetConfig+0x14c>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d808      	bhi.n	8007e20 <TIM_SlaveTimer_SetConfig+0x90>
 8007e0e:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007e12:	d05c      	beq.n	8007ece <TIM_SlaveTimer_SetConfig+0x13e>
 8007e14:	4a32      	ldr	r2, [pc, #200]	; (8007ee0 <TIM_SlaveTimer_SetConfig+0x150>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d059      	beq.n	8007ece <TIM_SlaveTimer_SetConfig+0x13e>
 8007e1a:	2b70      	cmp	r3, #112	; 0x70
 8007e1c:	d00a      	beq.n	8007e34 <TIM_SlaveTimer_SetConfig+0xa4>
      break;
 8007e1e:	e057      	b.n	8007ed0 <TIM_SlaveTimer_SetConfig+0x140>
  switch (sSlaveConfig->InputTrigger)
 8007e20:	4a30      	ldr	r2, [pc, #192]	; (8007ee4 <TIM_SlaveTimer_SetConfig+0x154>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d053      	beq.n	8007ece <TIM_SlaveTimer_SetConfig+0x13e>
 8007e26:	4a30      	ldr	r2, [pc, #192]	; (8007ee8 <TIM_SlaveTimer_SetConfig+0x158>)
 8007e28:	4293      	cmp	r3, r2
 8007e2a:	d050      	beq.n	8007ece <TIM_SlaveTimer_SetConfig+0x13e>
 8007e2c:	4a2f      	ldr	r2, [pc, #188]	; (8007eec <TIM_SlaveTimer_SetConfig+0x15c>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d04d      	beq.n	8007ece <TIM_SlaveTimer_SetConfig+0x13e>
      break;
 8007e32:	e04d      	b.n	8007ed0 <TIM_SlaveTimer_SetConfig+0x140>
      TIM_ETR_SetConfig(htim->Instance,
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6818      	ldr	r0, [r3, #0]
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	68d9      	ldr	r1, [r3, #12]
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	689a      	ldr	r2, [r3, #8]
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	691b      	ldr	r3, [r3, #16]
 8007e44:	f000 f9ee 	bl	8008224 <TIM_ETR_SetConfig>
      break;
 8007e48:	e042      	b.n	8007ed0 <TIM_SlaveTimer_SetConfig+0x140>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	2b05      	cmp	r3, #5
 8007e50:	d004      	beq.n	8007e5c <TIM_SlaveTimer_SetConfig+0xcc>
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 8007e5a:	d101      	bne.n	8007e60 <TIM_SlaveTimer_SetConfig+0xd0>
        return HAL_ERROR;
 8007e5c:	2301      	movs	r3, #1
 8007e5e:	e038      	b.n	8007ed2 <TIM_SlaveTimer_SetConfig+0x142>
      tmpccer = htim->Instance->CCER;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	6a1b      	ldr	r3, [r3, #32]
 8007e66:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	6a1a      	ldr	r2, [r3, #32]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	f022 0201 	bic.w	r2, r2, #1
 8007e76:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	699b      	ldr	r3, [r3, #24]
 8007e7e:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e86:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	691b      	ldr	r3, [r3, #16]
 8007e8c:	011b      	lsls	r3, r3, #4
 8007e8e:	68fa      	ldr	r2, [r7, #12]
 8007e90:	4313      	orrs	r3, r2
 8007e92:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68fa      	ldr	r2, [r7, #12]
 8007e9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	693a      	ldr	r2, [r7, #16]
 8007ea2:	621a      	str	r2, [r3, #32]
      break;
 8007ea4:	e014      	b.n	8007ed0 <TIM_SlaveTimer_SetConfig+0x140>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6818      	ldr	r0, [r3, #0]
 8007eaa:	683b      	ldr	r3, [r7, #0]
 8007eac:	6899      	ldr	r1, [r3, #8]
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	691b      	ldr	r3, [r3, #16]
 8007eb2:	461a      	mov	r2, r3
 8007eb4:	f000 f884 	bl	8007fc0 <TIM_TI1_ConfigInputStage>
      break;
 8007eb8:	e00a      	b.n	8007ed0 <TIM_SlaveTimer_SetConfig+0x140>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6818      	ldr	r0, [r3, #0]
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	6899      	ldr	r1, [r3, #8]
 8007ec2:	683b      	ldr	r3, [r7, #0]
 8007ec4:	691b      	ldr	r3, [r3, #16]
 8007ec6:	461a      	mov	r2, r3
 8007ec8:	f000 f8e6 	bl	8008098 <TIM_TI2_ConfigInputStage>
      break;
 8007ecc:	e000      	b.n	8007ed0 <TIM_SlaveTimer_SetConfig+0x140>
      break;
 8007ece:	bf00      	nop
  }
  return HAL_OK;
 8007ed0:	2300      	movs	r3, #0
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3718      	adds	r7, #24
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}
 8007eda:	bf00      	nop
 8007edc:	00100030 	.word	0x00100030
 8007ee0:	00100020 	.word	0x00100020
 8007ee4:	00100060 	.word	0x00100060
 8007ee8:	00100070 	.word	0x00100070
 8007eec:	00100040 	.word	0x00100040

08007ef0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b087      	sub	sp, #28
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	60f8      	str	r0, [r7, #12]
 8007ef8:	60b9      	str	r1, [r7, #8]
 8007efa:	607a      	str	r2, [r7, #4]
 8007efc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	6a1b      	ldr	r3, [r3, #32]
 8007f02:	f023 0201 	bic.w	r2, r3, #1
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	699b      	ldr	r3, [r3, #24]
 8007f0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	6a1b      	ldr	r3, [r3, #32]
 8007f14:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	4a24      	ldr	r2, [pc, #144]	; (8007fac <TIM_TI1_SetConfig+0xbc>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d013      	beq.n	8007f46 <TIM_TI1_SetConfig+0x56>
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f24:	d00f      	beq.n	8007f46 <TIM_TI1_SetConfig+0x56>
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	4a21      	ldr	r2, [pc, #132]	; (8007fb0 <TIM_TI1_SetConfig+0xc0>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d00b      	beq.n	8007f46 <TIM_TI1_SetConfig+0x56>
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	4a20      	ldr	r2, [pc, #128]	; (8007fb4 <TIM_TI1_SetConfig+0xc4>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d007      	beq.n	8007f46 <TIM_TI1_SetConfig+0x56>
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	4a1f      	ldr	r2, [pc, #124]	; (8007fb8 <TIM_TI1_SetConfig+0xc8>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d003      	beq.n	8007f46 <TIM_TI1_SetConfig+0x56>
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	4a1e      	ldr	r2, [pc, #120]	; (8007fbc <TIM_TI1_SetConfig+0xcc>)
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d101      	bne.n	8007f4a <TIM_TI1_SetConfig+0x5a>
 8007f46:	2301      	movs	r3, #1
 8007f48:	e000      	b.n	8007f4c <TIM_TI1_SetConfig+0x5c>
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d008      	beq.n	8007f62 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007f50:	697b      	ldr	r3, [r7, #20]
 8007f52:	f023 0303 	bic.w	r3, r3, #3
 8007f56:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007f58:	697a      	ldr	r2, [r7, #20]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	617b      	str	r3, [r7, #20]
 8007f60:	e003      	b.n	8007f6a <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	f043 0301 	orr.w	r3, r3, #1
 8007f68:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f6a:	697b      	ldr	r3, [r7, #20]
 8007f6c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007f70:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	011b      	lsls	r3, r3, #4
 8007f76:	b2db      	uxtb	r3, r3
 8007f78:	697a      	ldr	r2, [r7, #20]
 8007f7a:	4313      	orrs	r3, r2
 8007f7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	f023 030a 	bic.w	r3, r3, #10
 8007f84:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	f003 030a 	and.w	r3, r3, #10
 8007f8c:	693a      	ldr	r2, [r7, #16]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	697a      	ldr	r2, [r7, #20]
 8007f96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	693a      	ldr	r2, [r7, #16]
 8007f9c:	621a      	str	r2, [r3, #32]
}
 8007f9e:	bf00      	nop
 8007fa0:	371c      	adds	r7, #28
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa8:	4770      	bx	lr
 8007faa:	bf00      	nop
 8007fac:	40012c00 	.word	0x40012c00
 8007fb0:	40000400 	.word	0x40000400
 8007fb4:	40000800 	.word	0x40000800
 8007fb8:	40013400 	.word	0x40013400
 8007fbc:	40014000 	.word	0x40014000

08007fc0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fc0:	b480      	push	{r7}
 8007fc2:	b087      	sub	sp, #28
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	60f8      	str	r0, [r7, #12]
 8007fc8:	60b9      	str	r1, [r7, #8]
 8007fca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	6a1b      	ldr	r3, [r3, #32]
 8007fd0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	6a1b      	ldr	r3, [r3, #32]
 8007fd6:	f023 0201 	bic.w	r2, r3, #1
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	699b      	ldr	r3, [r3, #24]
 8007fe2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007fea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	011b      	lsls	r3, r3, #4
 8007ff0:	693a      	ldr	r2, [r7, #16]
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	f023 030a 	bic.w	r3, r3, #10
 8007ffc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007ffe:	697a      	ldr	r2, [r7, #20]
 8008000:	68bb      	ldr	r3, [r7, #8]
 8008002:	4313      	orrs	r3, r2
 8008004:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	693a      	ldr	r2, [r7, #16]
 800800a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	697a      	ldr	r2, [r7, #20]
 8008010:	621a      	str	r2, [r3, #32]
}
 8008012:	bf00      	nop
 8008014:	371c      	adds	r7, #28
 8008016:	46bd      	mov	sp, r7
 8008018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801c:	4770      	bx	lr

0800801e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800801e:	b480      	push	{r7}
 8008020:	b087      	sub	sp, #28
 8008022:	af00      	add	r7, sp, #0
 8008024:	60f8      	str	r0, [r7, #12]
 8008026:	60b9      	str	r1, [r7, #8]
 8008028:	607a      	str	r2, [r7, #4]
 800802a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	6a1b      	ldr	r3, [r3, #32]
 8008030:	f023 0210 	bic.w	r2, r3, #16
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	699b      	ldr	r3, [r3, #24]
 800803c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	6a1b      	ldr	r3, [r3, #32]
 8008042:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008044:	697b      	ldr	r3, [r7, #20]
 8008046:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800804a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	021b      	lsls	r3, r3, #8
 8008050:	697a      	ldr	r2, [r7, #20]
 8008052:	4313      	orrs	r3, r2
 8008054:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008056:	697b      	ldr	r3, [r7, #20]
 8008058:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800805c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	031b      	lsls	r3, r3, #12
 8008062:	b29b      	uxth	r3, r3
 8008064:	697a      	ldr	r2, [r7, #20]
 8008066:	4313      	orrs	r3, r2
 8008068:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800806a:	693b      	ldr	r3, [r7, #16]
 800806c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008070:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	011b      	lsls	r3, r3, #4
 8008076:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800807a:	693a      	ldr	r2, [r7, #16]
 800807c:	4313      	orrs	r3, r2
 800807e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	697a      	ldr	r2, [r7, #20]
 8008084:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	693a      	ldr	r2, [r7, #16]
 800808a:	621a      	str	r2, [r3, #32]
}
 800808c:	bf00      	nop
 800808e:	371c      	adds	r7, #28
 8008090:	46bd      	mov	sp, r7
 8008092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008096:	4770      	bx	lr

08008098 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008098:	b480      	push	{r7}
 800809a:	b087      	sub	sp, #28
 800809c:	af00      	add	r7, sp, #0
 800809e:	60f8      	str	r0, [r7, #12]
 80080a0:	60b9      	str	r1, [r7, #8]
 80080a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	6a1b      	ldr	r3, [r3, #32]
 80080a8:	f023 0210 	bic.w	r2, r3, #16
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	699b      	ldr	r3, [r3, #24]
 80080b4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	6a1b      	ldr	r3, [r3, #32]
 80080ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80080c2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	031b      	lsls	r3, r3, #12
 80080c8:	697a      	ldr	r2, [r7, #20]
 80080ca:	4313      	orrs	r3, r2
 80080cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80080ce:	693b      	ldr	r3, [r7, #16]
 80080d0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80080d4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	011b      	lsls	r3, r3, #4
 80080da:	693a      	ldr	r2, [r7, #16]
 80080dc:	4313      	orrs	r3, r2
 80080de:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	697a      	ldr	r2, [r7, #20]
 80080e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	693a      	ldr	r2, [r7, #16]
 80080ea:	621a      	str	r2, [r3, #32]
}
 80080ec:	bf00      	nop
 80080ee:	371c      	adds	r7, #28
 80080f0:	46bd      	mov	sp, r7
 80080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f6:	4770      	bx	lr

080080f8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80080f8:	b480      	push	{r7}
 80080fa:	b087      	sub	sp, #28
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	60f8      	str	r0, [r7, #12]
 8008100:	60b9      	str	r1, [r7, #8]
 8008102:	607a      	str	r2, [r7, #4]
 8008104:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	6a1b      	ldr	r3, [r3, #32]
 800810a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	69db      	ldr	r3, [r3, #28]
 8008116:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	6a1b      	ldr	r3, [r3, #32]
 800811c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	f023 0303 	bic.w	r3, r3, #3
 8008124:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8008126:	697a      	ldr	r2, [r7, #20]
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	4313      	orrs	r3, r2
 800812c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800812e:	697b      	ldr	r3, [r7, #20]
 8008130:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008134:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	011b      	lsls	r3, r3, #4
 800813a:	b2db      	uxtb	r3, r3
 800813c:	697a      	ldr	r2, [r7, #20]
 800813e:	4313      	orrs	r3, r2
 8008140:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008142:	693b      	ldr	r3, [r7, #16]
 8008144:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008148:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	021b      	lsls	r3, r3, #8
 800814e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008152:	693a      	ldr	r2, [r7, #16]
 8008154:	4313      	orrs	r3, r2
 8008156:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	697a      	ldr	r2, [r7, #20]
 800815c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	693a      	ldr	r2, [r7, #16]
 8008162:	621a      	str	r2, [r3, #32]
}
 8008164:	bf00      	nop
 8008166:	371c      	adds	r7, #28
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr

08008170 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008170:	b480      	push	{r7}
 8008172:	b087      	sub	sp, #28
 8008174:	af00      	add	r7, sp, #0
 8008176:	60f8      	str	r0, [r7, #12]
 8008178:	60b9      	str	r1, [r7, #8]
 800817a:	607a      	str	r2, [r7, #4]
 800817c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	6a1b      	ldr	r3, [r3, #32]
 8008182:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	69db      	ldr	r3, [r3, #28]
 800818e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	6a1b      	ldr	r3, [r3, #32]
 8008194:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800819c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	021b      	lsls	r3, r3, #8
 80081a2:	697a      	ldr	r2, [r7, #20]
 80081a4:	4313      	orrs	r3, r2
 80081a6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80081ae:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	031b      	lsls	r3, r3, #12
 80081b4:	b29b      	uxth	r3, r3
 80081b6:	697a      	ldr	r2, [r7, #20]
 80081b8:	4313      	orrs	r3, r2
 80081ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80081bc:	693b      	ldr	r3, [r7, #16]
 80081be:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80081c2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	031b      	lsls	r3, r3, #12
 80081c8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80081cc:	693a      	ldr	r2, [r7, #16]
 80081ce:	4313      	orrs	r3, r2
 80081d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	697a      	ldr	r2, [r7, #20]
 80081d6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	693a      	ldr	r2, [r7, #16]
 80081dc:	621a      	str	r2, [r3, #32]
}
 80081de:	bf00      	nop
 80081e0:	371c      	adds	r7, #28
 80081e2:	46bd      	mov	sp, r7
 80081e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e8:	4770      	bx	lr

080081ea <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80081ea:	b480      	push	{r7}
 80081ec:	b085      	sub	sp, #20
 80081ee:	af00      	add	r7, sp, #0
 80081f0:	6078      	str	r0, [r7, #4]
 80081f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	689b      	ldr	r3, [r3, #8]
 80081f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008200:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008204:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008206:	683a      	ldr	r2, [r7, #0]
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	4313      	orrs	r3, r2
 800820c:	f043 0307 	orr.w	r3, r3, #7
 8008210:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	68fa      	ldr	r2, [r7, #12]
 8008216:	609a      	str	r2, [r3, #8]
}
 8008218:	bf00      	nop
 800821a:	3714      	adds	r7, #20
 800821c:	46bd      	mov	sp, r7
 800821e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008222:	4770      	bx	lr

08008224 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008224:	b480      	push	{r7}
 8008226:	b087      	sub	sp, #28
 8008228:	af00      	add	r7, sp, #0
 800822a:	60f8      	str	r0, [r7, #12]
 800822c:	60b9      	str	r1, [r7, #8]
 800822e:	607a      	str	r2, [r7, #4]
 8008230:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	689b      	ldr	r3, [r3, #8]
 8008236:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008238:	697b      	ldr	r3, [r7, #20]
 800823a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800823e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008240:	683b      	ldr	r3, [r7, #0]
 8008242:	021a      	lsls	r2, r3, #8
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	431a      	orrs	r2, r3
 8008248:	68bb      	ldr	r3, [r7, #8]
 800824a:	4313      	orrs	r3, r2
 800824c:	697a      	ldr	r2, [r7, #20]
 800824e:	4313      	orrs	r3, r2
 8008250:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	697a      	ldr	r2, [r7, #20]
 8008256:	609a      	str	r2, [r3, #8]
}
 8008258:	bf00      	nop
 800825a:	371c      	adds	r7, #28
 800825c:	46bd      	mov	sp, r7
 800825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008262:	4770      	bx	lr

08008264 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008264:	b480      	push	{r7}
 8008266:	b087      	sub	sp, #28
 8008268:	af00      	add	r7, sp, #0
 800826a:	60f8      	str	r0, [r7, #12]
 800826c:	60b9      	str	r1, [r7, #8]
 800826e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	f003 031f 	and.w	r3, r3, #31
 8008276:	2201      	movs	r2, #1
 8008278:	fa02 f303 	lsl.w	r3, r2, r3
 800827c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	6a1a      	ldr	r2, [r3, #32]
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	43db      	mvns	r3, r3
 8008286:	401a      	ands	r2, r3
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	6a1a      	ldr	r2, [r3, #32]
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	f003 031f 	and.w	r3, r3, #31
 8008296:	6879      	ldr	r1, [r7, #4]
 8008298:	fa01 f303 	lsl.w	r3, r1, r3
 800829c:	431a      	orrs	r2, r3
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	621a      	str	r2, [r3, #32]
}
 80082a2:	bf00      	nop
 80082a4:	371c      	adds	r7, #28
 80082a6:	46bd      	mov	sp, r7
 80082a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ac:	4770      	bx	lr
	...

080082b0 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80082b0:	b580      	push	{r7, lr}
 80082b2:	b084      	sub	sp, #16
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d109      	bne.n	80082d4 <HAL_TIMEx_PWMN_Start+0x24>
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80082c6:	b2db      	uxtb	r3, r3
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	bf14      	ite	ne
 80082cc:	2301      	movne	r3, #1
 80082ce:	2300      	moveq	r3, #0
 80082d0:	b2db      	uxtb	r3, r3
 80082d2:	e022      	b.n	800831a <HAL_TIMEx_PWMN_Start+0x6a>
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	2b04      	cmp	r3, #4
 80082d8:	d109      	bne.n	80082ee <HAL_TIMEx_PWMN_Start+0x3e>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	2b01      	cmp	r3, #1
 80082e4:	bf14      	ite	ne
 80082e6:	2301      	movne	r3, #1
 80082e8:	2300      	moveq	r3, #0
 80082ea:	b2db      	uxtb	r3, r3
 80082ec:	e015      	b.n	800831a <HAL_TIMEx_PWMN_Start+0x6a>
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	2b08      	cmp	r3, #8
 80082f2:	d109      	bne.n	8008308 <HAL_TIMEx_PWMN_Start+0x58>
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80082fa:	b2db      	uxtb	r3, r3
 80082fc:	2b01      	cmp	r3, #1
 80082fe:	bf14      	ite	ne
 8008300:	2301      	movne	r3, #1
 8008302:	2300      	moveq	r3, #0
 8008304:	b2db      	uxtb	r3, r3
 8008306:	e008      	b.n	800831a <HAL_TIMEx_PWMN_Start+0x6a>
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800830e:	b2db      	uxtb	r3, r3
 8008310:	2b01      	cmp	r3, #1
 8008312:	bf14      	ite	ne
 8008314:	2301      	movne	r3, #1
 8008316:	2300      	moveq	r3, #0
 8008318:	b2db      	uxtb	r3, r3
 800831a:	2b00      	cmp	r3, #0
 800831c:	d001      	beq.n	8008322 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 800831e:	2301      	movs	r3, #1
 8008320:	e040      	b.n	80083a4 <HAL_TIMEx_PWMN_Start+0xf4>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	2b00      	cmp	r3, #0
 8008326:	d104      	bne.n	8008332 <HAL_TIMEx_PWMN_Start+0x82>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2202      	movs	r2, #2
 800832c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008330:	e013      	b.n	800835a <HAL_TIMEx_PWMN_Start+0xaa>
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	2b04      	cmp	r3, #4
 8008336:	d104      	bne.n	8008342 <HAL_TIMEx_PWMN_Start+0x92>
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2202      	movs	r2, #2
 800833c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008340:	e00b      	b.n	800835a <HAL_TIMEx_PWMN_Start+0xaa>
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	2b08      	cmp	r3, #8
 8008346:	d104      	bne.n	8008352 <HAL_TIMEx_PWMN_Start+0xa2>
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2202      	movs	r2, #2
 800834c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008350:	e003      	b.n	800835a <HAL_TIMEx_PWMN_Start+0xaa>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2202      	movs	r2, #2
 8008356:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	2204      	movs	r2, #4
 8008360:	6839      	ldr	r1, [r7, #0]
 8008362:	4618      	mov	r0, r3
 8008364:	f000 f9a4 	bl	80086b0 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008376:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	689a      	ldr	r2, [r3, #8]
 800837e:	4b0b      	ldr	r3, [pc, #44]	; (80083ac <HAL_TIMEx_PWMN_Start+0xfc>)
 8008380:	4013      	ands	r3, r2
 8008382:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	2b06      	cmp	r3, #6
 8008388:	d00b      	beq.n	80083a2 <HAL_TIMEx_PWMN_Start+0xf2>
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008390:	d007      	beq.n	80083a2 <HAL_TIMEx_PWMN_Start+0xf2>
  {
    __HAL_TIM_ENABLE(htim);
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f042 0201 	orr.w	r2, r2, #1
 80083a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80083a2:	2300      	movs	r3, #0
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	3710      	adds	r7, #16
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bd80      	pop	{r7, pc}
 80083ac:	00010007 	.word	0x00010007

080083b0 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b082      	sub	sp, #8
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	2200      	movs	r2, #0
 80083c0:	6839      	ldr	r1, [r7, #0]
 80083c2:	4618      	mov	r0, r3
 80083c4:	f000 f974 	bl	80086b0 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	6a1a      	ldr	r2, [r3, #32]
 80083ce:	f241 1311 	movw	r3, #4369	; 0x1111
 80083d2:	4013      	ands	r3, r2
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d10f      	bne.n	80083f8 <HAL_TIMEx_PWMN_Stop+0x48>
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	6a1a      	ldr	r2, [r3, #32]
 80083de:	f244 4344 	movw	r3, #17476	; 0x4444
 80083e2:	4013      	ands	r3, r2
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d107      	bne.n	80083f8 <HAL_TIMEx_PWMN_Stop+0x48>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80083f6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	6a1a      	ldr	r2, [r3, #32]
 80083fe:	f241 1311 	movw	r3, #4369	; 0x1111
 8008402:	4013      	ands	r3, r2
 8008404:	2b00      	cmp	r3, #0
 8008406:	d10f      	bne.n	8008428 <HAL_TIMEx_PWMN_Stop+0x78>
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	6a1a      	ldr	r2, [r3, #32]
 800840e:	f244 4344 	movw	r3, #17476	; 0x4444
 8008412:	4013      	ands	r3, r2
 8008414:	2b00      	cmp	r3, #0
 8008416:	d107      	bne.n	8008428 <HAL_TIMEx_PWMN_Stop+0x78>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	681a      	ldr	r2, [r3, #0]
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f022 0201 	bic.w	r2, r2, #1
 8008426:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8008428:	683b      	ldr	r3, [r7, #0]
 800842a:	2b00      	cmp	r3, #0
 800842c:	d104      	bne.n	8008438 <HAL_TIMEx_PWMN_Stop+0x88>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2201      	movs	r2, #1
 8008432:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008436:	e013      	b.n	8008460 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	2b04      	cmp	r3, #4
 800843c:	d104      	bne.n	8008448 <HAL_TIMEx_PWMN_Stop+0x98>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2201      	movs	r2, #1
 8008442:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008446:	e00b      	b.n	8008460 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	2b08      	cmp	r3, #8
 800844c:	d104      	bne.n	8008458 <HAL_TIMEx_PWMN_Stop+0xa8>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2201      	movs	r2, #1
 8008452:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008456:	e003      	b.n	8008460 <HAL_TIMEx_PWMN_Stop+0xb0>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	2201      	movs	r2, #1
 800845c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 8008460:	2300      	movs	r3, #0
}
 8008462:	4618      	mov	r0, r3
 8008464:	3708      	adds	r7, #8
 8008466:	46bd      	mov	sp, r7
 8008468:	bd80      	pop	{r7, pc}
	...

0800846c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800846c:	b480      	push	{r7}
 800846e:	b085      	sub	sp, #20
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
 8008474:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800847c:	2b01      	cmp	r3, #1
 800847e:	d101      	bne.n	8008484 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008480:	2302      	movs	r3, #2
 8008482:	e065      	b.n	8008550 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2201      	movs	r2, #1
 8008488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2202      	movs	r2, #2
 8008490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	689b      	ldr	r3, [r3, #8]
 80084a2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	4a2c      	ldr	r2, [pc, #176]	; (800855c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d004      	beq.n	80084b8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	4a2b      	ldr	r2, [pc, #172]	; (8008560 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d108      	bne.n	80084ca <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80084be:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	68fa      	ldr	r2, [r7, #12]
 80084c6:	4313      	orrs	r3, r2
 80084c8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80084d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084d4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	68fa      	ldr	r2, [r7, #12]
 80084dc:	4313      	orrs	r3, r2
 80084de:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	68fa      	ldr	r2, [r7, #12]
 80084e6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4a1b      	ldr	r2, [pc, #108]	; (800855c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d018      	beq.n	8008524 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084fa:	d013      	beq.n	8008524 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4a18      	ldr	r2, [pc, #96]	; (8008564 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d00e      	beq.n	8008524 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	4a17      	ldr	r2, [pc, #92]	; (8008568 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d009      	beq.n	8008524 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a12      	ldr	r2, [pc, #72]	; (8008560 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d004      	beq.n	8008524 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4a13      	ldr	r2, [pc, #76]	; (800856c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d10c      	bne.n	800853e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800852a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	689b      	ldr	r3, [r3, #8]
 8008530:	68ba      	ldr	r2, [r7, #8]
 8008532:	4313      	orrs	r3, r2
 8008534:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	68ba      	ldr	r2, [r7, #8]
 800853c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2201      	movs	r2, #1
 8008542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	2200      	movs	r2, #0
 800854a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800854e:	2300      	movs	r3, #0
}
 8008550:	4618      	mov	r0, r3
 8008552:	3714      	adds	r7, #20
 8008554:	46bd      	mov	sp, r7
 8008556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800855a:	4770      	bx	lr
 800855c:	40012c00 	.word	0x40012c00
 8008560:	40013400 	.word	0x40013400
 8008564:	40000400 	.word	0x40000400
 8008568:	40000800 	.word	0x40000800
 800856c:	40014000 	.word	0x40014000

08008570 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008570:	b480      	push	{r7}
 8008572:	b085      	sub	sp, #20
 8008574:	af00      	add	r7, sp, #0
 8008576:	6078      	str	r0, [r7, #4]
 8008578:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800857a:	2300      	movs	r3, #0
 800857c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008584:	2b01      	cmp	r3, #1
 8008586:	d101      	bne.n	800858c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008588:	2302      	movs	r3, #2
 800858a:	e087      	b.n	800869c <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	2201      	movs	r2, #1
 8008590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	68db      	ldr	r3, [r3, #12]
 800859e:	4313      	orrs	r3, r2
 80085a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	689b      	ldr	r3, [r3, #8]
 80085ac:	4313      	orrs	r3, r2
 80085ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	4313      	orrs	r3, r2
 80085bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	4313      	orrs	r3, r2
 80085ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	691b      	ldr	r3, [r3, #16]
 80085d6:	4313      	orrs	r3, r2
 80085d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80085e0:	683b      	ldr	r3, [r7, #0]
 80085e2:	695b      	ldr	r3, [r3, #20]
 80085e4:	4313      	orrs	r3, r2
 80085e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085f2:	4313      	orrs	r3, r2
 80085f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80085fc:	683b      	ldr	r3, [r7, #0]
 80085fe:	699b      	ldr	r3, [r3, #24]
 8008600:	041b      	lsls	r3, r3, #16
 8008602:	4313      	orrs	r3, r2
 8008604:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a27      	ldr	r2, [pc, #156]	; (80086a8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d004      	beq.n	800861a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	4a25      	ldr	r2, [pc, #148]	; (80086ac <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8008616:	4293      	cmp	r3, r2
 8008618:	d106      	bne.n	8008628 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	69db      	ldr	r3, [r3, #28]
 8008624:	4313      	orrs	r3, r2
 8008626:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a1e      	ldr	r2, [pc, #120]	; (80086a8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800862e:	4293      	cmp	r3, r2
 8008630:	d004      	beq.n	800863c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	4a1d      	ldr	r2, [pc, #116]	; (80086ac <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d126      	bne.n	800868a <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008646:	051b      	lsls	r3, r3, #20
 8008648:	4313      	orrs	r3, r2
 800864a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	6a1b      	ldr	r3, [r3, #32]
 8008656:	4313      	orrs	r3, r2
 8008658:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008664:	4313      	orrs	r3, r2
 8008666:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a0e      	ldr	r2, [pc, #56]	; (80086a8 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d004      	beq.n	800867c <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a0d      	ldr	r2, [pc, #52]	; (80086ac <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d106      	bne.n	800868a <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008686:	4313      	orrs	r3, r2
 8008688:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	68fa      	ldr	r2, [r7, #12]
 8008690:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2200      	movs	r2, #0
 8008696:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800869a:	2300      	movs	r3, #0
}
 800869c:	4618      	mov	r0, r3
 800869e:	3714      	adds	r7, #20
 80086a0:	46bd      	mov	sp, r7
 80086a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a6:	4770      	bx	lr
 80086a8:	40012c00 	.word	0x40012c00
 80086ac:	40013400 	.word	0x40013400

080086b0 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b087      	sub	sp, #28
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	60f8      	str	r0, [r7, #12]
 80086b8:	60b9      	str	r1, [r7, #8]
 80086ba:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	f003 031f 	and.w	r3, r3, #31
 80086c2:	2204      	movs	r2, #4
 80086c4:	fa02 f303 	lsl.w	r3, r2, r3
 80086c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	6a1a      	ldr	r2, [r3, #32]
 80086ce:	697b      	ldr	r3, [r7, #20]
 80086d0:	43db      	mvns	r3, r3
 80086d2:	401a      	ands	r2, r3
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	6a1a      	ldr	r2, [r3, #32]
 80086dc:	68bb      	ldr	r3, [r7, #8]
 80086de:	f003 031f 	and.w	r3, r3, #31
 80086e2:	6879      	ldr	r1, [r7, #4]
 80086e4:	fa01 f303 	lsl.w	r3, r1, r3
 80086e8:	431a      	orrs	r2, r3
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	621a      	str	r2, [r3, #32]
}
 80086ee:	bf00      	nop
 80086f0:	371c      	adds	r7, #28
 80086f2:	46bd      	mov	sp, r7
 80086f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f8:	4770      	bx	lr

080086fa <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80086fa:	b580      	push	{r7, lr}
 80086fc:	b082      	sub	sp, #8
 80086fe:	af00      	add	r7, sp, #0
 8008700:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2b00      	cmp	r3, #0
 8008706:	d101      	bne.n	800870c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008708:	2301      	movs	r3, #1
 800870a:	e042      	b.n	8008792 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008712:	2b00      	cmp	r3, #0
 8008714:	d106      	bne.n	8008724 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2200      	movs	r2, #0
 800871a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f7fa fae4 	bl	8002cec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2224      	movs	r2, #36	; 0x24
 8008728:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	681a      	ldr	r2, [r3, #0]
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f022 0201 	bic.w	r2, r2, #1
 800873a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800873c:	6878      	ldr	r0, [r7, #4]
 800873e:	f000 fa7f 	bl	8008c40 <UART_SetConfig>
 8008742:	4603      	mov	r3, r0
 8008744:	2b01      	cmp	r3, #1
 8008746:	d101      	bne.n	800874c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008748:	2301      	movs	r3, #1
 800874a:	e022      	b.n	8008792 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008750:	2b00      	cmp	r3, #0
 8008752:	d002      	beq.n	800875a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008754:	6878      	ldr	r0, [r7, #4]
 8008756:	f001 fc2d 	bl	8009fb4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	685a      	ldr	r2, [r3, #4]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008768:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	689a      	ldr	r2, [r3, #8]
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008778:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	681a      	ldr	r2, [r3, #0]
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f042 0201 	orr.w	r2, r2, #1
 8008788:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f001 fcb4 	bl	800a0f8 <UART_CheckIdleState>
 8008790:	4603      	mov	r3, r0
}
 8008792:	4618      	mov	r0, r3
 8008794:	3708      	adds	r7, #8
 8008796:	46bd      	mov	sp, r7
 8008798:	bd80      	pop	{r7, pc}
	...

0800879c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800879c:	b480      	push	{r7}
 800879e:	b085      	sub	sp, #20
 80087a0:	af00      	add	r7, sp, #0
 80087a2:	60f8      	str	r0, [r7, #12]
 80087a4:	60b9      	str	r1, [r7, #8]
 80087a6:	4613      	mov	r3, r2
 80087a8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80087b0:	2b20      	cmp	r3, #32
 80087b2:	f040 80bc 	bne.w	800892e <HAL_UART_Receive_IT+0x192>
  {
    if ((pData == NULL) || (Size == 0U))
 80087b6:	68bb      	ldr	r3, [r7, #8]
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d002      	beq.n	80087c2 <HAL_UART_Receive_IT+0x26>
 80087bc:	88fb      	ldrh	r3, [r7, #6]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d101      	bne.n	80087c6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80087c2:	2301      	movs	r3, #1
 80087c4:	e0b4      	b.n	8008930 <HAL_UART_Receive_IT+0x194>
    }

    __HAL_LOCK(huart);
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	d101      	bne.n	80087d4 <HAL_UART_Receive_IT+0x38>
 80087d0:	2302      	movs	r3, #2
 80087d2:	e0ad      	b.n	8008930 <HAL_UART_Receive_IT+0x194>
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2201      	movs	r2, #1
 80087d8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr  = pData;
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	68ba      	ldr	r2, [r7, #8]
 80087e0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize  = Size;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	88fa      	ldrh	r2, [r7, #6]
 80087e6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	88fa      	ldrh	r2, [r7, #6]
 80087ee:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    huart->RxISR       = NULL;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	2200      	movs	r2, #0
 80087f6:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	689b      	ldr	r3, [r3, #8]
 80087fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008800:	d10e      	bne.n	8008820 <HAL_UART_Receive_IT+0x84>
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	691b      	ldr	r3, [r3, #16]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d105      	bne.n	8008816 <HAL_UART_Receive_IT+0x7a>
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008810:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008814:	e02d      	b.n	8008872 <HAL_UART_Receive_IT+0xd6>
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	22ff      	movs	r2, #255	; 0xff
 800881a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800881e:	e028      	b.n	8008872 <HAL_UART_Receive_IT+0xd6>
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	689b      	ldr	r3, [r3, #8]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d10d      	bne.n	8008844 <HAL_UART_Receive_IT+0xa8>
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	691b      	ldr	r3, [r3, #16]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d104      	bne.n	800883a <HAL_UART_Receive_IT+0x9e>
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	22ff      	movs	r2, #255	; 0xff
 8008834:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008838:	e01b      	b.n	8008872 <HAL_UART_Receive_IT+0xd6>
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	227f      	movs	r2, #127	; 0x7f
 800883e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008842:	e016      	b.n	8008872 <HAL_UART_Receive_IT+0xd6>
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	689b      	ldr	r3, [r3, #8]
 8008848:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800884c:	d10d      	bne.n	800886a <HAL_UART_Receive_IT+0xce>
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	691b      	ldr	r3, [r3, #16]
 8008852:	2b00      	cmp	r3, #0
 8008854:	d104      	bne.n	8008860 <HAL_UART_Receive_IT+0xc4>
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	227f      	movs	r2, #127	; 0x7f
 800885a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800885e:	e008      	b.n	8008872 <HAL_UART_Receive_IT+0xd6>
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	223f      	movs	r2, #63	; 0x3f
 8008864:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008868:	e003      	b.n	8008872 <HAL_UART_Receive_IT+0xd6>
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	2200      	movs	r2, #0
 800886e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	2200      	movs	r2, #0
 8008876:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	2222      	movs	r2, #34	; 0x22
 800887e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	689a      	ldr	r2, [r3, #8]
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f042 0201 	orr.w	r2, r2, #1
 8008890:	609a      	str	r2, [r3, #8]

    /* Configure Rx interrupt processing*/
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008896:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800889a:	d12a      	bne.n	80088f2 <HAL_UART_Receive_IT+0x156>
 800889c:	68fb      	ldr	r3, [r7, #12]
 800889e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80088a2:	88fa      	ldrh	r2, [r7, #6]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d324      	bcc.n	80088f2 <HAL_UART_Receive_IT+0x156>
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	689b      	ldr	r3, [r3, #8]
 80088ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088b0:	d107      	bne.n	80088c2 <HAL_UART_Receive_IT+0x126>
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	691b      	ldr	r3, [r3, #16]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d103      	bne.n	80088c2 <HAL_UART_Receive_IT+0x126>
      {
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	4a1f      	ldr	r2, [pc, #124]	; (800893c <HAL_UART_Receive_IT+0x1a0>)
 80088be:	66da      	str	r2, [r3, #108]	; 0x6c
 80088c0:	e002      	b.n	80088c8 <HAL_UART_Receive_IT+0x12c>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	4a1e      	ldr	r2, [pc, #120]	; (8008940 <HAL_UART_Receive_IT+0x1a4>)
 80088c6:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2200      	movs	r2, #0
 80088cc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	681a      	ldr	r2, [r3, #0]
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80088de:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	689a      	ldr	r2, [r3, #8]
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80088ee:	609a      	str	r2, [r3, #8]
 80088f0:	e01b      	b.n	800892a <HAL_UART_Receive_IT+0x18e>
    }
    else
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	689b      	ldr	r3, [r3, #8]
 80088f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088fa:	d107      	bne.n	800890c <HAL_UART_Receive_IT+0x170>
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	691b      	ldr	r3, [r3, #16]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d103      	bne.n	800890c <HAL_UART_Receive_IT+0x170>
      {
        huart->RxISR = UART_RxISR_16BIT;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	4a0f      	ldr	r2, [pc, #60]	; (8008944 <HAL_UART_Receive_IT+0x1a8>)
 8008908:	66da      	str	r2, [r3, #108]	; 0x6c
 800890a:	e002      	b.n	8008912 <HAL_UART_Receive_IT+0x176>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	4a0e      	ldr	r2, [pc, #56]	; (8008948 <HAL_UART_Receive_IT+0x1ac>)
 8008910:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	2200      	movs	r2, #0
 8008916:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	681a      	ldr	r2, [r3, #0]
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8008928:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 800892a:	2300      	movs	r3, #0
 800892c:	e000      	b.n	8008930 <HAL_UART_Receive_IT+0x194>
  }
  else
  {
    return HAL_BUSY;
 800892e:	2302      	movs	r3, #2
  }
}
 8008930:	4618      	mov	r0, r3
 8008932:	3714      	adds	r7, #20
 8008934:	46bd      	mov	sp, r7
 8008936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893a:	4770      	bx	lr
 800893c:	0800a521 	.word	0x0800a521
 8008940:	0800a419 	.word	0x0800a419
 8008944:	0800a36d 	.word	0x0800a36d
 8008948:	0800a2c3 	.word	0x0800a2c3

0800894c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b088      	sub	sp, #32
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	69db      	ldr	r3, [r3, #28]
 800895a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	689b      	ldr	r3, [r3, #8]
 800896a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 800896c:	69fb      	ldr	r3, [r7, #28]
 800896e:	f003 030f 	and.w	r3, r3, #15
 8008972:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d118      	bne.n	80089ac <HAL_UART_IRQHandler+0x60>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800897a:	69fb      	ldr	r3, [r7, #28]
 800897c:	f003 0320 	and.w	r3, r3, #32
 8008980:	2b00      	cmp	r3, #0
 8008982:	d013      	beq.n	80089ac <HAL_UART_IRQHandler+0x60>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008984:	69bb      	ldr	r3, [r7, #24]
 8008986:	f003 0320 	and.w	r3, r3, #32
 800898a:	2b00      	cmp	r3, #0
 800898c:	d104      	bne.n	8008998 <HAL_UART_IRQHandler+0x4c>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800898e:	697b      	ldr	r3, [r7, #20]
 8008990:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008994:	2b00      	cmp	r3, #0
 8008996:	d009      	beq.n	80089ac <HAL_UART_IRQHandler+0x60>
    {
      if (huart->RxISR != NULL)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800899c:	2b00      	cmp	r3, #0
 800899e:	f000 812e 	beq.w	8008bfe <HAL_UART_IRQHandler+0x2b2>
      {
        huart->RxISR(huart);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	4798      	blx	r3
      }
      return;
 80089aa:	e128      	b.n	8008bfe <HAL_UART_IRQHandler+0x2b2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80089ac:	693b      	ldr	r3, [r7, #16]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	f000 80d1 	beq.w	8008b56 <HAL_UART_IRQHandler+0x20a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80089b4:	697a      	ldr	r2, [r7, #20]
 80089b6:	4b96      	ldr	r3, [pc, #600]	; (8008c10 <HAL_UART_IRQHandler+0x2c4>)
 80089b8:	4013      	ands	r3, r2
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d105      	bne.n	80089ca <HAL_UART_IRQHandler+0x7e>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
 80089be:	69bb      	ldr	r3, [r7, #24]
 80089c0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	f000 80c6 	beq.w	8008b56 <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80089ca:	69fb      	ldr	r3, [r7, #28]
 80089cc:	f003 0301 	and.w	r3, r3, #1
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d010      	beq.n	80089f6 <HAL_UART_IRQHandler+0xaa>
 80089d4:	69bb      	ldr	r3, [r7, #24]
 80089d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d00b      	beq.n	80089f6 <HAL_UART_IRQHandler+0xaa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	2201      	movs	r2, #1
 80089e4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089ec:	f043 0201 	orr.w	r2, r3, #1
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80089f6:	69fb      	ldr	r3, [r7, #28]
 80089f8:	f003 0302 	and.w	r3, r3, #2
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d010      	beq.n	8008a22 <HAL_UART_IRQHandler+0xd6>
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	f003 0301 	and.w	r3, r3, #1
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d00b      	beq.n	8008a22 <HAL_UART_IRQHandler+0xd6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	2202      	movs	r2, #2
 8008a10:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a18:	f043 0204 	orr.w	r2, r3, #4
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a22:	69fb      	ldr	r3, [r7, #28]
 8008a24:	f003 0304 	and.w	r3, r3, #4
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d010      	beq.n	8008a4e <HAL_UART_IRQHandler+0x102>
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	f003 0301 	and.w	r3, r3, #1
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d00b      	beq.n	8008a4e <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	2204      	movs	r2, #4
 8008a3c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a44:	f043 0202 	orr.w	r2, r3, #2
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008a4e:	69fb      	ldr	r3, [r7, #28]
 8008a50:	f003 0308 	and.w	r3, r3, #8
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d015      	beq.n	8008a84 <HAL_UART_IRQHandler+0x138>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008a58:	69bb      	ldr	r3, [r7, #24]
 8008a5a:	f003 0320 	and.w	r3, r3, #32
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d104      	bne.n	8008a6c <HAL_UART_IRQHandler+0x120>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008a62:	697a      	ldr	r2, [r7, #20]
 8008a64:	4b6a      	ldr	r3, [pc, #424]	; (8008c10 <HAL_UART_IRQHandler+0x2c4>)
 8008a66:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d00b      	beq.n	8008a84 <HAL_UART_IRQHandler+0x138>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	2208      	movs	r2, #8
 8008a72:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a7a:	f043 0208 	orr.w	r2, r3, #8
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	f000 80b9 	beq.w	8008c02 <HAL_UART_IRQHandler+0x2b6>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008a90:	69fb      	ldr	r3, [r7, #28]
 8008a92:	f003 0320 	and.w	r3, r3, #32
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d011      	beq.n	8008abe <HAL_UART_IRQHandler+0x172>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008a9a:	69bb      	ldr	r3, [r7, #24]
 8008a9c:	f003 0320 	and.w	r3, r3, #32
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d104      	bne.n	8008aae <HAL_UART_IRQHandler+0x162>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d007      	beq.n	8008abe <HAL_UART_IRQHandler+0x172>
      {
        if (huart->RxISR != NULL)
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d003      	beq.n	8008abe <HAL_UART_IRQHandler+0x172>
        {
          huart->RxISR(huart);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008aba:	6878      	ldr	r0, [r7, #4]
 8008abc:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ac4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	689b      	ldr	r3, [r3, #8]
 8008acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ad0:	2b40      	cmp	r3, #64	; 0x40
 8008ad2:	d004      	beq.n	8008ade <HAL_UART_IRQHandler+0x192>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d031      	beq.n	8008b42 <HAL_UART_IRQHandler+0x1f6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f001 fb9c 	bl	800a21c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	689b      	ldr	r3, [r3, #8]
 8008aea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aee:	2b40      	cmp	r3, #64	; 0x40
 8008af0:	d123      	bne.n	8008b3a <HAL_UART_IRQHandler+0x1ee>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	689a      	ldr	r2, [r3, #8]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008b00:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d013      	beq.n	8008b32 <HAL_UART_IRQHandler+0x1e6>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008b0e:	4a41      	ldr	r2, [pc, #260]	; (8008c14 <HAL_UART_IRQHandler+0x2c8>)
 8008b10:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008b16:	4618      	mov	r0, r3
 8008b18:	f7fc f8b9 	bl	8004c8e <HAL_DMA_Abort_IT>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d017      	beq.n	8008b52 <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008b26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b28:	687a      	ldr	r2, [r7, #4]
 8008b2a:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8008b2c:	4610      	mov	r0, r2
 8008b2e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b30:	e00f      	b.n	8008b52 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f000 f87a 	bl	8008c2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b38:	e00b      	b.n	8008b52 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f000 f876 	bl	8008c2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b40:	e007      	b.n	8008b52 <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008b42:	6878      	ldr	r0, [r7, #4]
 8008b44:	f000 f872 	bl	8008c2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8008b50:	e057      	b.n	8008c02 <HAL_UART_IRQHandler+0x2b6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b52:	bf00      	nop
    return;
 8008b54:	e055      	b.n	8008c02 <HAL_UART_IRQHandler+0x2b6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008b56:	69fb      	ldr	r3, [r7, #28]
 8008b58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d00d      	beq.n	8008b7c <HAL_UART_IRQHandler+0x230>
 8008b60:	697b      	ldr	r3, [r7, #20]
 8008b62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d008      	beq.n	8008b7c <HAL_UART_IRQHandler+0x230>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008b72:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f001 fd57 	bl	800a628 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008b7a:	e045      	b.n	8008c08 <HAL_UART_IRQHandler+0x2bc>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008b7c:	69fb      	ldr	r3, [r7, #28]
 8008b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d012      	beq.n	8008bac <HAL_UART_IRQHandler+0x260>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008b86:	69bb      	ldr	r3, [r7, #24]
 8008b88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d104      	bne.n	8008b9a <HAL_UART_IRQHandler+0x24e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008b90:	697b      	ldr	r3, [r7, #20]
 8008b92:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d008      	beq.n	8008bac <HAL_UART_IRQHandler+0x260>
  {
    if (huart->TxISR != NULL)
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d031      	beq.n	8008c06 <HAL_UART_IRQHandler+0x2ba>
    {
      huart->TxISR(huart);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	4798      	blx	r3
    }
    return;
 8008baa:	e02c      	b.n	8008c06 <HAL_UART_IRQHandler+0x2ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008bac:	69fb      	ldr	r3, [r7, #28]
 8008bae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d008      	beq.n	8008bc8 <HAL_UART_IRQHandler+0x27c>
 8008bb6:	69bb      	ldr	r3, [r7, #24]
 8008bb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d003      	beq.n	8008bc8 <HAL_UART_IRQHandler+0x27c>
  {
    UART_EndTransmit_IT(huart);
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f001 fb64 	bl	800a28e <UART_EndTransmit_IT>
    return;
 8008bc6:	e01f      	b.n	8008c08 <HAL_UART_IRQHandler+0x2bc>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008bc8:	69fb      	ldr	r3, [r7, #28]
 8008bca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d008      	beq.n	8008be4 <HAL_UART_IRQHandler+0x298>
 8008bd2:	69bb      	ldr	r3, [r7, #24]
 8008bd4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d003      	beq.n	8008be4 <HAL_UART_IRQHandler+0x298>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008bdc:	6878      	ldr	r0, [r7, #4]
 8008bde:	f001 fd37 	bl	800a650 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008be2:	e011      	b.n	8008c08 <HAL_UART_IRQHandler+0x2bc>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008be4:	69fb      	ldr	r3, [r7, #28]
 8008be6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00c      	beq.n	8008c08 <HAL_UART_IRQHandler+0x2bc>
 8008bee:	69bb      	ldr	r3, [r7, #24]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	da09      	bge.n	8008c08 <HAL_UART_IRQHandler+0x2bc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f001 fd21 	bl	800a63c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008bfa:	bf00      	nop
 8008bfc:	e004      	b.n	8008c08 <HAL_UART_IRQHandler+0x2bc>
      return;
 8008bfe:	bf00      	nop
 8008c00:	e002      	b.n	8008c08 <HAL_UART_IRQHandler+0x2bc>
    return;
 8008c02:	bf00      	nop
 8008c04:	e000      	b.n	8008c08 <HAL_UART_IRQHandler+0x2bc>
    return;
 8008c06:	bf00      	nop
  }
}
 8008c08:	3720      	adds	r7, #32
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bd80      	pop	{r7, pc}
 8008c0e:	bf00      	nop
 8008c10:	10000001 	.word	0x10000001
 8008c14:	0800a263 	.word	0x0800a263

08008c18 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b083      	sub	sp, #12
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008c20:	bf00      	nop
 8008c22:	370c      	adds	r7, #12
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr

08008c2c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b083      	sub	sp, #12
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008c34:	bf00      	nop
 8008c36:	370c      	adds	r7, #12
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3e:	4770      	bx	lr

08008c40 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008c40:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8008c44:	b08a      	sub	sp, #40	; 0x28
 8008c46:	af00      	add	r7, sp, #0
 8008c48:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8008c52:	2300      	movs	r3, #0
 8008c54:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	689a      	ldr	r2, [r3, #8]
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	691b      	ldr	r3, [r3, #16]
 8008c5e:	431a      	orrs	r2, r3
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	695b      	ldr	r3, [r3, #20]
 8008c64:	431a      	orrs	r2, r3
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	69db      	ldr	r3, [r3, #28]
 8008c6a:	4313      	orrs	r3, r2
 8008c6c:	627b      	str	r3, [r7, #36]	; 0x24
  tmpreg |= (uint32_t)huart->FifoMode;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008c72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c74:	4313      	orrs	r3, r2
 8008c76:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	681a      	ldr	r2, [r3, #0]
 8008c7e:	4ba4      	ldr	r3, [pc, #656]	; (8008f10 <UART_SetConfig+0x2d0>)
 8008c80:	4013      	ands	r3, r2
 8008c82:	687a      	ldr	r2, [r7, #4]
 8008c84:	6812      	ldr	r2, [r2, #0]
 8008c86:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008c88:	430b      	orrs	r3, r1
 8008c8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	685b      	ldr	r3, [r3, #4]
 8008c92:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	68da      	ldr	r2, [r3, #12]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	430a      	orrs	r2, r1
 8008ca0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	699b      	ldr	r3, [r3, #24]
 8008ca6:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	4a99      	ldr	r2, [pc, #612]	; (8008f14 <UART_SetConfig+0x2d4>)
 8008cae:	4293      	cmp	r3, r2
 8008cb0:	d004      	beq.n	8008cbc <UART_SetConfig+0x7c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6a1b      	ldr	r3, [r3, #32]
 8008cb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	689b      	ldr	r3, [r3, #8]
 8008cc2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008cc6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8008cca:	687a      	ldr	r2, [r7, #4]
 8008ccc:	6812      	ldr	r2, [r2, #0]
 8008cce:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008cd0:	430b      	orrs	r3, r1
 8008cd2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cda:	f023 010f 	bic.w	r1, r3, #15
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	430a      	orrs	r2, r1
 8008ce8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4a8a      	ldr	r2, [pc, #552]	; (8008f18 <UART_SetConfig+0x2d8>)
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d126      	bne.n	8008d42 <UART_SetConfig+0x102>
 8008cf4:	4b89      	ldr	r3, [pc, #548]	; (8008f1c <UART_SetConfig+0x2dc>)
 8008cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008cfa:	f003 0303 	and.w	r3, r3, #3
 8008cfe:	2b03      	cmp	r3, #3
 8008d00:	d81a      	bhi.n	8008d38 <UART_SetConfig+0xf8>
 8008d02:	a201      	add	r2, pc, #4	; (adr r2, 8008d08 <UART_SetConfig+0xc8>)
 8008d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d08:	08008d19 	.word	0x08008d19
 8008d0c:	08008d29 	.word	0x08008d29
 8008d10:	08008d21 	.word	0x08008d21
 8008d14:	08008d31 	.word	0x08008d31
 8008d18:	2301      	movs	r3, #1
 8008d1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d1e:	e0d6      	b.n	8008ece <UART_SetConfig+0x28e>
 8008d20:	2302      	movs	r3, #2
 8008d22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d26:	e0d2      	b.n	8008ece <UART_SetConfig+0x28e>
 8008d28:	2304      	movs	r3, #4
 8008d2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d2e:	e0ce      	b.n	8008ece <UART_SetConfig+0x28e>
 8008d30:	2308      	movs	r3, #8
 8008d32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d36:	e0ca      	b.n	8008ece <UART_SetConfig+0x28e>
 8008d38:	2310      	movs	r3, #16
 8008d3a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d3e:	bf00      	nop
 8008d40:	e0c5      	b.n	8008ece <UART_SetConfig+0x28e>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	4a76      	ldr	r2, [pc, #472]	; (8008f20 <UART_SetConfig+0x2e0>)
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d138      	bne.n	8008dbe <UART_SetConfig+0x17e>
 8008d4c:	4b73      	ldr	r3, [pc, #460]	; (8008f1c <UART_SetConfig+0x2dc>)
 8008d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008d52:	f003 030c 	and.w	r3, r3, #12
 8008d56:	2b0c      	cmp	r3, #12
 8008d58:	d82c      	bhi.n	8008db4 <UART_SetConfig+0x174>
 8008d5a:	a201      	add	r2, pc, #4	; (adr r2, 8008d60 <UART_SetConfig+0x120>)
 8008d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d60:	08008d95 	.word	0x08008d95
 8008d64:	08008db5 	.word	0x08008db5
 8008d68:	08008db5 	.word	0x08008db5
 8008d6c:	08008db5 	.word	0x08008db5
 8008d70:	08008da5 	.word	0x08008da5
 8008d74:	08008db5 	.word	0x08008db5
 8008d78:	08008db5 	.word	0x08008db5
 8008d7c:	08008db5 	.word	0x08008db5
 8008d80:	08008d9d 	.word	0x08008d9d
 8008d84:	08008db5 	.word	0x08008db5
 8008d88:	08008db5 	.word	0x08008db5
 8008d8c:	08008db5 	.word	0x08008db5
 8008d90:	08008dad 	.word	0x08008dad
 8008d94:	2300      	movs	r3, #0
 8008d96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008d9a:	e098      	b.n	8008ece <UART_SetConfig+0x28e>
 8008d9c:	2302      	movs	r3, #2
 8008d9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008da2:	e094      	b.n	8008ece <UART_SetConfig+0x28e>
 8008da4:	2304      	movs	r3, #4
 8008da6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008daa:	e090      	b.n	8008ece <UART_SetConfig+0x28e>
 8008dac:	2308      	movs	r3, #8
 8008dae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008db2:	e08c      	b.n	8008ece <UART_SetConfig+0x28e>
 8008db4:	2310      	movs	r3, #16
 8008db6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008dba:	bf00      	nop
 8008dbc:	e087      	b.n	8008ece <UART_SetConfig+0x28e>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	4a58      	ldr	r2, [pc, #352]	; (8008f24 <UART_SetConfig+0x2e4>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d125      	bne.n	8008e14 <UART_SetConfig+0x1d4>
 8008dc8:	4b54      	ldr	r3, [pc, #336]	; (8008f1c <UART_SetConfig+0x2dc>)
 8008dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008dce:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008dd2:	2b10      	cmp	r3, #16
 8008dd4:	d011      	beq.n	8008dfa <UART_SetConfig+0x1ba>
 8008dd6:	2b10      	cmp	r3, #16
 8008dd8:	d802      	bhi.n	8008de0 <UART_SetConfig+0x1a0>
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d005      	beq.n	8008dea <UART_SetConfig+0x1aa>
 8008dde:	e014      	b.n	8008e0a <UART_SetConfig+0x1ca>
 8008de0:	2b20      	cmp	r3, #32
 8008de2:	d006      	beq.n	8008df2 <UART_SetConfig+0x1b2>
 8008de4:	2b30      	cmp	r3, #48	; 0x30
 8008de6:	d00c      	beq.n	8008e02 <UART_SetConfig+0x1c2>
 8008de8:	e00f      	b.n	8008e0a <UART_SetConfig+0x1ca>
 8008dea:	2300      	movs	r3, #0
 8008dec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008df0:	e06d      	b.n	8008ece <UART_SetConfig+0x28e>
 8008df2:	2302      	movs	r3, #2
 8008df4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008df8:	e069      	b.n	8008ece <UART_SetConfig+0x28e>
 8008dfa:	2304      	movs	r3, #4
 8008dfc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e00:	e065      	b.n	8008ece <UART_SetConfig+0x28e>
 8008e02:	2308      	movs	r3, #8
 8008e04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e08:	e061      	b.n	8008ece <UART_SetConfig+0x28e>
 8008e0a:	2310      	movs	r3, #16
 8008e0c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e10:	bf00      	nop
 8008e12:	e05c      	b.n	8008ece <UART_SetConfig+0x28e>
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	4a43      	ldr	r2, [pc, #268]	; (8008f28 <UART_SetConfig+0x2e8>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d125      	bne.n	8008e6a <UART_SetConfig+0x22a>
 8008e1e:	4b3f      	ldr	r3, [pc, #252]	; (8008f1c <UART_SetConfig+0x2dc>)
 8008e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e24:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008e28:	2b40      	cmp	r3, #64	; 0x40
 8008e2a:	d011      	beq.n	8008e50 <UART_SetConfig+0x210>
 8008e2c:	2b40      	cmp	r3, #64	; 0x40
 8008e2e:	d802      	bhi.n	8008e36 <UART_SetConfig+0x1f6>
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d005      	beq.n	8008e40 <UART_SetConfig+0x200>
 8008e34:	e014      	b.n	8008e60 <UART_SetConfig+0x220>
 8008e36:	2b80      	cmp	r3, #128	; 0x80
 8008e38:	d006      	beq.n	8008e48 <UART_SetConfig+0x208>
 8008e3a:	2bc0      	cmp	r3, #192	; 0xc0
 8008e3c:	d00c      	beq.n	8008e58 <UART_SetConfig+0x218>
 8008e3e:	e00f      	b.n	8008e60 <UART_SetConfig+0x220>
 8008e40:	2300      	movs	r3, #0
 8008e42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e46:	e042      	b.n	8008ece <UART_SetConfig+0x28e>
 8008e48:	2302      	movs	r3, #2
 8008e4a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e4e:	e03e      	b.n	8008ece <UART_SetConfig+0x28e>
 8008e50:	2304      	movs	r3, #4
 8008e52:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e56:	e03a      	b.n	8008ece <UART_SetConfig+0x28e>
 8008e58:	2308      	movs	r3, #8
 8008e5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e5e:	e036      	b.n	8008ece <UART_SetConfig+0x28e>
 8008e60:	2310      	movs	r3, #16
 8008e62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008e66:	bf00      	nop
 8008e68:	e031      	b.n	8008ece <UART_SetConfig+0x28e>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4a29      	ldr	r2, [pc, #164]	; (8008f14 <UART_SetConfig+0x2d4>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	d129      	bne.n	8008ec8 <UART_SetConfig+0x288>
 8008e74:	4b29      	ldr	r3, [pc, #164]	; (8008f1c <UART_SetConfig+0x2dc>)
 8008e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008e7a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008e7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e82:	d014      	beq.n	8008eae <UART_SetConfig+0x26e>
 8008e84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008e88:	d802      	bhi.n	8008e90 <UART_SetConfig+0x250>
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d007      	beq.n	8008e9e <UART_SetConfig+0x25e>
 8008e8e:	e016      	b.n	8008ebe <UART_SetConfig+0x27e>
 8008e90:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008e94:	d007      	beq.n	8008ea6 <UART_SetConfig+0x266>
 8008e96:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008e9a:	d00c      	beq.n	8008eb6 <UART_SetConfig+0x276>
 8008e9c:	e00f      	b.n	8008ebe <UART_SetConfig+0x27e>
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008ea4:	e013      	b.n	8008ece <UART_SetConfig+0x28e>
 8008ea6:	2302      	movs	r3, #2
 8008ea8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008eac:	e00f      	b.n	8008ece <UART_SetConfig+0x28e>
 8008eae:	2304      	movs	r3, #4
 8008eb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008eb4:	e00b      	b.n	8008ece <UART_SetConfig+0x28e>
 8008eb6:	2308      	movs	r3, #8
 8008eb8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008ebc:	e007      	b.n	8008ece <UART_SetConfig+0x28e>
 8008ebe:	2310      	movs	r3, #16
 8008ec0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8008ec4:	bf00      	nop
 8008ec6:	e002      	b.n	8008ece <UART_SetConfig+0x28e>
 8008ec8:	2310      	movs	r3, #16
 8008eca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	4a10      	ldr	r2, [pc, #64]	; (8008f14 <UART_SetConfig+0x2d4>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	f040 842e 	bne.w	8009736 <UART_SetConfig+0xaf6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008eda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008ede:	2b08      	cmp	r3, #8
 8008ee0:	f200 8169 	bhi.w	80091b6 <UART_SetConfig+0x576>
 8008ee4:	a201      	add	r2, pc, #4	; (adr r2, 8008eec <UART_SetConfig+0x2ac>)
 8008ee6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008eea:	bf00      	nop
 8008eec:	08008f2d 	.word	0x08008f2d
 8008ef0:	080091b7 	.word	0x080091b7
 8008ef4:	08008fcf 	.word	0x08008fcf
 8008ef8:	080091b7 	.word	0x080091b7
 8008efc:	08009067 	.word	0x08009067
 8008f00:	080091b7 	.word	0x080091b7
 8008f04:	080091b7 	.word	0x080091b7
 8008f08:	080091b7 	.word	0x080091b7
 8008f0c:	08009109 	.word	0x08009109
 8008f10:	cfff69f3 	.word	0xcfff69f3
 8008f14:	40008000 	.word	0x40008000
 8008f18:	40013800 	.word	0x40013800
 8008f1c:	40021000 	.word	0x40021000
 8008f20:	40004400 	.word	0x40004400
 8008f24:	40004800 	.word	0x40004800
 8008f28:	40004c00 	.word	0x40004c00
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8008f2c:	f7fd fa0c 	bl	8006348 <HAL_RCC_GetPCLK1Freq>
 8008f30:	4602      	mov	r2, r0
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d044      	beq.n	8008fc4 <UART_SetConfig+0x384>
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f3e:	2b01      	cmp	r3, #1
 8008f40:	d03e      	beq.n	8008fc0 <UART_SetConfig+0x380>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f46:	2b02      	cmp	r3, #2
 8008f48:	d038      	beq.n	8008fbc <UART_SetConfig+0x37c>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f4e:	2b03      	cmp	r3, #3
 8008f50:	d032      	beq.n	8008fb8 <UART_SetConfig+0x378>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f56:	2b04      	cmp	r3, #4
 8008f58:	d02c      	beq.n	8008fb4 <UART_SetConfig+0x374>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f5e:	2b05      	cmp	r3, #5
 8008f60:	d026      	beq.n	8008fb0 <UART_SetConfig+0x370>
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f66:	2b06      	cmp	r3, #6
 8008f68:	d020      	beq.n	8008fac <UART_SetConfig+0x36c>
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f6e:	2b07      	cmp	r3, #7
 8008f70:	d01a      	beq.n	8008fa8 <UART_SetConfig+0x368>
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f76:	2b08      	cmp	r3, #8
 8008f78:	d014      	beq.n	8008fa4 <UART_SetConfig+0x364>
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f7e:	2b09      	cmp	r3, #9
 8008f80:	d00e      	beq.n	8008fa0 <UART_SetConfig+0x360>
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f86:	2b0a      	cmp	r3, #10
 8008f88:	d008      	beq.n	8008f9c <UART_SetConfig+0x35c>
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f8e:	2b0b      	cmp	r3, #11
 8008f90:	d102      	bne.n	8008f98 <UART_SetConfig+0x358>
 8008f92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008f96:	e016      	b.n	8008fc6 <UART_SetConfig+0x386>
 8008f98:	2301      	movs	r3, #1
 8008f9a:	e014      	b.n	8008fc6 <UART_SetConfig+0x386>
 8008f9c:	2380      	movs	r3, #128	; 0x80
 8008f9e:	e012      	b.n	8008fc6 <UART_SetConfig+0x386>
 8008fa0:	2340      	movs	r3, #64	; 0x40
 8008fa2:	e010      	b.n	8008fc6 <UART_SetConfig+0x386>
 8008fa4:	2320      	movs	r3, #32
 8008fa6:	e00e      	b.n	8008fc6 <UART_SetConfig+0x386>
 8008fa8:	2310      	movs	r3, #16
 8008faa:	e00c      	b.n	8008fc6 <UART_SetConfig+0x386>
 8008fac:	230c      	movs	r3, #12
 8008fae:	e00a      	b.n	8008fc6 <UART_SetConfig+0x386>
 8008fb0:	230a      	movs	r3, #10
 8008fb2:	e008      	b.n	8008fc6 <UART_SetConfig+0x386>
 8008fb4:	2308      	movs	r3, #8
 8008fb6:	e006      	b.n	8008fc6 <UART_SetConfig+0x386>
 8008fb8:	2306      	movs	r3, #6
 8008fba:	e004      	b.n	8008fc6 <UART_SetConfig+0x386>
 8008fbc:	2304      	movs	r3, #4
 8008fbe:	e002      	b.n	8008fc6 <UART_SetConfig+0x386>
 8008fc0:	2302      	movs	r3, #2
 8008fc2:	e000      	b.n	8008fc6 <UART_SetConfig+0x386>
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fca:	617b      	str	r3, [r7, #20]
        break;
 8008fcc:	e0f6      	b.n	80091bc <UART_SetConfig+0x57c>
      case UART_CLOCKSOURCE_HSI:
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d044      	beq.n	8009060 <UART_SetConfig+0x420>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d03e      	beq.n	800905c <UART_SetConfig+0x41c>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fe2:	2b02      	cmp	r3, #2
 8008fe4:	d038      	beq.n	8009058 <UART_SetConfig+0x418>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fea:	2b03      	cmp	r3, #3
 8008fec:	d032      	beq.n	8009054 <UART_SetConfig+0x414>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ff2:	2b04      	cmp	r3, #4
 8008ff4:	d02c      	beq.n	8009050 <UART_SetConfig+0x410>
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ffa:	2b05      	cmp	r3, #5
 8008ffc:	d026      	beq.n	800904c <UART_SetConfig+0x40c>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009002:	2b06      	cmp	r3, #6
 8009004:	d020      	beq.n	8009048 <UART_SetConfig+0x408>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800900a:	2b07      	cmp	r3, #7
 800900c:	d01a      	beq.n	8009044 <UART_SetConfig+0x404>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009012:	2b08      	cmp	r3, #8
 8009014:	d014      	beq.n	8009040 <UART_SetConfig+0x400>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800901a:	2b09      	cmp	r3, #9
 800901c:	d00e      	beq.n	800903c <UART_SetConfig+0x3fc>
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009022:	2b0a      	cmp	r3, #10
 8009024:	d008      	beq.n	8009038 <UART_SetConfig+0x3f8>
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800902a:	2b0b      	cmp	r3, #11
 800902c:	d102      	bne.n	8009034 <UART_SetConfig+0x3f4>
 800902e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8009032:	e016      	b.n	8009062 <UART_SetConfig+0x422>
 8009034:	4ba1      	ldr	r3, [pc, #644]	; (80092bc <UART_SetConfig+0x67c>)
 8009036:	e014      	b.n	8009062 <UART_SetConfig+0x422>
 8009038:	4ba1      	ldr	r3, [pc, #644]	; (80092c0 <UART_SetConfig+0x680>)
 800903a:	e012      	b.n	8009062 <UART_SetConfig+0x422>
 800903c:	4ba1      	ldr	r3, [pc, #644]	; (80092c4 <UART_SetConfig+0x684>)
 800903e:	e010      	b.n	8009062 <UART_SetConfig+0x422>
 8009040:	4ba1      	ldr	r3, [pc, #644]	; (80092c8 <UART_SetConfig+0x688>)
 8009042:	e00e      	b.n	8009062 <UART_SetConfig+0x422>
 8009044:	4ba1      	ldr	r3, [pc, #644]	; (80092cc <UART_SetConfig+0x68c>)
 8009046:	e00c      	b.n	8009062 <UART_SetConfig+0x422>
 8009048:	4ba1      	ldr	r3, [pc, #644]	; (80092d0 <UART_SetConfig+0x690>)
 800904a:	e00a      	b.n	8009062 <UART_SetConfig+0x422>
 800904c:	4ba1      	ldr	r3, [pc, #644]	; (80092d4 <UART_SetConfig+0x694>)
 800904e:	e008      	b.n	8009062 <UART_SetConfig+0x422>
 8009050:	4ba1      	ldr	r3, [pc, #644]	; (80092d8 <UART_SetConfig+0x698>)
 8009052:	e006      	b.n	8009062 <UART_SetConfig+0x422>
 8009054:	4ba1      	ldr	r3, [pc, #644]	; (80092dc <UART_SetConfig+0x69c>)
 8009056:	e004      	b.n	8009062 <UART_SetConfig+0x422>
 8009058:	4ba1      	ldr	r3, [pc, #644]	; (80092e0 <UART_SetConfig+0x6a0>)
 800905a:	e002      	b.n	8009062 <UART_SetConfig+0x422>
 800905c:	4ba1      	ldr	r3, [pc, #644]	; (80092e4 <UART_SetConfig+0x6a4>)
 800905e:	e000      	b.n	8009062 <UART_SetConfig+0x422>
 8009060:	4b96      	ldr	r3, [pc, #600]	; (80092bc <UART_SetConfig+0x67c>)
 8009062:	617b      	str	r3, [r7, #20]
        break;
 8009064:	e0aa      	b.n	80091bc <UART_SetConfig+0x57c>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8009066:	f7fd f901 	bl	800626c <HAL_RCC_GetSysClockFreq>
 800906a:	4602      	mov	r2, r0
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009070:	2b00      	cmp	r3, #0
 8009072:	d044      	beq.n	80090fe <UART_SetConfig+0x4be>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009078:	2b01      	cmp	r3, #1
 800907a:	d03e      	beq.n	80090fa <UART_SetConfig+0x4ba>
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009080:	2b02      	cmp	r3, #2
 8009082:	d038      	beq.n	80090f6 <UART_SetConfig+0x4b6>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009088:	2b03      	cmp	r3, #3
 800908a:	d032      	beq.n	80090f2 <UART_SetConfig+0x4b2>
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009090:	2b04      	cmp	r3, #4
 8009092:	d02c      	beq.n	80090ee <UART_SetConfig+0x4ae>
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009098:	2b05      	cmp	r3, #5
 800909a:	d026      	beq.n	80090ea <UART_SetConfig+0x4aa>
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090a0:	2b06      	cmp	r3, #6
 80090a2:	d020      	beq.n	80090e6 <UART_SetConfig+0x4a6>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090a8:	2b07      	cmp	r3, #7
 80090aa:	d01a      	beq.n	80090e2 <UART_SetConfig+0x4a2>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090b0:	2b08      	cmp	r3, #8
 80090b2:	d014      	beq.n	80090de <UART_SetConfig+0x49e>
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090b8:	2b09      	cmp	r3, #9
 80090ba:	d00e      	beq.n	80090da <UART_SetConfig+0x49a>
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090c0:	2b0a      	cmp	r3, #10
 80090c2:	d008      	beq.n	80090d6 <UART_SetConfig+0x496>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090c8:	2b0b      	cmp	r3, #11
 80090ca:	d102      	bne.n	80090d2 <UART_SetConfig+0x492>
 80090cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80090d0:	e016      	b.n	8009100 <UART_SetConfig+0x4c0>
 80090d2:	2301      	movs	r3, #1
 80090d4:	e014      	b.n	8009100 <UART_SetConfig+0x4c0>
 80090d6:	2380      	movs	r3, #128	; 0x80
 80090d8:	e012      	b.n	8009100 <UART_SetConfig+0x4c0>
 80090da:	2340      	movs	r3, #64	; 0x40
 80090dc:	e010      	b.n	8009100 <UART_SetConfig+0x4c0>
 80090de:	2320      	movs	r3, #32
 80090e0:	e00e      	b.n	8009100 <UART_SetConfig+0x4c0>
 80090e2:	2310      	movs	r3, #16
 80090e4:	e00c      	b.n	8009100 <UART_SetConfig+0x4c0>
 80090e6:	230c      	movs	r3, #12
 80090e8:	e00a      	b.n	8009100 <UART_SetConfig+0x4c0>
 80090ea:	230a      	movs	r3, #10
 80090ec:	e008      	b.n	8009100 <UART_SetConfig+0x4c0>
 80090ee:	2308      	movs	r3, #8
 80090f0:	e006      	b.n	8009100 <UART_SetConfig+0x4c0>
 80090f2:	2306      	movs	r3, #6
 80090f4:	e004      	b.n	8009100 <UART_SetConfig+0x4c0>
 80090f6:	2304      	movs	r3, #4
 80090f8:	e002      	b.n	8009100 <UART_SetConfig+0x4c0>
 80090fa:	2302      	movs	r3, #2
 80090fc:	e000      	b.n	8009100 <UART_SetConfig+0x4c0>
 80090fe:	2301      	movs	r3, #1
 8009100:	fbb2 f3f3 	udiv	r3, r2, r3
 8009104:	617b      	str	r3, [r7, #20]
        break;
 8009106:	e059      	b.n	80091bc <UART_SetConfig+0x57c>
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800910c:	2b00      	cmp	r3, #0
 800910e:	d04e      	beq.n	80091ae <UART_SetConfig+0x56e>
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009114:	2b01      	cmp	r3, #1
 8009116:	d047      	beq.n	80091a8 <UART_SetConfig+0x568>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800911c:	2b02      	cmp	r3, #2
 800911e:	d040      	beq.n	80091a2 <UART_SetConfig+0x562>
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009124:	2b03      	cmp	r3, #3
 8009126:	d039      	beq.n	800919c <UART_SetConfig+0x55c>
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800912c:	2b04      	cmp	r3, #4
 800912e:	d032      	beq.n	8009196 <UART_SetConfig+0x556>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009134:	2b05      	cmp	r3, #5
 8009136:	d02b      	beq.n	8009190 <UART_SetConfig+0x550>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800913c:	2b06      	cmp	r3, #6
 800913e:	d024      	beq.n	800918a <UART_SetConfig+0x54a>
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009144:	2b07      	cmp	r3, #7
 8009146:	d01d      	beq.n	8009184 <UART_SetConfig+0x544>
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800914c:	2b08      	cmp	r3, #8
 800914e:	d016      	beq.n	800917e <UART_SetConfig+0x53e>
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009154:	2b09      	cmp	r3, #9
 8009156:	d00f      	beq.n	8009178 <UART_SetConfig+0x538>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800915c:	2b0a      	cmp	r3, #10
 800915e:	d008      	beq.n	8009172 <UART_SetConfig+0x532>
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009164:	2b0b      	cmp	r3, #11
 8009166:	d101      	bne.n	800916c <UART_SetConfig+0x52c>
 8009168:	2380      	movs	r3, #128	; 0x80
 800916a:	e022      	b.n	80091b2 <UART_SetConfig+0x572>
 800916c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009170:	e01f      	b.n	80091b2 <UART_SetConfig+0x572>
 8009172:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009176:	e01c      	b.n	80091b2 <UART_SetConfig+0x572>
 8009178:	f44f 7300 	mov.w	r3, #512	; 0x200
 800917c:	e019      	b.n	80091b2 <UART_SetConfig+0x572>
 800917e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009182:	e016      	b.n	80091b2 <UART_SetConfig+0x572>
 8009184:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009188:	e013      	b.n	80091b2 <UART_SetConfig+0x572>
 800918a:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800918e:	e010      	b.n	80091b2 <UART_SetConfig+0x572>
 8009190:	f640 43cc 	movw	r3, #3276	; 0xccc
 8009194:	e00d      	b.n	80091b2 <UART_SetConfig+0x572>
 8009196:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800919a:	e00a      	b.n	80091b2 <UART_SetConfig+0x572>
 800919c:	f241 5355 	movw	r3, #5461	; 0x1555
 80091a0:	e007      	b.n	80091b2 <UART_SetConfig+0x572>
 80091a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80091a6:	e004      	b.n	80091b2 <UART_SetConfig+0x572>
 80091a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80091ac:	e001      	b.n	80091b2 <UART_SetConfig+0x572>
 80091ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80091b2:	617b      	str	r3, [r7, #20]
        break;
 80091b4:	e002      	b.n	80091bc <UART_SetConfig+0x57c>
      default:
        ret = HAL_ERROR;
 80091b6:	2301      	movs	r3, #1
 80091b8:	76fb      	strb	r3, [r7, #27]
        break;
 80091ba:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80091bc:	697b      	ldr	r3, [r7, #20]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	f000 86cd 	beq.w	8009f5e <UART_SetConfig+0x131e>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	685a      	ldr	r2, [r3, #4]
 80091c8:	4613      	mov	r3, r2
 80091ca:	005b      	lsls	r3, r3, #1
 80091cc:	4413      	add	r3, r2
 80091ce:	697a      	ldr	r2, [r7, #20]
 80091d0:	429a      	cmp	r2, r3
 80091d2:	d305      	bcc.n	80091e0 <UART_SetConfig+0x5a0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	685b      	ldr	r3, [r3, #4]
 80091d8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80091da:	697a      	ldr	r2, [r7, #20]
 80091dc:	429a      	cmp	r2, r3
 80091de:	d903      	bls.n	80091e8 <UART_SetConfig+0x5a8>
      {
        ret = HAL_ERROR;
 80091e0:	2301      	movs	r3, #1
 80091e2:	76fb      	strb	r3, [r7, #27]
 80091e4:	f000 bebb 	b.w	8009f5e <UART_SetConfig+0x131e>
      }
      else
      {
        switch (clocksource)
 80091e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80091ec:	2b08      	cmp	r3, #8
 80091ee:	f200 828d 	bhi.w	800970c <UART_SetConfig+0xacc>
 80091f2:	a201      	add	r2, pc, #4	; (adr r2, 80091f8 <UART_SetConfig+0x5b8>)
 80091f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091f8:	0800921d 	.word	0x0800921d
 80091fc:	0800970d 	.word	0x0800970d
 8009200:	08009387 	.word	0x08009387
 8009204:	0800970d 	.word	0x0800970d
 8009208:	0800947d 	.word	0x0800947d
 800920c:	0800970d 	.word	0x0800970d
 8009210:	0800970d 	.word	0x0800970d
 8009214:	0800970d 	.word	0x0800970d
 8009218:	080095bb 	.word	0x080095bb
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 800921c:	f7fd f894 	bl	8006348 <HAL_RCC_GetPCLK1Freq>
 8009220:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	4618      	mov	r0, r3
 8009226:	f04f 0100 	mov.w	r1, #0
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800922e:	2b00      	cmp	r3, #0
 8009230:	d07d      	beq.n	800932e <UART_SetConfig+0x6ee>
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009236:	2b01      	cmp	r3, #1
 8009238:	d074      	beq.n	8009324 <UART_SetConfig+0x6e4>
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800923e:	2b02      	cmp	r3, #2
 8009240:	d06b      	beq.n	800931a <UART_SetConfig+0x6da>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009246:	2b03      	cmp	r3, #3
 8009248:	d062      	beq.n	8009310 <UART_SetConfig+0x6d0>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800924e:	2b04      	cmp	r3, #4
 8009250:	d059      	beq.n	8009306 <UART_SetConfig+0x6c6>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009256:	2b05      	cmp	r3, #5
 8009258:	d050      	beq.n	80092fc <UART_SetConfig+0x6bc>
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800925e:	2b06      	cmp	r3, #6
 8009260:	d047      	beq.n	80092f2 <UART_SetConfig+0x6b2>
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009266:	2b07      	cmp	r3, #7
 8009268:	d03e      	beq.n	80092e8 <UART_SetConfig+0x6a8>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800926e:	2b08      	cmp	r3, #8
 8009270:	d01f      	beq.n	80092b2 <UART_SetConfig+0x672>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009276:	2b09      	cmp	r3, #9
 8009278:	d016      	beq.n	80092a8 <UART_SetConfig+0x668>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800927e:	2b0a      	cmp	r3, #10
 8009280:	d00d      	beq.n	800929e <UART_SetConfig+0x65e>
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009286:	2b0b      	cmp	r3, #11
 8009288:	d104      	bne.n	8009294 <UART_SetConfig+0x654>
 800928a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800928e:	f04f 0400 	mov.w	r4, #0
 8009292:	e050      	b.n	8009336 <UART_SetConfig+0x6f6>
 8009294:	f04f 0301 	mov.w	r3, #1
 8009298:	f04f 0400 	mov.w	r4, #0
 800929c:	e04b      	b.n	8009336 <UART_SetConfig+0x6f6>
 800929e:	f04f 0380 	mov.w	r3, #128	; 0x80
 80092a2:	f04f 0400 	mov.w	r4, #0
 80092a6:	e046      	b.n	8009336 <UART_SetConfig+0x6f6>
 80092a8:	f04f 0340 	mov.w	r3, #64	; 0x40
 80092ac:	f04f 0400 	mov.w	r4, #0
 80092b0:	e041      	b.n	8009336 <UART_SetConfig+0x6f6>
 80092b2:	f04f 0320 	mov.w	r3, #32
 80092b6:	f04f 0400 	mov.w	r4, #0
 80092ba:	e03c      	b.n	8009336 <UART_SetConfig+0x6f6>
 80092bc:	00f42400 	.word	0x00f42400
 80092c0:	0001e848 	.word	0x0001e848
 80092c4:	0003d090 	.word	0x0003d090
 80092c8:	0007a120 	.word	0x0007a120
 80092cc:	000f4240 	.word	0x000f4240
 80092d0:	00145855 	.word	0x00145855
 80092d4:	00186a00 	.word	0x00186a00
 80092d8:	001e8480 	.word	0x001e8480
 80092dc:	0028b0aa 	.word	0x0028b0aa
 80092e0:	003d0900 	.word	0x003d0900
 80092e4:	007a1200 	.word	0x007a1200
 80092e8:	f04f 0310 	mov.w	r3, #16
 80092ec:	f04f 0400 	mov.w	r4, #0
 80092f0:	e021      	b.n	8009336 <UART_SetConfig+0x6f6>
 80092f2:	f04f 030c 	mov.w	r3, #12
 80092f6:	f04f 0400 	mov.w	r4, #0
 80092fa:	e01c      	b.n	8009336 <UART_SetConfig+0x6f6>
 80092fc:	f04f 030a 	mov.w	r3, #10
 8009300:	f04f 0400 	mov.w	r4, #0
 8009304:	e017      	b.n	8009336 <UART_SetConfig+0x6f6>
 8009306:	f04f 0308 	mov.w	r3, #8
 800930a:	f04f 0400 	mov.w	r4, #0
 800930e:	e012      	b.n	8009336 <UART_SetConfig+0x6f6>
 8009310:	f04f 0306 	mov.w	r3, #6
 8009314:	f04f 0400 	mov.w	r4, #0
 8009318:	e00d      	b.n	8009336 <UART_SetConfig+0x6f6>
 800931a:	f04f 0304 	mov.w	r3, #4
 800931e:	f04f 0400 	mov.w	r4, #0
 8009322:	e008      	b.n	8009336 <UART_SetConfig+0x6f6>
 8009324:	f04f 0302 	mov.w	r3, #2
 8009328:	f04f 0400 	mov.w	r4, #0
 800932c:	e003      	b.n	8009336 <UART_SetConfig+0x6f6>
 800932e:	f04f 0301 	mov.w	r3, #1
 8009332:	f04f 0400 	mov.w	r4, #0
 8009336:	461a      	mov	r2, r3
 8009338:	4623      	mov	r3, r4
 800933a:	f7f7 fc13 	bl	8000b64 <__aeabi_uldivmod>
 800933e:	4603      	mov	r3, r0
 8009340:	460c      	mov	r4, r1
 8009342:	4619      	mov	r1, r3
 8009344:	4622      	mov	r2, r4
 8009346:	f04f 0300 	mov.w	r3, #0
 800934a:	f04f 0400 	mov.w	r4, #0
 800934e:	0214      	lsls	r4, r2, #8
 8009350:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009354:	020b      	lsls	r3, r1, #8
 8009356:	687a      	ldr	r2, [r7, #4]
 8009358:	6852      	ldr	r2, [r2, #4]
 800935a:	0852      	lsrs	r2, r2, #1
 800935c:	4611      	mov	r1, r2
 800935e:	f04f 0200 	mov.w	r2, #0
 8009362:	eb13 0b01 	adds.w	fp, r3, r1
 8009366:	eb44 0c02 	adc.w	ip, r4, r2
 800936a:	4658      	mov	r0, fp
 800936c:	4661      	mov	r1, ip
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	685b      	ldr	r3, [r3, #4]
 8009372:	f04f 0400 	mov.w	r4, #0
 8009376:	461a      	mov	r2, r3
 8009378:	4623      	mov	r3, r4
 800937a:	f7f7 fbf3 	bl	8000b64 <__aeabi_uldivmod>
 800937e:	4603      	mov	r3, r0
 8009380:	460c      	mov	r4, r1
 8009382:	61fb      	str	r3, [r7, #28]
            break;
 8009384:	e1c5      	b.n	8009712 <UART_SetConfig+0xad2>
          case UART_CLOCKSOURCE_HSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800938a:	2b00      	cmp	r3, #0
 800938c:	d05b      	beq.n	8009446 <UART_SetConfig+0x806>
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009392:	2b01      	cmp	r3, #1
 8009394:	d053      	beq.n	800943e <UART_SetConfig+0x7fe>
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800939a:	2b02      	cmp	r3, #2
 800939c:	d04b      	beq.n	8009436 <UART_SetConfig+0x7f6>
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093a2:	2b03      	cmp	r3, #3
 80093a4:	d043      	beq.n	800942e <UART_SetConfig+0x7ee>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093aa:	2b04      	cmp	r3, #4
 80093ac:	d03b      	beq.n	8009426 <UART_SetConfig+0x7e6>
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093b2:	2b05      	cmp	r3, #5
 80093b4:	d033      	beq.n	800941e <UART_SetConfig+0x7de>
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ba:	2b06      	cmp	r3, #6
 80093bc:	d02b      	beq.n	8009416 <UART_SetConfig+0x7d6>
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093c2:	2b07      	cmp	r3, #7
 80093c4:	d023      	beq.n	800940e <UART_SetConfig+0x7ce>
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ca:	2b08      	cmp	r3, #8
 80093cc:	d01b      	beq.n	8009406 <UART_SetConfig+0x7c6>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093d2:	2b09      	cmp	r3, #9
 80093d4:	d013      	beq.n	80093fe <UART_SetConfig+0x7be>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093da:	2b0a      	cmp	r3, #10
 80093dc:	d00b      	beq.n	80093f6 <UART_SetConfig+0x7b6>
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093e2:	2b0b      	cmp	r3, #11
 80093e4:	d103      	bne.n	80093ee <UART_SetConfig+0x7ae>
 80093e6:	4bae      	ldr	r3, [pc, #696]	; (80096a0 <UART_SetConfig+0xa60>)
 80093e8:	f04f 0400 	mov.w	r4, #0
 80093ec:	e02e      	b.n	800944c <UART_SetConfig+0x80c>
 80093ee:	4bad      	ldr	r3, [pc, #692]	; (80096a4 <UART_SetConfig+0xa64>)
 80093f0:	f04f 0400 	mov.w	r4, #0
 80093f4:	e02a      	b.n	800944c <UART_SetConfig+0x80c>
 80093f6:	4bac      	ldr	r3, [pc, #688]	; (80096a8 <UART_SetConfig+0xa68>)
 80093f8:	f04f 0400 	mov.w	r4, #0
 80093fc:	e026      	b.n	800944c <UART_SetConfig+0x80c>
 80093fe:	4bab      	ldr	r3, [pc, #684]	; (80096ac <UART_SetConfig+0xa6c>)
 8009400:	f04f 0400 	mov.w	r4, #0
 8009404:	e022      	b.n	800944c <UART_SetConfig+0x80c>
 8009406:	4baa      	ldr	r3, [pc, #680]	; (80096b0 <UART_SetConfig+0xa70>)
 8009408:	f04f 0400 	mov.w	r4, #0
 800940c:	e01e      	b.n	800944c <UART_SetConfig+0x80c>
 800940e:	4ba9      	ldr	r3, [pc, #676]	; (80096b4 <UART_SetConfig+0xa74>)
 8009410:	f04f 0400 	mov.w	r4, #0
 8009414:	e01a      	b.n	800944c <UART_SetConfig+0x80c>
 8009416:	a49e      	add	r4, pc, #632	; (adr r4, 8009690 <UART_SetConfig+0xa50>)
 8009418:	e9d4 3400 	ldrd	r3, r4, [r4]
 800941c:	e016      	b.n	800944c <UART_SetConfig+0x80c>
 800941e:	4ba6      	ldr	r3, [pc, #664]	; (80096b8 <UART_SetConfig+0xa78>)
 8009420:	f04f 0400 	mov.w	r4, #0
 8009424:	e012      	b.n	800944c <UART_SetConfig+0x80c>
 8009426:	4ba5      	ldr	r3, [pc, #660]	; (80096bc <UART_SetConfig+0xa7c>)
 8009428:	f04f 0400 	mov.w	r4, #0
 800942c:	e00e      	b.n	800944c <UART_SetConfig+0x80c>
 800942e:	a49a      	add	r4, pc, #616	; (adr r4, 8009698 <UART_SetConfig+0xa58>)
 8009430:	e9d4 3400 	ldrd	r3, r4, [r4]
 8009434:	e00a      	b.n	800944c <UART_SetConfig+0x80c>
 8009436:	4ba2      	ldr	r3, [pc, #648]	; (80096c0 <UART_SetConfig+0xa80>)
 8009438:	f04f 0400 	mov.w	r4, #0
 800943c:	e006      	b.n	800944c <UART_SetConfig+0x80c>
 800943e:	4ba1      	ldr	r3, [pc, #644]	; (80096c4 <UART_SetConfig+0xa84>)
 8009440:	f04f 0400 	mov.w	r4, #0
 8009444:	e002      	b.n	800944c <UART_SetConfig+0x80c>
 8009446:	4b97      	ldr	r3, [pc, #604]	; (80096a4 <UART_SetConfig+0xa64>)
 8009448:	f04f 0400 	mov.w	r4, #0
 800944c:	687a      	ldr	r2, [r7, #4]
 800944e:	6852      	ldr	r2, [r2, #4]
 8009450:	0852      	lsrs	r2, r2, #1
 8009452:	4611      	mov	r1, r2
 8009454:	f04f 0200 	mov.w	r2, #0
 8009458:	eb13 0b01 	adds.w	fp, r3, r1
 800945c:	eb44 0c02 	adc.w	ip, r4, r2
 8009460:	4658      	mov	r0, fp
 8009462:	4661      	mov	r1, ip
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	f04f 0400 	mov.w	r4, #0
 800946c:	461a      	mov	r2, r3
 800946e:	4623      	mov	r3, r4
 8009470:	f7f7 fb78 	bl	8000b64 <__aeabi_uldivmod>
 8009474:	4603      	mov	r3, r0
 8009476:	460c      	mov	r4, r1
 8009478:	61fb      	str	r3, [r7, #28]
            break;
 800947a:	e14a      	b.n	8009712 <UART_SetConfig+0xad2>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 800947c:	f7fc fef6 	bl	800626c <HAL_RCC_GetSysClockFreq>
 8009480:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009482:	693b      	ldr	r3, [r7, #16]
 8009484:	4618      	mov	r0, r3
 8009486:	f04f 0100 	mov.w	r1, #0
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800948e:	2b00      	cmp	r3, #0
 8009490:	d067      	beq.n	8009562 <UART_SetConfig+0x922>
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009496:	2b01      	cmp	r3, #1
 8009498:	d05e      	beq.n	8009558 <UART_SetConfig+0x918>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800949e:	2b02      	cmp	r3, #2
 80094a0:	d055      	beq.n	800954e <UART_SetConfig+0x90e>
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094a6:	2b03      	cmp	r3, #3
 80094a8:	d04c      	beq.n	8009544 <UART_SetConfig+0x904>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094ae:	2b04      	cmp	r3, #4
 80094b0:	d043      	beq.n	800953a <UART_SetConfig+0x8fa>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094b6:	2b05      	cmp	r3, #5
 80094b8:	d03a      	beq.n	8009530 <UART_SetConfig+0x8f0>
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094be:	2b06      	cmp	r3, #6
 80094c0:	d031      	beq.n	8009526 <UART_SetConfig+0x8e6>
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094c6:	2b07      	cmp	r3, #7
 80094c8:	d028      	beq.n	800951c <UART_SetConfig+0x8dc>
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094ce:	2b08      	cmp	r3, #8
 80094d0:	d01f      	beq.n	8009512 <UART_SetConfig+0x8d2>
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094d6:	2b09      	cmp	r3, #9
 80094d8:	d016      	beq.n	8009508 <UART_SetConfig+0x8c8>
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094de:	2b0a      	cmp	r3, #10
 80094e0:	d00d      	beq.n	80094fe <UART_SetConfig+0x8be>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094e6:	2b0b      	cmp	r3, #11
 80094e8:	d104      	bne.n	80094f4 <UART_SetConfig+0x8b4>
 80094ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80094ee:	f04f 0400 	mov.w	r4, #0
 80094f2:	e03a      	b.n	800956a <UART_SetConfig+0x92a>
 80094f4:	f04f 0301 	mov.w	r3, #1
 80094f8:	f04f 0400 	mov.w	r4, #0
 80094fc:	e035      	b.n	800956a <UART_SetConfig+0x92a>
 80094fe:	f04f 0380 	mov.w	r3, #128	; 0x80
 8009502:	f04f 0400 	mov.w	r4, #0
 8009506:	e030      	b.n	800956a <UART_SetConfig+0x92a>
 8009508:	f04f 0340 	mov.w	r3, #64	; 0x40
 800950c:	f04f 0400 	mov.w	r4, #0
 8009510:	e02b      	b.n	800956a <UART_SetConfig+0x92a>
 8009512:	f04f 0320 	mov.w	r3, #32
 8009516:	f04f 0400 	mov.w	r4, #0
 800951a:	e026      	b.n	800956a <UART_SetConfig+0x92a>
 800951c:	f04f 0310 	mov.w	r3, #16
 8009520:	f04f 0400 	mov.w	r4, #0
 8009524:	e021      	b.n	800956a <UART_SetConfig+0x92a>
 8009526:	f04f 030c 	mov.w	r3, #12
 800952a:	f04f 0400 	mov.w	r4, #0
 800952e:	e01c      	b.n	800956a <UART_SetConfig+0x92a>
 8009530:	f04f 030a 	mov.w	r3, #10
 8009534:	f04f 0400 	mov.w	r4, #0
 8009538:	e017      	b.n	800956a <UART_SetConfig+0x92a>
 800953a:	f04f 0308 	mov.w	r3, #8
 800953e:	f04f 0400 	mov.w	r4, #0
 8009542:	e012      	b.n	800956a <UART_SetConfig+0x92a>
 8009544:	f04f 0306 	mov.w	r3, #6
 8009548:	f04f 0400 	mov.w	r4, #0
 800954c:	e00d      	b.n	800956a <UART_SetConfig+0x92a>
 800954e:	f04f 0304 	mov.w	r3, #4
 8009552:	f04f 0400 	mov.w	r4, #0
 8009556:	e008      	b.n	800956a <UART_SetConfig+0x92a>
 8009558:	f04f 0302 	mov.w	r3, #2
 800955c:	f04f 0400 	mov.w	r4, #0
 8009560:	e003      	b.n	800956a <UART_SetConfig+0x92a>
 8009562:	f04f 0301 	mov.w	r3, #1
 8009566:	f04f 0400 	mov.w	r4, #0
 800956a:	461a      	mov	r2, r3
 800956c:	4623      	mov	r3, r4
 800956e:	f7f7 faf9 	bl	8000b64 <__aeabi_uldivmod>
 8009572:	4603      	mov	r3, r0
 8009574:	460c      	mov	r4, r1
 8009576:	4619      	mov	r1, r3
 8009578:	4622      	mov	r2, r4
 800957a:	f04f 0300 	mov.w	r3, #0
 800957e:	f04f 0400 	mov.w	r4, #0
 8009582:	0214      	lsls	r4, r2, #8
 8009584:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009588:	020b      	lsls	r3, r1, #8
 800958a:	687a      	ldr	r2, [r7, #4]
 800958c:	6852      	ldr	r2, [r2, #4]
 800958e:	0852      	lsrs	r2, r2, #1
 8009590:	4611      	mov	r1, r2
 8009592:	f04f 0200 	mov.w	r2, #0
 8009596:	eb13 0b01 	adds.w	fp, r3, r1
 800959a:	eb44 0c02 	adc.w	ip, r4, r2
 800959e:	4658      	mov	r0, fp
 80095a0:	4661      	mov	r1, ip
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	685b      	ldr	r3, [r3, #4]
 80095a6:	f04f 0400 	mov.w	r4, #0
 80095aa:	461a      	mov	r2, r3
 80095ac:	4623      	mov	r3, r4
 80095ae:	f7f7 fad9 	bl	8000b64 <__aeabi_uldivmod>
 80095b2:	4603      	mov	r3, r0
 80095b4:	460c      	mov	r4, r1
 80095b6:	61fb      	str	r3, [r7, #28]
            break;
 80095b8:	e0ab      	b.n	8009712 <UART_SetConfig+0xad2>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095be:	2b00      	cmp	r3, #0
 80095c0:	f000 8088 	beq.w	80096d4 <UART_SetConfig+0xa94>
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095c8:	2b01      	cmp	r3, #1
 80095ca:	d05b      	beq.n	8009684 <UART_SetConfig+0xa44>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095d0:	2b02      	cmp	r3, #2
 80095d2:	d052      	beq.n	800967a <UART_SetConfig+0xa3a>
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095d8:	2b03      	cmp	r3, #3
 80095da:	d04a      	beq.n	8009672 <UART_SetConfig+0xa32>
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095e0:	2b04      	cmp	r3, #4
 80095e2:	d041      	beq.n	8009668 <UART_SetConfig+0xa28>
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095e8:	2b05      	cmp	r3, #5
 80095ea:	d039      	beq.n	8009660 <UART_SetConfig+0xa20>
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095f0:	2b06      	cmp	r3, #6
 80095f2:	d031      	beq.n	8009658 <UART_SetConfig+0xa18>
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095f8:	2b07      	cmp	r3, #7
 80095fa:	d028      	beq.n	800964e <UART_SetConfig+0xa0e>
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009600:	2b08      	cmp	r3, #8
 8009602:	d01f      	beq.n	8009644 <UART_SetConfig+0xa04>
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009608:	2b09      	cmp	r3, #9
 800960a:	d016      	beq.n	800963a <UART_SetConfig+0x9fa>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009610:	2b0a      	cmp	r3, #10
 8009612:	d00d      	beq.n	8009630 <UART_SetConfig+0x9f0>
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009618:	2b0b      	cmp	r3, #11
 800961a:	d104      	bne.n	8009626 <UART_SetConfig+0x9e6>
 800961c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009620:	f04f 0400 	mov.w	r4, #0
 8009624:	e05a      	b.n	80096dc <UART_SetConfig+0xa9c>
 8009626:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800962a:	f04f 0400 	mov.w	r4, #0
 800962e:	e055      	b.n	80096dc <UART_SetConfig+0xa9c>
 8009630:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009634:	f04f 0400 	mov.w	r4, #0
 8009638:	e050      	b.n	80096dc <UART_SetConfig+0xa9c>
 800963a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800963e:	f04f 0400 	mov.w	r4, #0
 8009642:	e04b      	b.n	80096dc <UART_SetConfig+0xa9c>
 8009644:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009648:	f04f 0400 	mov.w	r4, #0
 800964c:	e046      	b.n	80096dc <UART_SetConfig+0xa9c>
 800964e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009652:	f04f 0400 	mov.w	r4, #0
 8009656:	e041      	b.n	80096dc <UART_SetConfig+0xa9c>
 8009658:	4b1b      	ldr	r3, [pc, #108]	; (80096c8 <UART_SetConfig+0xa88>)
 800965a:	f04f 0400 	mov.w	r4, #0
 800965e:	e03d      	b.n	80096dc <UART_SetConfig+0xa9c>
 8009660:	4b1a      	ldr	r3, [pc, #104]	; (80096cc <UART_SetConfig+0xa8c>)
 8009662:	f04f 0400 	mov.w	r4, #0
 8009666:	e039      	b.n	80096dc <UART_SetConfig+0xa9c>
 8009668:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800966c:	f04f 0400 	mov.w	r4, #0
 8009670:	e034      	b.n	80096dc <UART_SetConfig+0xa9c>
 8009672:	4b17      	ldr	r3, [pc, #92]	; (80096d0 <UART_SetConfig+0xa90>)
 8009674:	f04f 0400 	mov.w	r4, #0
 8009678:	e030      	b.n	80096dc <UART_SetConfig+0xa9c>
 800967a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800967e:	f04f 0400 	mov.w	r4, #0
 8009682:	e02b      	b.n	80096dc <UART_SetConfig+0xa9c>
 8009684:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009688:	f04f 0400 	mov.w	r4, #0
 800968c:	e026      	b.n	80096dc <UART_SetConfig+0xa9c>
 800968e:	bf00      	nop
 8009690:	14585500 	.word	0x14585500
 8009694:	00000000 	.word	0x00000000
 8009698:	28b0aa00 	.word	0x28b0aa00
 800969c:	00000000 	.word	0x00000000
 80096a0:	00f42400 	.word	0x00f42400
 80096a4:	f4240000 	.word	0xf4240000
 80096a8:	01e84800 	.word	0x01e84800
 80096ac:	03d09000 	.word	0x03d09000
 80096b0:	07a12000 	.word	0x07a12000
 80096b4:	0f424000 	.word	0x0f424000
 80096b8:	186a0000 	.word	0x186a0000
 80096bc:	1e848000 	.word	0x1e848000
 80096c0:	3d090000 	.word	0x3d090000
 80096c4:	7a120000 	.word	0x7a120000
 80096c8:	000aaa00 	.word	0x000aaa00
 80096cc:	000ccc00 	.word	0x000ccc00
 80096d0:	00155500 	.word	0x00155500
 80096d4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80096d8:	f04f 0400 	mov.w	r4, #0
 80096dc:	687a      	ldr	r2, [r7, #4]
 80096de:	6852      	ldr	r2, [r2, #4]
 80096e0:	0852      	lsrs	r2, r2, #1
 80096e2:	4611      	mov	r1, r2
 80096e4:	f04f 0200 	mov.w	r2, #0
 80096e8:	eb13 0b01 	adds.w	fp, r3, r1
 80096ec:	eb44 0c02 	adc.w	ip, r4, r2
 80096f0:	4658      	mov	r0, fp
 80096f2:	4661      	mov	r1, ip
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	f04f 0400 	mov.w	r4, #0
 80096fc:	461a      	mov	r2, r3
 80096fe:	4623      	mov	r3, r4
 8009700:	f7f7 fa30 	bl	8000b64 <__aeabi_uldivmod>
 8009704:	4603      	mov	r3, r0
 8009706:	460c      	mov	r4, r1
 8009708:	61fb      	str	r3, [r7, #28]
            break;
 800970a:	e002      	b.n	8009712 <UART_SetConfig+0xad2>
          default:
            ret = HAL_ERROR;
 800970c:	2301      	movs	r3, #1
 800970e:	76fb      	strb	r3, [r7, #27]
            break;
 8009710:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009712:	69fb      	ldr	r3, [r7, #28]
 8009714:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009718:	d309      	bcc.n	800972e <UART_SetConfig+0xaee>
 800971a:	69fb      	ldr	r3, [r7, #28]
 800971c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009720:	d205      	bcs.n	800972e <UART_SetConfig+0xaee>
        {
          huart->Instance->BRR = usartdiv;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	69fa      	ldr	r2, [r7, #28]
 8009728:	60da      	str	r2, [r3, #12]
 800972a:	f000 bc18 	b.w	8009f5e <UART_SetConfig+0x131e>
        }
        else
        {
          ret = HAL_ERROR;
 800972e:	2301      	movs	r3, #1
 8009730:	76fb      	strb	r3, [r7, #27]
 8009732:	f000 bc14 	b.w	8009f5e <UART_SetConfig+0x131e>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	69db      	ldr	r3, [r3, #28]
 800973a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800973e:	f040 8204 	bne.w	8009b4a <UART_SetConfig+0xf0a>
  {
    switch (clocksource)
 8009742:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009746:	2b08      	cmp	r3, #8
 8009748:	f200 81df 	bhi.w	8009b0a <UART_SetConfig+0xeca>
 800974c:	a201      	add	r2, pc, #4	; (adr r2, 8009754 <UART_SetConfig+0xb14>)
 800974e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009752:	bf00      	nop
 8009754:	08009779 	.word	0x08009779
 8009758:	08009831 	.word	0x08009831
 800975c:	080098e9 	.word	0x080098e9
 8009760:	08009b0b 	.word	0x08009b0b
 8009764:	08009991 	.word	0x08009991
 8009768:	08009b0b 	.word	0x08009b0b
 800976c:	08009b0b 	.word	0x08009b0b
 8009770:	08009b0b 	.word	0x08009b0b
 8009774:	08009a49 	.word	0x08009a49
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009778:	f7fc fde6 	bl	8006348 <HAL_RCC_GetPCLK1Freq>
 800977c:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009782:	2b00      	cmp	r3, #0
 8009784:	d044      	beq.n	8009810 <UART_SetConfig+0xbd0>
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800978a:	2b01      	cmp	r3, #1
 800978c:	d03e      	beq.n	800980c <UART_SetConfig+0xbcc>
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009792:	2b02      	cmp	r3, #2
 8009794:	d038      	beq.n	8009808 <UART_SetConfig+0xbc8>
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800979a:	2b03      	cmp	r3, #3
 800979c:	d032      	beq.n	8009804 <UART_SetConfig+0xbc4>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097a2:	2b04      	cmp	r3, #4
 80097a4:	d02c      	beq.n	8009800 <UART_SetConfig+0xbc0>
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097aa:	2b05      	cmp	r3, #5
 80097ac:	d026      	beq.n	80097fc <UART_SetConfig+0xbbc>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097b2:	2b06      	cmp	r3, #6
 80097b4:	d020      	beq.n	80097f8 <UART_SetConfig+0xbb8>
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ba:	2b07      	cmp	r3, #7
 80097bc:	d01a      	beq.n	80097f4 <UART_SetConfig+0xbb4>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097c2:	2b08      	cmp	r3, #8
 80097c4:	d014      	beq.n	80097f0 <UART_SetConfig+0xbb0>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ca:	2b09      	cmp	r3, #9
 80097cc:	d00e      	beq.n	80097ec <UART_SetConfig+0xbac>
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097d2:	2b0a      	cmp	r3, #10
 80097d4:	d008      	beq.n	80097e8 <UART_SetConfig+0xba8>
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097da:	2b0b      	cmp	r3, #11
 80097dc:	d102      	bne.n	80097e4 <UART_SetConfig+0xba4>
 80097de:	f44f 7380 	mov.w	r3, #256	; 0x100
 80097e2:	e016      	b.n	8009812 <UART_SetConfig+0xbd2>
 80097e4:	2301      	movs	r3, #1
 80097e6:	e014      	b.n	8009812 <UART_SetConfig+0xbd2>
 80097e8:	2380      	movs	r3, #128	; 0x80
 80097ea:	e012      	b.n	8009812 <UART_SetConfig+0xbd2>
 80097ec:	2340      	movs	r3, #64	; 0x40
 80097ee:	e010      	b.n	8009812 <UART_SetConfig+0xbd2>
 80097f0:	2320      	movs	r3, #32
 80097f2:	e00e      	b.n	8009812 <UART_SetConfig+0xbd2>
 80097f4:	2310      	movs	r3, #16
 80097f6:	e00c      	b.n	8009812 <UART_SetConfig+0xbd2>
 80097f8:	230c      	movs	r3, #12
 80097fa:	e00a      	b.n	8009812 <UART_SetConfig+0xbd2>
 80097fc:	230a      	movs	r3, #10
 80097fe:	e008      	b.n	8009812 <UART_SetConfig+0xbd2>
 8009800:	2308      	movs	r3, #8
 8009802:	e006      	b.n	8009812 <UART_SetConfig+0xbd2>
 8009804:	2306      	movs	r3, #6
 8009806:	e004      	b.n	8009812 <UART_SetConfig+0xbd2>
 8009808:	2304      	movs	r3, #4
 800980a:	e002      	b.n	8009812 <UART_SetConfig+0xbd2>
 800980c:	2302      	movs	r3, #2
 800980e:	e000      	b.n	8009812 <UART_SetConfig+0xbd2>
 8009810:	2301      	movs	r3, #1
 8009812:	693a      	ldr	r2, [r7, #16]
 8009814:	fbb2 f3f3 	udiv	r3, r2, r3
 8009818:	005a      	lsls	r2, r3, #1
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	685b      	ldr	r3, [r3, #4]
 800981e:	085b      	lsrs	r3, r3, #1
 8009820:	441a      	add	r2, r3
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	685b      	ldr	r3, [r3, #4]
 8009826:	fbb2 f3f3 	udiv	r3, r2, r3
 800982a:	b29b      	uxth	r3, r3
 800982c:	61fb      	str	r3, [r7, #28]
        break;
 800982e:	e16f      	b.n	8009b10 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009830:	f7fc fda0 	bl	8006374 <HAL_RCC_GetPCLK2Freq>
 8009834:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800983a:	2b00      	cmp	r3, #0
 800983c:	d044      	beq.n	80098c8 <UART_SetConfig+0xc88>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009842:	2b01      	cmp	r3, #1
 8009844:	d03e      	beq.n	80098c4 <UART_SetConfig+0xc84>
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800984a:	2b02      	cmp	r3, #2
 800984c:	d038      	beq.n	80098c0 <UART_SetConfig+0xc80>
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009852:	2b03      	cmp	r3, #3
 8009854:	d032      	beq.n	80098bc <UART_SetConfig+0xc7c>
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800985a:	2b04      	cmp	r3, #4
 800985c:	d02c      	beq.n	80098b8 <UART_SetConfig+0xc78>
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009862:	2b05      	cmp	r3, #5
 8009864:	d026      	beq.n	80098b4 <UART_SetConfig+0xc74>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800986a:	2b06      	cmp	r3, #6
 800986c:	d020      	beq.n	80098b0 <UART_SetConfig+0xc70>
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009872:	2b07      	cmp	r3, #7
 8009874:	d01a      	beq.n	80098ac <UART_SetConfig+0xc6c>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800987a:	2b08      	cmp	r3, #8
 800987c:	d014      	beq.n	80098a8 <UART_SetConfig+0xc68>
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009882:	2b09      	cmp	r3, #9
 8009884:	d00e      	beq.n	80098a4 <UART_SetConfig+0xc64>
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800988a:	2b0a      	cmp	r3, #10
 800988c:	d008      	beq.n	80098a0 <UART_SetConfig+0xc60>
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009892:	2b0b      	cmp	r3, #11
 8009894:	d102      	bne.n	800989c <UART_SetConfig+0xc5c>
 8009896:	f44f 7380 	mov.w	r3, #256	; 0x100
 800989a:	e016      	b.n	80098ca <UART_SetConfig+0xc8a>
 800989c:	2301      	movs	r3, #1
 800989e:	e014      	b.n	80098ca <UART_SetConfig+0xc8a>
 80098a0:	2380      	movs	r3, #128	; 0x80
 80098a2:	e012      	b.n	80098ca <UART_SetConfig+0xc8a>
 80098a4:	2340      	movs	r3, #64	; 0x40
 80098a6:	e010      	b.n	80098ca <UART_SetConfig+0xc8a>
 80098a8:	2320      	movs	r3, #32
 80098aa:	e00e      	b.n	80098ca <UART_SetConfig+0xc8a>
 80098ac:	2310      	movs	r3, #16
 80098ae:	e00c      	b.n	80098ca <UART_SetConfig+0xc8a>
 80098b0:	230c      	movs	r3, #12
 80098b2:	e00a      	b.n	80098ca <UART_SetConfig+0xc8a>
 80098b4:	230a      	movs	r3, #10
 80098b6:	e008      	b.n	80098ca <UART_SetConfig+0xc8a>
 80098b8:	2308      	movs	r3, #8
 80098ba:	e006      	b.n	80098ca <UART_SetConfig+0xc8a>
 80098bc:	2306      	movs	r3, #6
 80098be:	e004      	b.n	80098ca <UART_SetConfig+0xc8a>
 80098c0:	2304      	movs	r3, #4
 80098c2:	e002      	b.n	80098ca <UART_SetConfig+0xc8a>
 80098c4:	2302      	movs	r3, #2
 80098c6:	e000      	b.n	80098ca <UART_SetConfig+0xc8a>
 80098c8:	2301      	movs	r3, #1
 80098ca:	693a      	ldr	r2, [r7, #16]
 80098cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80098d0:	005a      	lsls	r2, r3, #1
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	685b      	ldr	r3, [r3, #4]
 80098d6:	085b      	lsrs	r3, r3, #1
 80098d8:	441a      	add	r2, r3
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	685b      	ldr	r3, [r3, #4]
 80098de:	fbb2 f3f3 	udiv	r3, r2, r3
 80098e2:	b29b      	uxth	r3, r3
 80098e4:	61fb      	str	r3, [r7, #28]
        break;
 80098e6:	e113      	b.n	8009b10 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d043      	beq.n	8009978 <UART_SetConfig+0xd38>
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098f4:	2b01      	cmp	r3, #1
 80098f6:	d03d      	beq.n	8009974 <UART_SetConfig+0xd34>
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098fc:	2b02      	cmp	r3, #2
 80098fe:	d037      	beq.n	8009970 <UART_SetConfig+0xd30>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009904:	2b03      	cmp	r3, #3
 8009906:	d031      	beq.n	800996c <UART_SetConfig+0xd2c>
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800990c:	2b04      	cmp	r3, #4
 800990e:	d02b      	beq.n	8009968 <UART_SetConfig+0xd28>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009914:	2b05      	cmp	r3, #5
 8009916:	d025      	beq.n	8009964 <UART_SetConfig+0xd24>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800991c:	2b06      	cmp	r3, #6
 800991e:	d01f      	beq.n	8009960 <UART_SetConfig+0xd20>
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009924:	2b07      	cmp	r3, #7
 8009926:	d019      	beq.n	800995c <UART_SetConfig+0xd1c>
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800992c:	2b08      	cmp	r3, #8
 800992e:	d013      	beq.n	8009958 <UART_SetConfig+0xd18>
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009934:	2b09      	cmp	r3, #9
 8009936:	d00d      	beq.n	8009954 <UART_SetConfig+0xd14>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800993c:	2b0a      	cmp	r3, #10
 800993e:	d007      	beq.n	8009950 <UART_SetConfig+0xd10>
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009944:	2b0b      	cmp	r3, #11
 8009946:	d101      	bne.n	800994c <UART_SetConfig+0xd0c>
 8009948:	4b8d      	ldr	r3, [pc, #564]	; (8009b80 <UART_SetConfig+0xf40>)
 800994a:	e016      	b.n	800997a <UART_SetConfig+0xd3a>
 800994c:	4b8d      	ldr	r3, [pc, #564]	; (8009b84 <UART_SetConfig+0xf44>)
 800994e:	e014      	b.n	800997a <UART_SetConfig+0xd3a>
 8009950:	4b8d      	ldr	r3, [pc, #564]	; (8009b88 <UART_SetConfig+0xf48>)
 8009952:	e012      	b.n	800997a <UART_SetConfig+0xd3a>
 8009954:	4b8d      	ldr	r3, [pc, #564]	; (8009b8c <UART_SetConfig+0xf4c>)
 8009956:	e010      	b.n	800997a <UART_SetConfig+0xd3a>
 8009958:	4b8d      	ldr	r3, [pc, #564]	; (8009b90 <UART_SetConfig+0xf50>)
 800995a:	e00e      	b.n	800997a <UART_SetConfig+0xd3a>
 800995c:	4b8d      	ldr	r3, [pc, #564]	; (8009b94 <UART_SetConfig+0xf54>)
 800995e:	e00c      	b.n	800997a <UART_SetConfig+0xd3a>
 8009960:	4b8d      	ldr	r3, [pc, #564]	; (8009b98 <UART_SetConfig+0xf58>)
 8009962:	e00a      	b.n	800997a <UART_SetConfig+0xd3a>
 8009964:	4b8d      	ldr	r3, [pc, #564]	; (8009b9c <UART_SetConfig+0xf5c>)
 8009966:	e008      	b.n	800997a <UART_SetConfig+0xd3a>
 8009968:	4b8d      	ldr	r3, [pc, #564]	; (8009ba0 <UART_SetConfig+0xf60>)
 800996a:	e006      	b.n	800997a <UART_SetConfig+0xd3a>
 800996c:	4b8d      	ldr	r3, [pc, #564]	; (8009ba4 <UART_SetConfig+0xf64>)
 800996e:	e004      	b.n	800997a <UART_SetConfig+0xd3a>
 8009970:	4b8d      	ldr	r3, [pc, #564]	; (8009ba8 <UART_SetConfig+0xf68>)
 8009972:	e002      	b.n	800997a <UART_SetConfig+0xd3a>
 8009974:	4b8d      	ldr	r3, [pc, #564]	; (8009bac <UART_SetConfig+0xf6c>)
 8009976:	e000      	b.n	800997a <UART_SetConfig+0xd3a>
 8009978:	4b82      	ldr	r3, [pc, #520]	; (8009b84 <UART_SetConfig+0xf44>)
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	6852      	ldr	r2, [r2, #4]
 800997e:	0852      	lsrs	r2, r2, #1
 8009980:	441a      	add	r2, r3
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	fbb2 f3f3 	udiv	r3, r2, r3
 800998a:	b29b      	uxth	r3, r3
 800998c:	61fb      	str	r3, [r7, #28]
        break;
 800998e:	e0bf      	b.n	8009b10 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009990:	f7fc fc6c 	bl	800626c <HAL_RCC_GetSysClockFreq>
 8009994:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800999a:	2b00      	cmp	r3, #0
 800999c:	d044      	beq.n	8009a28 <UART_SetConfig+0xde8>
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099a2:	2b01      	cmp	r3, #1
 80099a4:	d03e      	beq.n	8009a24 <UART_SetConfig+0xde4>
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099aa:	2b02      	cmp	r3, #2
 80099ac:	d038      	beq.n	8009a20 <UART_SetConfig+0xde0>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099b2:	2b03      	cmp	r3, #3
 80099b4:	d032      	beq.n	8009a1c <UART_SetConfig+0xddc>
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099ba:	2b04      	cmp	r3, #4
 80099bc:	d02c      	beq.n	8009a18 <UART_SetConfig+0xdd8>
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099c2:	2b05      	cmp	r3, #5
 80099c4:	d026      	beq.n	8009a14 <UART_SetConfig+0xdd4>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099ca:	2b06      	cmp	r3, #6
 80099cc:	d020      	beq.n	8009a10 <UART_SetConfig+0xdd0>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099d2:	2b07      	cmp	r3, #7
 80099d4:	d01a      	beq.n	8009a0c <UART_SetConfig+0xdcc>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099da:	2b08      	cmp	r3, #8
 80099dc:	d014      	beq.n	8009a08 <UART_SetConfig+0xdc8>
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099e2:	2b09      	cmp	r3, #9
 80099e4:	d00e      	beq.n	8009a04 <UART_SetConfig+0xdc4>
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099ea:	2b0a      	cmp	r3, #10
 80099ec:	d008      	beq.n	8009a00 <UART_SetConfig+0xdc0>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099f2:	2b0b      	cmp	r3, #11
 80099f4:	d102      	bne.n	80099fc <UART_SetConfig+0xdbc>
 80099f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80099fa:	e016      	b.n	8009a2a <UART_SetConfig+0xdea>
 80099fc:	2301      	movs	r3, #1
 80099fe:	e014      	b.n	8009a2a <UART_SetConfig+0xdea>
 8009a00:	2380      	movs	r3, #128	; 0x80
 8009a02:	e012      	b.n	8009a2a <UART_SetConfig+0xdea>
 8009a04:	2340      	movs	r3, #64	; 0x40
 8009a06:	e010      	b.n	8009a2a <UART_SetConfig+0xdea>
 8009a08:	2320      	movs	r3, #32
 8009a0a:	e00e      	b.n	8009a2a <UART_SetConfig+0xdea>
 8009a0c:	2310      	movs	r3, #16
 8009a0e:	e00c      	b.n	8009a2a <UART_SetConfig+0xdea>
 8009a10:	230c      	movs	r3, #12
 8009a12:	e00a      	b.n	8009a2a <UART_SetConfig+0xdea>
 8009a14:	230a      	movs	r3, #10
 8009a16:	e008      	b.n	8009a2a <UART_SetConfig+0xdea>
 8009a18:	2308      	movs	r3, #8
 8009a1a:	e006      	b.n	8009a2a <UART_SetConfig+0xdea>
 8009a1c:	2306      	movs	r3, #6
 8009a1e:	e004      	b.n	8009a2a <UART_SetConfig+0xdea>
 8009a20:	2304      	movs	r3, #4
 8009a22:	e002      	b.n	8009a2a <UART_SetConfig+0xdea>
 8009a24:	2302      	movs	r3, #2
 8009a26:	e000      	b.n	8009a2a <UART_SetConfig+0xdea>
 8009a28:	2301      	movs	r3, #1
 8009a2a:	693a      	ldr	r2, [r7, #16]
 8009a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a30:	005a      	lsls	r2, r3, #1
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	685b      	ldr	r3, [r3, #4]
 8009a36:	085b      	lsrs	r3, r3, #1
 8009a38:	441a      	add	r2, r3
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	685b      	ldr	r3, [r3, #4]
 8009a3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a42:	b29b      	uxth	r3, r3
 8009a44:	61fb      	str	r3, [r7, #28]
        break;
 8009a46:	e063      	b.n	8009b10 <UART_SetConfig+0xed0>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d04f      	beq.n	8009af0 <UART_SetConfig+0xeb0>
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a54:	2b01      	cmp	r3, #1
 8009a56:	d048      	beq.n	8009aea <UART_SetConfig+0xeaa>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a5c:	2b02      	cmp	r3, #2
 8009a5e:	d041      	beq.n	8009ae4 <UART_SetConfig+0xea4>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a64:	2b03      	cmp	r3, #3
 8009a66:	d03a      	beq.n	8009ade <UART_SetConfig+0xe9e>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a6c:	2b04      	cmp	r3, #4
 8009a6e:	d033      	beq.n	8009ad8 <UART_SetConfig+0xe98>
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a74:	2b05      	cmp	r3, #5
 8009a76:	d02c      	beq.n	8009ad2 <UART_SetConfig+0xe92>
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a7c:	2b06      	cmp	r3, #6
 8009a7e:	d025      	beq.n	8009acc <UART_SetConfig+0xe8c>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a84:	2b07      	cmp	r3, #7
 8009a86:	d01e      	beq.n	8009ac6 <UART_SetConfig+0xe86>
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a8c:	2b08      	cmp	r3, #8
 8009a8e:	d017      	beq.n	8009ac0 <UART_SetConfig+0xe80>
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a94:	2b09      	cmp	r3, #9
 8009a96:	d010      	beq.n	8009aba <UART_SetConfig+0xe7a>
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a9c:	2b0a      	cmp	r3, #10
 8009a9e:	d009      	beq.n	8009ab4 <UART_SetConfig+0xe74>
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa4:	2b0b      	cmp	r3, #11
 8009aa6:	d102      	bne.n	8009aae <UART_SetConfig+0xe6e>
 8009aa8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009aac:	e022      	b.n	8009af4 <UART_SetConfig+0xeb4>
 8009aae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009ab2:	e01f      	b.n	8009af4 <UART_SetConfig+0xeb4>
 8009ab4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ab8:	e01c      	b.n	8009af4 <UART_SetConfig+0xeb4>
 8009aba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009abe:	e019      	b.n	8009af4 <UART_SetConfig+0xeb4>
 8009ac0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009ac4:	e016      	b.n	8009af4 <UART_SetConfig+0xeb4>
 8009ac6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009aca:	e013      	b.n	8009af4 <UART_SetConfig+0xeb4>
 8009acc:	f241 5354 	movw	r3, #5460	; 0x1554
 8009ad0:	e010      	b.n	8009af4 <UART_SetConfig+0xeb4>
 8009ad2:	f641 1398 	movw	r3, #6552	; 0x1998
 8009ad6:	e00d      	b.n	8009af4 <UART_SetConfig+0xeb4>
 8009ad8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009adc:	e00a      	b.n	8009af4 <UART_SetConfig+0xeb4>
 8009ade:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 8009ae2:	e007      	b.n	8009af4 <UART_SetConfig+0xeb4>
 8009ae4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009ae8:	e004      	b.n	8009af4 <UART_SetConfig+0xeb4>
 8009aea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009aee:	e001      	b.n	8009af4 <UART_SetConfig+0xeb4>
 8009af0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009af4:	687a      	ldr	r2, [r7, #4]
 8009af6:	6852      	ldr	r2, [r2, #4]
 8009af8:	0852      	lsrs	r2, r2, #1
 8009afa:	441a      	add	r2, r3
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b04:	b29b      	uxth	r3, r3
 8009b06:	61fb      	str	r3, [r7, #28]
        break;
 8009b08:	e002      	b.n	8009b10 <UART_SetConfig+0xed0>
      default:
        ret = HAL_ERROR;
 8009b0a:	2301      	movs	r3, #1
 8009b0c:	76fb      	strb	r3, [r7, #27]
        break;
 8009b0e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009b10:	69fb      	ldr	r3, [r7, #28]
 8009b12:	2b0f      	cmp	r3, #15
 8009b14:	d916      	bls.n	8009b44 <UART_SetConfig+0xf04>
 8009b16:	69fb      	ldr	r3, [r7, #28]
 8009b18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009b1c:	d212      	bcs.n	8009b44 <UART_SetConfig+0xf04>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009b1e:	69fb      	ldr	r3, [r7, #28]
 8009b20:	b29b      	uxth	r3, r3
 8009b22:	f023 030f 	bic.w	r3, r3, #15
 8009b26:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009b28:	69fb      	ldr	r3, [r7, #28]
 8009b2a:	085b      	lsrs	r3, r3, #1
 8009b2c:	b29b      	uxth	r3, r3
 8009b2e:	f003 0307 	and.w	r3, r3, #7
 8009b32:	b29a      	uxth	r2, r3
 8009b34:	89fb      	ldrh	r3, [r7, #14]
 8009b36:	4313      	orrs	r3, r2
 8009b38:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	89fa      	ldrh	r2, [r7, #14]
 8009b40:	60da      	str	r2, [r3, #12]
 8009b42:	e20c      	b.n	8009f5e <UART_SetConfig+0x131e>
    }
    else
    {
      ret = HAL_ERROR;
 8009b44:	2301      	movs	r3, #1
 8009b46:	76fb      	strb	r3, [r7, #27]
 8009b48:	e209      	b.n	8009f5e <UART_SetConfig+0x131e>
    }
  }
  else
  {
    switch (clocksource)
 8009b4a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009b4e:	2b08      	cmp	r3, #8
 8009b50:	f200 81f4 	bhi.w	8009f3c <UART_SetConfig+0x12fc>
 8009b54:	a201      	add	r2, pc, #4	; (adr r2, 8009b5c <UART_SetConfig+0xf1c>)
 8009b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b5a:	bf00      	nop
 8009b5c:	08009bb1 	.word	0x08009bb1
 8009b60:	08009c67 	.word	0x08009c67
 8009b64:	08009d1d 	.word	0x08009d1d
 8009b68:	08009f3d 	.word	0x08009f3d
 8009b6c:	08009dc7 	.word	0x08009dc7
 8009b70:	08009f3d 	.word	0x08009f3d
 8009b74:	08009f3d 	.word	0x08009f3d
 8009b78:	08009f3d 	.word	0x08009f3d
 8009b7c:	08009e7d 	.word	0x08009e7d
 8009b80:	0001e848 	.word	0x0001e848
 8009b84:	01e84800 	.word	0x01e84800
 8009b88:	0003d090 	.word	0x0003d090
 8009b8c:	0007a120 	.word	0x0007a120
 8009b90:	000f4240 	.word	0x000f4240
 8009b94:	001e8480 	.word	0x001e8480
 8009b98:	0028b0aa 	.word	0x0028b0aa
 8009b9c:	0030d400 	.word	0x0030d400
 8009ba0:	003d0900 	.word	0x003d0900
 8009ba4:	00516154 	.word	0x00516154
 8009ba8:	007a1200 	.word	0x007a1200
 8009bac:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009bb0:	f7fc fbca 	bl	8006348 <HAL_RCC_GetPCLK1Freq>
 8009bb4:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d044      	beq.n	8009c48 <UART_SetConfig+0x1008>
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bc2:	2b01      	cmp	r3, #1
 8009bc4:	d03e      	beq.n	8009c44 <UART_SetConfig+0x1004>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bca:	2b02      	cmp	r3, #2
 8009bcc:	d038      	beq.n	8009c40 <UART_SetConfig+0x1000>
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bd2:	2b03      	cmp	r3, #3
 8009bd4:	d032      	beq.n	8009c3c <UART_SetConfig+0xffc>
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bda:	2b04      	cmp	r3, #4
 8009bdc:	d02c      	beq.n	8009c38 <UART_SetConfig+0xff8>
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009be2:	2b05      	cmp	r3, #5
 8009be4:	d026      	beq.n	8009c34 <UART_SetConfig+0xff4>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bea:	2b06      	cmp	r3, #6
 8009bec:	d020      	beq.n	8009c30 <UART_SetConfig+0xff0>
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bf2:	2b07      	cmp	r3, #7
 8009bf4:	d01a      	beq.n	8009c2c <UART_SetConfig+0xfec>
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bfa:	2b08      	cmp	r3, #8
 8009bfc:	d014      	beq.n	8009c28 <UART_SetConfig+0xfe8>
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c02:	2b09      	cmp	r3, #9
 8009c04:	d00e      	beq.n	8009c24 <UART_SetConfig+0xfe4>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c0a:	2b0a      	cmp	r3, #10
 8009c0c:	d008      	beq.n	8009c20 <UART_SetConfig+0xfe0>
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c12:	2b0b      	cmp	r3, #11
 8009c14:	d102      	bne.n	8009c1c <UART_SetConfig+0xfdc>
 8009c16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009c1a:	e016      	b.n	8009c4a <UART_SetConfig+0x100a>
 8009c1c:	2301      	movs	r3, #1
 8009c1e:	e014      	b.n	8009c4a <UART_SetConfig+0x100a>
 8009c20:	2380      	movs	r3, #128	; 0x80
 8009c22:	e012      	b.n	8009c4a <UART_SetConfig+0x100a>
 8009c24:	2340      	movs	r3, #64	; 0x40
 8009c26:	e010      	b.n	8009c4a <UART_SetConfig+0x100a>
 8009c28:	2320      	movs	r3, #32
 8009c2a:	e00e      	b.n	8009c4a <UART_SetConfig+0x100a>
 8009c2c:	2310      	movs	r3, #16
 8009c2e:	e00c      	b.n	8009c4a <UART_SetConfig+0x100a>
 8009c30:	230c      	movs	r3, #12
 8009c32:	e00a      	b.n	8009c4a <UART_SetConfig+0x100a>
 8009c34:	230a      	movs	r3, #10
 8009c36:	e008      	b.n	8009c4a <UART_SetConfig+0x100a>
 8009c38:	2308      	movs	r3, #8
 8009c3a:	e006      	b.n	8009c4a <UART_SetConfig+0x100a>
 8009c3c:	2306      	movs	r3, #6
 8009c3e:	e004      	b.n	8009c4a <UART_SetConfig+0x100a>
 8009c40:	2304      	movs	r3, #4
 8009c42:	e002      	b.n	8009c4a <UART_SetConfig+0x100a>
 8009c44:	2302      	movs	r3, #2
 8009c46:	e000      	b.n	8009c4a <UART_SetConfig+0x100a>
 8009c48:	2301      	movs	r3, #1
 8009c4a:	693a      	ldr	r2, [r7, #16]
 8009c4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	685b      	ldr	r3, [r3, #4]
 8009c54:	085b      	lsrs	r3, r3, #1
 8009c56:	441a      	add	r2, r3
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	685b      	ldr	r3, [r3, #4]
 8009c5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009c60:	b29b      	uxth	r3, r3
 8009c62:	61fb      	str	r3, [r7, #28]
        break;
 8009c64:	e16d      	b.n	8009f42 <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009c66:	f7fc fb85 	bl	8006374 <HAL_RCC_GetPCLK2Freq>
 8009c6a:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d044      	beq.n	8009cfe <UART_SetConfig+0x10be>
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c78:	2b01      	cmp	r3, #1
 8009c7a:	d03e      	beq.n	8009cfa <UART_SetConfig+0x10ba>
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c80:	2b02      	cmp	r3, #2
 8009c82:	d038      	beq.n	8009cf6 <UART_SetConfig+0x10b6>
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c88:	2b03      	cmp	r3, #3
 8009c8a:	d032      	beq.n	8009cf2 <UART_SetConfig+0x10b2>
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c90:	2b04      	cmp	r3, #4
 8009c92:	d02c      	beq.n	8009cee <UART_SetConfig+0x10ae>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c98:	2b05      	cmp	r3, #5
 8009c9a:	d026      	beq.n	8009cea <UART_SetConfig+0x10aa>
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ca0:	2b06      	cmp	r3, #6
 8009ca2:	d020      	beq.n	8009ce6 <UART_SetConfig+0x10a6>
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ca8:	2b07      	cmp	r3, #7
 8009caa:	d01a      	beq.n	8009ce2 <UART_SetConfig+0x10a2>
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cb0:	2b08      	cmp	r3, #8
 8009cb2:	d014      	beq.n	8009cde <UART_SetConfig+0x109e>
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cb8:	2b09      	cmp	r3, #9
 8009cba:	d00e      	beq.n	8009cda <UART_SetConfig+0x109a>
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cc0:	2b0a      	cmp	r3, #10
 8009cc2:	d008      	beq.n	8009cd6 <UART_SetConfig+0x1096>
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cc8:	2b0b      	cmp	r3, #11
 8009cca:	d102      	bne.n	8009cd2 <UART_SetConfig+0x1092>
 8009ccc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009cd0:	e016      	b.n	8009d00 <UART_SetConfig+0x10c0>
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	e014      	b.n	8009d00 <UART_SetConfig+0x10c0>
 8009cd6:	2380      	movs	r3, #128	; 0x80
 8009cd8:	e012      	b.n	8009d00 <UART_SetConfig+0x10c0>
 8009cda:	2340      	movs	r3, #64	; 0x40
 8009cdc:	e010      	b.n	8009d00 <UART_SetConfig+0x10c0>
 8009cde:	2320      	movs	r3, #32
 8009ce0:	e00e      	b.n	8009d00 <UART_SetConfig+0x10c0>
 8009ce2:	2310      	movs	r3, #16
 8009ce4:	e00c      	b.n	8009d00 <UART_SetConfig+0x10c0>
 8009ce6:	230c      	movs	r3, #12
 8009ce8:	e00a      	b.n	8009d00 <UART_SetConfig+0x10c0>
 8009cea:	230a      	movs	r3, #10
 8009cec:	e008      	b.n	8009d00 <UART_SetConfig+0x10c0>
 8009cee:	2308      	movs	r3, #8
 8009cf0:	e006      	b.n	8009d00 <UART_SetConfig+0x10c0>
 8009cf2:	2306      	movs	r3, #6
 8009cf4:	e004      	b.n	8009d00 <UART_SetConfig+0x10c0>
 8009cf6:	2304      	movs	r3, #4
 8009cf8:	e002      	b.n	8009d00 <UART_SetConfig+0x10c0>
 8009cfa:	2302      	movs	r3, #2
 8009cfc:	e000      	b.n	8009d00 <UART_SetConfig+0x10c0>
 8009cfe:	2301      	movs	r3, #1
 8009d00:	693a      	ldr	r2, [r7, #16]
 8009d02:	fbb2 f2f3 	udiv	r2, r2, r3
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	685b      	ldr	r3, [r3, #4]
 8009d0a:	085b      	lsrs	r3, r3, #1
 8009d0c:	441a      	add	r2, r3
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	685b      	ldr	r3, [r3, #4]
 8009d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d16:	b29b      	uxth	r3, r3
 8009d18:	61fb      	str	r3, [r7, #28]
        break;
 8009d1a:	e112      	b.n	8009f42 <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d044      	beq.n	8009dae <UART_SetConfig+0x116e>
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d28:	2b01      	cmp	r3, #1
 8009d2a:	d03e      	beq.n	8009daa <UART_SetConfig+0x116a>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d30:	2b02      	cmp	r3, #2
 8009d32:	d038      	beq.n	8009da6 <UART_SetConfig+0x1166>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d38:	2b03      	cmp	r3, #3
 8009d3a:	d032      	beq.n	8009da2 <UART_SetConfig+0x1162>
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d40:	2b04      	cmp	r3, #4
 8009d42:	d02c      	beq.n	8009d9e <UART_SetConfig+0x115e>
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d48:	2b05      	cmp	r3, #5
 8009d4a:	d026      	beq.n	8009d9a <UART_SetConfig+0x115a>
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d50:	2b06      	cmp	r3, #6
 8009d52:	d020      	beq.n	8009d96 <UART_SetConfig+0x1156>
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d58:	2b07      	cmp	r3, #7
 8009d5a:	d01a      	beq.n	8009d92 <UART_SetConfig+0x1152>
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d60:	2b08      	cmp	r3, #8
 8009d62:	d014      	beq.n	8009d8e <UART_SetConfig+0x114e>
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d68:	2b09      	cmp	r3, #9
 8009d6a:	d00e      	beq.n	8009d8a <UART_SetConfig+0x114a>
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d70:	2b0a      	cmp	r3, #10
 8009d72:	d008      	beq.n	8009d86 <UART_SetConfig+0x1146>
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d78:	2b0b      	cmp	r3, #11
 8009d7a:	d102      	bne.n	8009d82 <UART_SetConfig+0x1142>
 8009d7c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8009d80:	e016      	b.n	8009db0 <UART_SetConfig+0x1170>
 8009d82:	4b81      	ldr	r3, [pc, #516]	; (8009f88 <UART_SetConfig+0x1348>)
 8009d84:	e014      	b.n	8009db0 <UART_SetConfig+0x1170>
 8009d86:	4b81      	ldr	r3, [pc, #516]	; (8009f8c <UART_SetConfig+0x134c>)
 8009d88:	e012      	b.n	8009db0 <UART_SetConfig+0x1170>
 8009d8a:	4b81      	ldr	r3, [pc, #516]	; (8009f90 <UART_SetConfig+0x1350>)
 8009d8c:	e010      	b.n	8009db0 <UART_SetConfig+0x1170>
 8009d8e:	4b81      	ldr	r3, [pc, #516]	; (8009f94 <UART_SetConfig+0x1354>)
 8009d90:	e00e      	b.n	8009db0 <UART_SetConfig+0x1170>
 8009d92:	4b81      	ldr	r3, [pc, #516]	; (8009f98 <UART_SetConfig+0x1358>)
 8009d94:	e00c      	b.n	8009db0 <UART_SetConfig+0x1170>
 8009d96:	4b81      	ldr	r3, [pc, #516]	; (8009f9c <UART_SetConfig+0x135c>)
 8009d98:	e00a      	b.n	8009db0 <UART_SetConfig+0x1170>
 8009d9a:	4b81      	ldr	r3, [pc, #516]	; (8009fa0 <UART_SetConfig+0x1360>)
 8009d9c:	e008      	b.n	8009db0 <UART_SetConfig+0x1170>
 8009d9e:	4b81      	ldr	r3, [pc, #516]	; (8009fa4 <UART_SetConfig+0x1364>)
 8009da0:	e006      	b.n	8009db0 <UART_SetConfig+0x1170>
 8009da2:	4b81      	ldr	r3, [pc, #516]	; (8009fa8 <UART_SetConfig+0x1368>)
 8009da4:	e004      	b.n	8009db0 <UART_SetConfig+0x1170>
 8009da6:	4b81      	ldr	r3, [pc, #516]	; (8009fac <UART_SetConfig+0x136c>)
 8009da8:	e002      	b.n	8009db0 <UART_SetConfig+0x1170>
 8009daa:	4b81      	ldr	r3, [pc, #516]	; (8009fb0 <UART_SetConfig+0x1370>)
 8009dac:	e000      	b.n	8009db0 <UART_SetConfig+0x1170>
 8009dae:	4b76      	ldr	r3, [pc, #472]	; (8009f88 <UART_SetConfig+0x1348>)
 8009db0:	687a      	ldr	r2, [r7, #4]
 8009db2:	6852      	ldr	r2, [r2, #4]
 8009db4:	0852      	lsrs	r2, r2, #1
 8009db6:	441a      	add	r2, r3
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	685b      	ldr	r3, [r3, #4]
 8009dbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dc0:	b29b      	uxth	r3, r3
 8009dc2:	61fb      	str	r3, [r7, #28]
        break;
 8009dc4:	e0bd      	b.n	8009f42 <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009dc6:	f7fc fa51 	bl	800626c <HAL_RCC_GetSysClockFreq>
 8009dca:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d044      	beq.n	8009e5e <UART_SetConfig+0x121e>
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dd8:	2b01      	cmp	r3, #1
 8009dda:	d03e      	beq.n	8009e5a <UART_SetConfig+0x121a>
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009de0:	2b02      	cmp	r3, #2
 8009de2:	d038      	beq.n	8009e56 <UART_SetConfig+0x1216>
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009de8:	2b03      	cmp	r3, #3
 8009dea:	d032      	beq.n	8009e52 <UART_SetConfig+0x1212>
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009df0:	2b04      	cmp	r3, #4
 8009df2:	d02c      	beq.n	8009e4e <UART_SetConfig+0x120e>
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009df8:	2b05      	cmp	r3, #5
 8009dfa:	d026      	beq.n	8009e4a <UART_SetConfig+0x120a>
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e00:	2b06      	cmp	r3, #6
 8009e02:	d020      	beq.n	8009e46 <UART_SetConfig+0x1206>
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e08:	2b07      	cmp	r3, #7
 8009e0a:	d01a      	beq.n	8009e42 <UART_SetConfig+0x1202>
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e10:	2b08      	cmp	r3, #8
 8009e12:	d014      	beq.n	8009e3e <UART_SetConfig+0x11fe>
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e18:	2b09      	cmp	r3, #9
 8009e1a:	d00e      	beq.n	8009e3a <UART_SetConfig+0x11fa>
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e20:	2b0a      	cmp	r3, #10
 8009e22:	d008      	beq.n	8009e36 <UART_SetConfig+0x11f6>
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e28:	2b0b      	cmp	r3, #11
 8009e2a:	d102      	bne.n	8009e32 <UART_SetConfig+0x11f2>
 8009e2c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009e30:	e016      	b.n	8009e60 <UART_SetConfig+0x1220>
 8009e32:	2301      	movs	r3, #1
 8009e34:	e014      	b.n	8009e60 <UART_SetConfig+0x1220>
 8009e36:	2380      	movs	r3, #128	; 0x80
 8009e38:	e012      	b.n	8009e60 <UART_SetConfig+0x1220>
 8009e3a:	2340      	movs	r3, #64	; 0x40
 8009e3c:	e010      	b.n	8009e60 <UART_SetConfig+0x1220>
 8009e3e:	2320      	movs	r3, #32
 8009e40:	e00e      	b.n	8009e60 <UART_SetConfig+0x1220>
 8009e42:	2310      	movs	r3, #16
 8009e44:	e00c      	b.n	8009e60 <UART_SetConfig+0x1220>
 8009e46:	230c      	movs	r3, #12
 8009e48:	e00a      	b.n	8009e60 <UART_SetConfig+0x1220>
 8009e4a:	230a      	movs	r3, #10
 8009e4c:	e008      	b.n	8009e60 <UART_SetConfig+0x1220>
 8009e4e:	2308      	movs	r3, #8
 8009e50:	e006      	b.n	8009e60 <UART_SetConfig+0x1220>
 8009e52:	2306      	movs	r3, #6
 8009e54:	e004      	b.n	8009e60 <UART_SetConfig+0x1220>
 8009e56:	2304      	movs	r3, #4
 8009e58:	e002      	b.n	8009e60 <UART_SetConfig+0x1220>
 8009e5a:	2302      	movs	r3, #2
 8009e5c:	e000      	b.n	8009e60 <UART_SetConfig+0x1220>
 8009e5e:	2301      	movs	r3, #1
 8009e60:	693a      	ldr	r2, [r7, #16]
 8009e62:	fbb2 f2f3 	udiv	r2, r2, r3
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	685b      	ldr	r3, [r3, #4]
 8009e6a:	085b      	lsrs	r3, r3, #1
 8009e6c:	441a      	add	r2, r3
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	685b      	ldr	r3, [r3, #4]
 8009e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e76:	b29b      	uxth	r3, r3
 8009e78:	61fb      	str	r3, [r7, #28]
        break;
 8009e7a:	e062      	b.n	8009f42 <UART_SetConfig+0x1302>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d04e      	beq.n	8009f22 <UART_SetConfig+0x12e2>
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e88:	2b01      	cmp	r3, #1
 8009e8a:	d047      	beq.n	8009f1c <UART_SetConfig+0x12dc>
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e90:	2b02      	cmp	r3, #2
 8009e92:	d040      	beq.n	8009f16 <UART_SetConfig+0x12d6>
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e98:	2b03      	cmp	r3, #3
 8009e9a:	d039      	beq.n	8009f10 <UART_SetConfig+0x12d0>
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ea0:	2b04      	cmp	r3, #4
 8009ea2:	d032      	beq.n	8009f0a <UART_SetConfig+0x12ca>
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ea8:	2b05      	cmp	r3, #5
 8009eaa:	d02b      	beq.n	8009f04 <UART_SetConfig+0x12c4>
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eb0:	2b06      	cmp	r3, #6
 8009eb2:	d024      	beq.n	8009efe <UART_SetConfig+0x12be>
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009eb8:	2b07      	cmp	r3, #7
 8009eba:	d01d      	beq.n	8009ef8 <UART_SetConfig+0x12b8>
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ec0:	2b08      	cmp	r3, #8
 8009ec2:	d016      	beq.n	8009ef2 <UART_SetConfig+0x12b2>
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ec8:	2b09      	cmp	r3, #9
 8009eca:	d00f      	beq.n	8009eec <UART_SetConfig+0x12ac>
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ed0:	2b0a      	cmp	r3, #10
 8009ed2:	d008      	beq.n	8009ee6 <UART_SetConfig+0x12a6>
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ed8:	2b0b      	cmp	r3, #11
 8009eda:	d101      	bne.n	8009ee0 <UART_SetConfig+0x12a0>
 8009edc:	2380      	movs	r3, #128	; 0x80
 8009ede:	e022      	b.n	8009f26 <UART_SetConfig+0x12e6>
 8009ee0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009ee4:	e01f      	b.n	8009f26 <UART_SetConfig+0x12e6>
 8009ee6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009eea:	e01c      	b.n	8009f26 <UART_SetConfig+0x12e6>
 8009eec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ef0:	e019      	b.n	8009f26 <UART_SetConfig+0x12e6>
 8009ef2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ef6:	e016      	b.n	8009f26 <UART_SetConfig+0x12e6>
 8009ef8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009efc:	e013      	b.n	8009f26 <UART_SetConfig+0x12e6>
 8009efe:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8009f02:	e010      	b.n	8009f26 <UART_SetConfig+0x12e6>
 8009f04:	f640 43cc 	movw	r3, #3276	; 0xccc
 8009f08:	e00d      	b.n	8009f26 <UART_SetConfig+0x12e6>
 8009f0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009f0e:	e00a      	b.n	8009f26 <UART_SetConfig+0x12e6>
 8009f10:	f241 5355 	movw	r3, #5461	; 0x1555
 8009f14:	e007      	b.n	8009f26 <UART_SetConfig+0x12e6>
 8009f16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009f1a:	e004      	b.n	8009f26 <UART_SetConfig+0x12e6>
 8009f1c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009f20:	e001      	b.n	8009f26 <UART_SetConfig+0x12e6>
 8009f22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009f26:	687a      	ldr	r2, [r7, #4]
 8009f28:	6852      	ldr	r2, [r2, #4]
 8009f2a:	0852      	lsrs	r2, r2, #1
 8009f2c:	441a      	add	r2, r3
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	685b      	ldr	r3, [r3, #4]
 8009f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f36:	b29b      	uxth	r3, r3
 8009f38:	61fb      	str	r3, [r7, #28]
        break;
 8009f3a:	e002      	b.n	8009f42 <UART_SetConfig+0x1302>
      default:
        ret = HAL_ERROR;
 8009f3c:	2301      	movs	r3, #1
 8009f3e:	76fb      	strb	r3, [r7, #27]
        break;
 8009f40:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f42:	69fb      	ldr	r3, [r7, #28]
 8009f44:	2b0f      	cmp	r3, #15
 8009f46:	d908      	bls.n	8009f5a <UART_SetConfig+0x131a>
 8009f48:	69fb      	ldr	r3, [r7, #28]
 8009f4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f4e:	d204      	bcs.n	8009f5a <UART_SetConfig+0x131a>
    {
      huart->Instance->BRR = usartdiv;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	69fa      	ldr	r2, [r7, #28]
 8009f56:	60da      	str	r2, [r3, #12]
 8009f58:	e001      	b.n	8009f5e <UART_SetConfig+0x131e>
    }
    else
    {
      ret = HAL_ERROR;
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	76fb      	strb	r3, [r7, #27]
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2201      	movs	r2, #1
 8009f62:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	2201      	movs	r2, #1
 8009f6a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2200      	movs	r2, #0
 8009f72:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2200      	movs	r2, #0
 8009f78:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8009f7a:	7efb      	ldrb	r3, [r7, #27]
}
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	3728      	adds	r7, #40	; 0x28
 8009f80:	46bd      	mov	sp, r7
 8009f82:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8009f86:	bf00      	nop
 8009f88:	00f42400 	.word	0x00f42400
 8009f8c:	0001e848 	.word	0x0001e848
 8009f90:	0003d090 	.word	0x0003d090
 8009f94:	0007a120 	.word	0x0007a120
 8009f98:	000f4240 	.word	0x000f4240
 8009f9c:	00145855 	.word	0x00145855
 8009fa0:	00186a00 	.word	0x00186a00
 8009fa4:	001e8480 	.word	0x001e8480
 8009fa8:	0028b0aa 	.word	0x0028b0aa
 8009fac:	003d0900 	.word	0x003d0900
 8009fb0:	007a1200 	.word	0x007a1200

08009fb4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009fb4:	b480      	push	{r7}
 8009fb6:	b083      	sub	sp, #12
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fc0:	f003 0301 	and.w	r3, r3, #1
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d00a      	beq.n	8009fde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	685b      	ldr	r3, [r3, #4]
 8009fce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	430a      	orrs	r2, r1
 8009fdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fe2:	f003 0302 	and.w	r3, r3, #2
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d00a      	beq.n	800a000 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	685b      	ldr	r3, [r3, #4]
 8009ff0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	430a      	orrs	r2, r1
 8009ffe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a004:	f003 0304 	and.w	r3, r3, #4
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d00a      	beq.n	800a022 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	685b      	ldr	r3, [r3, #4]
 800a012:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	430a      	orrs	r2, r1
 800a020:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a026:	f003 0308 	and.w	r3, r3, #8
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d00a      	beq.n	800a044 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	685b      	ldr	r3, [r3, #4]
 800a034:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	430a      	orrs	r2, r1
 800a042:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a048:	f003 0310 	and.w	r3, r3, #16
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d00a      	beq.n	800a066 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	689b      	ldr	r3, [r3, #8]
 800a056:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	430a      	orrs	r2, r1
 800a064:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a06a:	f003 0320 	and.w	r3, r3, #32
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d00a      	beq.n	800a088 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	689b      	ldr	r3, [r3, #8]
 800a078:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	430a      	orrs	r2, r1
 800a086:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a08c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a090:	2b00      	cmp	r3, #0
 800a092:	d01a      	beq.n	800a0ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	685b      	ldr	r3, [r3, #4]
 800a09a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	430a      	orrs	r2, r1
 800a0a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a0ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a0b2:	d10a      	bne.n	800a0ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	685b      	ldr	r3, [r3, #4]
 800a0ba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	430a      	orrs	r2, r1
 800a0c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d00a      	beq.n	800a0ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	685b      	ldr	r3, [r3, #4]
 800a0dc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	430a      	orrs	r2, r1
 800a0ea:	605a      	str	r2, [r3, #4]
  }
}
 800a0ec:	bf00      	nop
 800a0ee:	370c      	adds	r7, #12
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f6:	4770      	bx	lr

0800a0f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b086      	sub	sp, #24
 800a0fc:	af02      	add	r7, sp, #8
 800a0fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2200      	movs	r2, #0
 800a104:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800a108:	f7f8 feca 	bl	8002ea0 <HAL_GetTick>
 800a10c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f003 0308 	and.w	r3, r3, #8
 800a118:	2b08      	cmp	r3, #8
 800a11a:	d10e      	bne.n	800a13a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a11c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a120:	9300      	str	r3, [sp, #0]
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	2200      	movs	r2, #0
 800a126:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a12a:	6878      	ldr	r0, [r7, #4]
 800a12c:	f000 f82c 	bl	800a188 <UART_WaitOnFlagUntilTimeout>
 800a130:	4603      	mov	r3, r0
 800a132:	2b00      	cmp	r3, #0
 800a134:	d001      	beq.n	800a13a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a136:	2303      	movs	r3, #3
 800a138:	e022      	b.n	800a180 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	f003 0304 	and.w	r3, r3, #4
 800a144:	2b04      	cmp	r3, #4
 800a146:	d10e      	bne.n	800a166 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a148:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a14c:	9300      	str	r3, [sp, #0]
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	2200      	movs	r2, #0
 800a152:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f000 f816 	bl	800a188 <UART_WaitOnFlagUntilTimeout>
 800a15c:	4603      	mov	r3, r0
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d001      	beq.n	800a166 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a162:	2303      	movs	r3, #3
 800a164:	e00c      	b.n	800a180 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	2220      	movs	r2, #32
 800a16a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	2220      	movs	r2, #32
 800a172:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2200      	movs	r2, #0
 800a17a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800a17e:	2300      	movs	r3, #0
}
 800a180:	4618      	mov	r0, r3
 800a182:	3710      	adds	r7, #16
 800a184:	46bd      	mov	sp, r7
 800a186:	bd80      	pop	{r7, pc}

0800a188 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b084      	sub	sp, #16
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	60f8      	str	r0, [r7, #12]
 800a190:	60b9      	str	r1, [r7, #8]
 800a192:	603b      	str	r3, [r7, #0]
 800a194:	4613      	mov	r3, r2
 800a196:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a198:	e02c      	b.n	800a1f4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a19a:	69bb      	ldr	r3, [r7, #24]
 800a19c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1a0:	d028      	beq.n	800a1f4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a1a2:	f7f8 fe7d 	bl	8002ea0 <HAL_GetTick>
 800a1a6:	4602      	mov	r2, r0
 800a1a8:	683b      	ldr	r3, [r7, #0]
 800a1aa:	1ad3      	subs	r3, r2, r3
 800a1ac:	69ba      	ldr	r2, [r7, #24]
 800a1ae:	429a      	cmp	r2, r3
 800a1b0:	d302      	bcc.n	800a1b8 <UART_WaitOnFlagUntilTimeout+0x30>
 800a1b2:	69bb      	ldr	r3, [r7, #24]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d11d      	bne.n	800a1f4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	681a      	ldr	r2, [r3, #0]
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a1c6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	689a      	ldr	r2, [r3, #8]
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f022 0201 	bic.w	r2, r2, #1
 800a1d6:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	2220      	movs	r2, #32
 800a1dc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	2220      	movs	r2, #32
 800a1e4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800a1f0:	2303      	movs	r3, #3
 800a1f2:	e00f      	b.n	800a214 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	69da      	ldr	r2, [r3, #28]
 800a1fa:	68bb      	ldr	r3, [r7, #8]
 800a1fc:	4013      	ands	r3, r2
 800a1fe:	68ba      	ldr	r2, [r7, #8]
 800a200:	429a      	cmp	r2, r3
 800a202:	bf0c      	ite	eq
 800a204:	2301      	moveq	r3, #1
 800a206:	2300      	movne	r3, #0
 800a208:	b2db      	uxtb	r3, r3
 800a20a:	461a      	mov	r2, r3
 800a20c:	79fb      	ldrb	r3, [r7, #7]
 800a20e:	429a      	cmp	r2, r3
 800a210:	d0c3      	beq.n	800a19a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a212:	2300      	movs	r3, #0
}
 800a214:	4618      	mov	r0, r3
 800a216:	3710      	adds	r7, #16
 800a218:	46bd      	mov	sp, r7
 800a21a:	bd80      	pop	{r7, pc}

0800a21c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a21c:	b480      	push	{r7}
 800a21e:	b083      	sub	sp, #12
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	681a      	ldr	r2, [r3, #0]
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a232:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	689b      	ldr	r3, [r3, #8]
 800a23a:	687a      	ldr	r2, [r7, #4]
 800a23c:	6812      	ldr	r2, [r2, #0]
 800a23e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a242:	f023 0301 	bic.w	r3, r3, #1
 800a246:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2220      	movs	r2, #32
 800a24c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2200      	movs	r2, #0
 800a254:	66da      	str	r2, [r3, #108]	; 0x6c
}
 800a256:	bf00      	nop
 800a258:	370c      	adds	r7, #12
 800a25a:	46bd      	mov	sp, r7
 800a25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a260:	4770      	bx	lr

0800a262 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a262:	b580      	push	{r7, lr}
 800a264:	b084      	sub	sp, #16
 800a266:	af00      	add	r7, sp, #0
 800a268:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a26e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	2200      	movs	r2, #0
 800a274:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	2200      	movs	r2, #0
 800a27c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a280:	68f8      	ldr	r0, [r7, #12]
 800a282:	f7fe fcd3 	bl	8008c2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a286:	bf00      	nop
 800a288:	3710      	adds	r7, #16
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}

0800a28e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a28e:	b580      	push	{r7, lr}
 800a290:	b082      	sub	sp, #8
 800a292:	af00      	add	r7, sp, #0
 800a294:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	681a      	ldr	r2, [r3, #0]
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a2a4:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2220      	movs	r2, #32
 800a2aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2200      	movs	r2, #0
 800a2b2:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a2b4:	6878      	ldr	r0, [r7, #4]
 800a2b6:	f7fe fcaf 	bl	8008c18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a2ba:	bf00      	nop
 800a2bc:	3708      	adds	r7, #8
 800a2be:	46bd      	mov	sp, r7
 800a2c0:	bd80      	pop	{r7, pc}

0800a2c2 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a2c2:	b580      	push	{r7, lr}
 800a2c4:	b084      	sub	sp, #16
 800a2c6:	af00      	add	r7, sp, #0
 800a2c8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800a2d0:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a2d8:	2b22      	cmp	r3, #34	; 0x22
 800a2da:	d13b      	bne.n	800a354 <UART_RxISR_8BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2e2:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a2e4:	89bb      	ldrh	r3, [r7, #12]
 800a2e6:	b2d9      	uxtb	r1, r3
 800a2e8:	89fb      	ldrh	r3, [r7, #14]
 800a2ea:	b2da      	uxtb	r2, r3
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2f0:	400a      	ands	r2, r1
 800a2f2:	b2d2      	uxtb	r2, r2
 800a2f4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a2fa:	1c5a      	adds	r2, r3, #1
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a306:	b29b      	uxth	r3, r3
 800a308:	3b01      	subs	r3, #1
 800a30a:	b29a      	uxth	r2, r3
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a318:	b29b      	uxth	r3, r3
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d122      	bne.n	800a364 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	681a      	ldr	r2, [r3, #0]
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a32c:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	689a      	ldr	r2, [r3, #8]
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	f022 0201 	bic.w	r2, r2, #1
 800a33c:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2220      	movs	r2, #32
 800a342:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2200      	movs	r2, #0
 800a34a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800a34c:	6878      	ldr	r0, [r7, #4]
 800a34e:	f7f7 ff53 	bl	80021f8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a352:	e007      	b.n	800a364 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	699a      	ldr	r2, [r3, #24]
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f042 0208 	orr.w	r2, r2, #8
 800a362:	619a      	str	r2, [r3, #24]
}
 800a364:	bf00      	nop
 800a366:	3710      	adds	r7, #16
 800a368:	46bd      	mov	sp, r7
 800a36a:	bd80      	pop	{r7, pc}

0800a36c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b084      	sub	sp, #16
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800a37a:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a382:	2b22      	cmp	r3, #34	; 0x22
 800a384:	d13b      	bne.n	800a3fe <UART_RxISR_16BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a38c:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a392:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800a394:	89ba      	ldrh	r2, [r7, #12]
 800a396:	89fb      	ldrh	r3, [r7, #14]
 800a398:	4013      	ands	r3, r2
 800a39a:	b29a      	uxth	r2, r3
 800a39c:	68bb      	ldr	r3, [r7, #8]
 800a39e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a3a4:	1c9a      	adds	r2, r3, #2
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a3b0:	b29b      	uxth	r3, r3
 800a3b2:	3b01      	subs	r3, #1
 800a3b4:	b29a      	uxth	r2, r3
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a3c2:	b29b      	uxth	r3, r3
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d122      	bne.n	800a40e <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	681a      	ldr	r2, [r3, #0]
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a3d6:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	689a      	ldr	r2, [r3, #8]
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	f022 0201 	bic.w	r2, r2, #1
 800a3e6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	2220      	movs	r2, #32
 800a3ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f7f7 fefe 	bl	80021f8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a3fc:	e007      	b.n	800a40e <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	699a      	ldr	r2, [r3, #24]
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	f042 0208 	orr.w	r2, r2, #8
 800a40c:	619a      	str	r2, [r3, #24]
}
 800a40e:	bf00      	nop
 800a410:	3710      	adds	r7, #16
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}
	...

0800a418 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b084      	sub	sp, #16
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800a426:	81bb      	strh	r3, [r7, #12]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a42e:	2b22      	cmp	r3, #34	; 0x22
 800a430:	d168      	bne.n	800a504 <UART_RxISR_8BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800a438:	81fb      	strh	r3, [r7, #14]
 800a43a:	e03f      	b.n	800a4bc <UART_RxISR_8BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a442:	813b      	strh	r3, [r7, #8]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a444:	893b      	ldrh	r3, [r7, #8]
 800a446:	b2d9      	uxtb	r1, r3
 800a448:	89bb      	ldrh	r3, [r7, #12]
 800a44a:	b2da      	uxtb	r2, r3
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a450:	400a      	ands	r2, r1
 800a452:	b2d2      	uxtb	r2, r2
 800a454:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a45a:	1c5a      	adds	r2, r3, #1
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a466:	b29b      	uxth	r3, r3
 800a468:	3b01      	subs	r3, #1
 800a46a:	b29a      	uxth	r2, r3
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a478:	b29b      	uxth	r3, r3
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d11b      	bne.n	800a4b6 <UART_RxISR_8BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	681a      	ldr	r2, [r3, #0]
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a48c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	689b      	ldr	r3, [r3, #8]
 800a494:	687a      	ldr	r2, [r7, #4]
 800a496:	6812      	ldr	r2, [r2, #0]
 800a498:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a49c:	f023 0301 	bic.w	r3, r3, #1
 800a4a0:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	2220      	movs	r2, #32
 800a4a6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f7f7 fea1 	bl	80021f8 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800a4b6:	89fb      	ldrh	r3, [r7, #14]
 800a4b8:	3b01      	subs	r3, #1
 800a4ba:	81fb      	strh	r3, [r7, #14]
 800a4bc:	89fb      	ldrh	r3, [r7, #14]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d1bc      	bne.n	800a43c <UART_RxISR_8BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a4c8:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a4ca:	897b      	ldrh	r3, [r7, #10]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d021      	beq.n	800a514 <UART_RxISR_8BIT_FIFOEN+0xfc>
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800a4d6:	897a      	ldrh	r2, [r7, #10]
 800a4d8:	429a      	cmp	r2, r3
 800a4da:	d21b      	bcs.n	800a514 <UART_RxISR_8BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	689a      	ldr	r2, [r3, #8]
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800a4ea:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	4a0b      	ldr	r2, [pc, #44]	; (800a51c <UART_RxISR_8BIT_FIFOEN+0x104>)
 800a4f0:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	681a      	ldr	r2, [r3, #0]
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f042 0220 	orr.w	r2, r2, #32
 800a500:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a502:	e007      	b.n	800a514 <UART_RxISR_8BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	699a      	ldr	r2, [r3, #24]
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	f042 0208 	orr.w	r2, r2, #8
 800a512:	619a      	str	r2, [r3, #24]
}
 800a514:	bf00      	nop
 800a516:	3710      	adds	r7, #16
 800a518:	46bd      	mov	sp, r7
 800a51a:	bd80      	pop	{r7, pc}
 800a51c:	0800a2c3 	.word	0x0800a2c3

0800a520 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b086      	sub	sp, #24
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800a52e:	82bb      	strh	r3, [r7, #20]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a536:	2b22      	cmp	r3, #34	; 0x22
 800a538:	d168      	bne.n	800a60c <UART_RxISR_16BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800a540:	82fb      	strh	r3, [r7, #22]
 800a542:	e03f      	b.n	800a5c4 <UART_RxISR_16BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a54a:	823b      	strh	r3, [r7, #16]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a550:	60fb      	str	r3, [r7, #12]
      *tmp = (uint16_t)(uhdata & uhMask);
 800a552:	8a3a      	ldrh	r2, [r7, #16]
 800a554:	8abb      	ldrh	r3, [r7, #20]
 800a556:	4013      	ands	r3, r2
 800a558:	b29a      	uxth	r2, r3
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a562:	1c9a      	adds	r2, r3, #2
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a56e:	b29b      	uxth	r3, r3
 800a570:	3b01      	subs	r3, #1
 800a572:	b29a      	uxth	r2, r3
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a580:	b29b      	uxth	r3, r3
 800a582:	2b00      	cmp	r3, #0
 800a584:	d11b      	bne.n	800a5be <UART_RxISR_16BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	681a      	ldr	r2, [r3, #0]
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a594:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	689b      	ldr	r3, [r3, #8]
 800a59c:	687a      	ldr	r2, [r7, #4]
 800a59e:	6812      	ldr	r2, [r2, #0]
 800a5a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a5a4:	f023 0301 	bic.w	r3, r3, #1
 800a5a8:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	2220      	movs	r2, #32
 800a5ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a5b8:	6878      	ldr	r0, [r7, #4]
 800a5ba:	f7f7 fe1d 	bl	80021f8 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800a5be:	8afb      	ldrh	r3, [r7, #22]
 800a5c0:	3b01      	subs	r3, #1
 800a5c2:	82fb      	strh	r3, [r7, #22]
 800a5c4:	8afb      	ldrh	r3, [r7, #22]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d1bc      	bne.n	800a544 <UART_RxISR_16BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800a5d0:	827b      	strh	r3, [r7, #18]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a5d2:	8a7b      	ldrh	r3, [r7, #18]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d021      	beq.n	800a61c <UART_RxISR_16BIT_FIFOEN+0xfc>
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800a5de:	8a7a      	ldrh	r2, [r7, #18]
 800a5e0:	429a      	cmp	r2, r3
 800a5e2:	d21b      	bcs.n	800a61c <UART_RxISR_16BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	689a      	ldr	r2, [r3, #8]
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800a5f2:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	4a0b      	ldr	r2, [pc, #44]	; (800a624 <UART_RxISR_16BIT_FIFOEN+0x104>)
 800a5f8:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	681a      	ldr	r2, [r3, #0]
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	f042 0220 	orr.w	r2, r2, #32
 800a608:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a60a:	e007      	b.n	800a61c <UART_RxISR_16BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	699a      	ldr	r2, [r3, #24]
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	f042 0208 	orr.w	r2, r2, #8
 800a61a:	619a      	str	r2, [r3, #24]
}
 800a61c:	bf00      	nop
 800a61e:	3718      	adds	r7, #24
 800a620:	46bd      	mov	sp, r7
 800a622:	bd80      	pop	{r7, pc}
 800a624:	0800a36d 	.word	0x0800a36d

0800a628 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a628:	b480      	push	{r7}
 800a62a:	b083      	sub	sp, #12
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a630:	bf00      	nop
 800a632:	370c      	adds	r7, #12
 800a634:	46bd      	mov	sp, r7
 800a636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63a:	4770      	bx	lr

0800a63c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a63c:	b480      	push	{r7}
 800a63e:	b083      	sub	sp, #12
 800a640:	af00      	add	r7, sp, #0
 800a642:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a644:	bf00      	nop
 800a646:	370c      	adds	r7, #12
 800a648:	46bd      	mov	sp, r7
 800a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64e:	4770      	bx	lr

0800a650 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a650:	b480      	push	{r7}
 800a652:	b083      	sub	sp, #12
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a658:	bf00      	nop
 800a65a:	370c      	adds	r7, #12
 800a65c:	46bd      	mov	sp, r7
 800a65e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a662:	4770      	bx	lr

0800a664 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a664:	b480      	push	{r7}
 800a666:	b085      	sub	sp, #20
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800a672:	2b01      	cmp	r3, #1
 800a674:	d101      	bne.n	800a67a <HAL_UARTEx_DisableFifoMode+0x16>
 800a676:	2302      	movs	r3, #2
 800a678:	e027      	b.n	800a6ca <HAL_UARTEx_DisableFifoMode+0x66>
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2201      	movs	r2, #1
 800a67e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2224      	movs	r2, #36	; 0x24
 800a686:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	681a      	ldr	r2, [r3, #0]
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f022 0201 	bic.w	r2, r2, #1
 800a6a0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a6a8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	68fa      	ldr	r2, [r7, #12]
 800a6b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2220      	movs	r2, #32
 800a6bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800a6c8:	2300      	movs	r3, #0
}
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	3714      	adds	r7, #20
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d4:	4770      	bx	lr

0800a6d6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a6d6:	b580      	push	{r7, lr}
 800a6d8:	b084      	sub	sp, #16
 800a6da:	af00      	add	r7, sp, #0
 800a6dc:	6078      	str	r0, [r7, #4]
 800a6de:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800a6e6:	2b01      	cmp	r3, #1
 800a6e8:	d101      	bne.n	800a6ee <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a6ea:	2302      	movs	r3, #2
 800a6ec:	e02d      	b.n	800a74a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	2201      	movs	r2, #1
 800a6f2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	2224      	movs	r2, #36	; 0x24
 800a6fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	681a      	ldr	r2, [r3, #0]
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f022 0201 	bic.w	r2, r2, #1
 800a714:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	689b      	ldr	r3, [r3, #8]
 800a71c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	683a      	ldr	r2, [r7, #0]
 800a726:	430a      	orrs	r2, r1
 800a728:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f000 f850 	bl	800a7d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	68fa      	ldr	r2, [r7, #12]
 800a736:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2220      	movs	r2, #32
 800a73c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2200      	movs	r2, #0
 800a744:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800a748:	2300      	movs	r3, #0
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3710      	adds	r7, #16
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}

0800a752 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a752:	b580      	push	{r7, lr}
 800a754:	b084      	sub	sp, #16
 800a756:	af00      	add	r7, sp, #0
 800a758:	6078      	str	r0, [r7, #4]
 800a75a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800a762:	2b01      	cmp	r3, #1
 800a764:	d101      	bne.n	800a76a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a766:	2302      	movs	r3, #2
 800a768:	e02d      	b.n	800a7c6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	2201      	movs	r2, #1
 800a76e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	2224      	movs	r2, #36	; 0x24
 800a776:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	681a      	ldr	r2, [r3, #0]
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f022 0201 	bic.w	r2, r2, #1
 800a790:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	689b      	ldr	r3, [r3, #8]
 800a798:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	683a      	ldr	r2, [r7, #0]
 800a7a2:	430a      	orrs	r2, r1
 800a7a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a7a6:	6878      	ldr	r0, [r7, #4]
 800a7a8:	f000 f812 	bl	800a7d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	68fa      	ldr	r2, [r7, #12]
 800a7b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2220      	movs	r2, #32
 800a7b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800a7c4:	2300      	movs	r3, #0
}
 800a7c6:	4618      	mov	r0, r3
 800a7c8:	3710      	adds	r7, #16
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bd80      	pop	{r7, pc}
	...

0800a7d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a7d0:	b480      	push	{r7}
 800a7d2:	b089      	sub	sp, #36	; 0x24
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 800a7d8:	4a2f      	ldr	r2, [pc, #188]	; (800a898 <UARTEx_SetNbDataToProcess+0xc8>)
 800a7da:	f107 0314 	add.w	r3, r7, #20
 800a7de:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a7e2:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800a7e6:	4a2d      	ldr	r2, [pc, #180]	; (800a89c <UARTEx_SetNbDataToProcess+0xcc>)
 800a7e8:	f107 030c 	add.w	r3, r7, #12
 800a7ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a7f0:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d108      	bne.n	800a80e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2201      	movs	r2, #1
 800a800:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2201      	movs	r2, #1
 800a808:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a80c:	e03d      	b.n	800a88a <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a80e:	2308      	movs	r3, #8
 800a810:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a812:	2308      	movs	r3, #8
 800a814:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	689b      	ldr	r3, [r3, #8]
 800a81c:	0e5b      	lsrs	r3, r3, #25
 800a81e:	b2db      	uxtb	r3, r3
 800a820:	f003 0307 	and.w	r3, r3, #7
 800a824:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	689b      	ldr	r3, [r3, #8]
 800a82c:	0f5b      	lsrs	r3, r3, #29
 800a82e:	b2db      	uxtb	r3, r3
 800a830:	f003 0307 	and.w	r3, r3, #7
 800a834:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800a836:	7fbb      	ldrb	r3, [r7, #30]
 800a838:	7f3a      	ldrb	r2, [r7, #28]
 800a83a:	f107 0120 	add.w	r1, r7, #32
 800a83e:	440a      	add	r2, r1
 800a840:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800a844:	fb02 f303 	mul.w	r3, r2, r3
 800a848:	7f3a      	ldrb	r2, [r7, #28]
 800a84a:	f107 0120 	add.w	r1, r7, #32
 800a84e:	440a      	add	r2, r1
 800a850:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800a854:	fb93 f3f2 	sdiv	r3, r3, r2
 800a858:	b29a      	uxth	r2, r3
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 800a860:	7ffb      	ldrb	r3, [r7, #31]
 800a862:	7f7a      	ldrb	r2, [r7, #29]
 800a864:	f107 0120 	add.w	r1, r7, #32
 800a868:	440a      	add	r2, r1
 800a86a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800a86e:	fb02 f303 	mul.w	r3, r2, r3
 800a872:	7f7a      	ldrb	r2, [r7, #29]
 800a874:	f107 0120 	add.w	r1, r7, #32
 800a878:	440a      	add	r2, r1
 800a87a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800a87e:	fb93 f3f2 	sdiv	r3, r3, r2
 800a882:	b29a      	uxth	r2, r3
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800a88a:	bf00      	nop
 800a88c:	3724      	adds	r7, #36	; 0x24
 800a88e:	46bd      	mov	sp, r7
 800a890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a894:	4770      	bx	lr
 800a896:	bf00      	nop
 800a898:	0800b158 	.word	0x0800b158
 800a89c:	0800b160 	.word	0x0800b160

0800a8a0 <arm_pid_init_f32>:
 */

void arm_pid_init_f32(
  arm_pid_instance_f32 * S,
  int32_t resetStateFlag)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b082      	sub	sp, #8
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	6078      	str	r0, [r7, #4]
 800a8a8:	6039      	str	r1, [r7, #0]

  /* Derived coefficient A0 */
  S->A0 = S->Kp + S->Ki + S->Kd;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	ed93 7a06 	vldr	s14, [r3, #24]
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	edd3 7a07 	vldr	s15, [r3, #28]
 800a8b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	edd3 7a08 	vldr	s15, [r3, #32]
 800a8c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	edc3 7a00 	vstr	s15, [r3]

  /* Derived coefficient A1 */
  S->A1 = (-S->Kp) - ((float32_t) 2.0 * S->Kd);
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	edd3 7a06 	vldr	s15, [r3, #24]
 800a8d0:	eeb1 7a67 	vneg.f32	s14, s15
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	edd3 7a08 	vldr	s15, [r3, #32]
 800a8da:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800a8de:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	edc3 7a01 	vstr	s15, [r3, #4]

  /* Derived coefficient A2 */
  S->A2 = S->Kd;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	6a1a      	ldr	r2, [r3, #32]
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	609a      	str	r2, [r3, #8]

  /* Check whether state needs reset or not */
  if (resetStateFlag)
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d006      	beq.n	800a904 <arm_pid_init_f32+0x64>
  {
    /* Clear the state buffer.  The size will be always 3 samples */
    memset(S->state, 0, 3U * sizeof(float32_t));
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	330c      	adds	r3, #12
 800a8fa:	220c      	movs	r2, #12
 800a8fc:	2100      	movs	r1, #0
 800a8fe:	4618      	mov	r0, r3
 800a900:	f000 fa34 	bl	800ad6c <memset>
  }

}
 800a904:	bf00      	nop
 800a906:	3708      	adds	r7, #8
 800a908:	46bd      	mov	sp, r7
 800a90a:	bd80      	pop	{r7, pc}

0800a90c <arm_sin_cos_f32>:

void arm_sin_cos_f32(
                      float32_t theta,
                      float32_t * pSinVal,
                      float32_t * pCosVal)
{
 800a90c:	b480      	push	{r7}
 800a90e:	b091      	sub	sp, #68	; 0x44
 800a910:	af00      	add	r7, sp, #0
 800a912:	ed87 0a03 	vstr	s0, [r7, #12]
 800a916:	60b8      	str	r0, [r7, #8]
 800a918:	6079      	str	r1, [r7, #4]
    float32_t f1, f2, d1, d2;                        /* Two nearest output values */
    float32_t findex, Dn, Df, temp;

    /* input x is in degrees */
    /* Scale the input, divide input by 360, for cosine add 0.25 (pi/2) to read sine table */
    in = theta * 0.00277777777778f;
 800a91a:	edd7 7a03 	vldr	s15, [r7, #12]
 800a91e:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 800abf0 <arm_sin_cos_f32+0x2e4>
 800a922:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a926:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    if (in < 0.0f)
 800a92a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800a92e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800a932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a936:	d505      	bpl.n	800a944 <arm_sin_cos_f32+0x38>
    {
        in = -in;
 800a938:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800a93c:	eef1 7a67 	vneg.f32	s15, s15
 800a940:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    }

    in = in - (int32_t)in;
 800a944:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800a948:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a94c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a950:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 800a954:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a958:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

    /* Calculation of index of the table */
    findex = (float32_t) FAST_MATH_TABLE_SIZE * in;
 800a95c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800a960:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 800abf4 <arm_sin_cos_f32+0x2e8>
 800a964:	ee67 7a87 	vmul.f32	s15, s15, s14
 800a968:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    indexS = ((uint16_t)findex) & 0x1ff;
 800a96c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800a970:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a974:	ee17 3a90 	vmov	r3, s15
 800a978:	b29b      	uxth	r3, r3
 800a97a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a97e:	86fb      	strh	r3, [r7, #54]	; 0x36
    indexC = (indexS + (FAST_MATH_TABLE_SIZE / 4)) & 0x1ff;
 800a980:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a982:	3380      	adds	r3, #128	; 0x80
 800a984:	b29b      	uxth	r3, r3
 800a986:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a98a:	86bb      	strh	r3, [r7, #52]	; 0x34

    /* fractional value calculation */
    fract = findex - (float32_t) indexS;
 800a98c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a98e:	ee07 3a90 	vmov	s15, r3
 800a992:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a996:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800a99a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a99e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

    /* Read two nearest values of input value from the cos & sin tables */
    f1 = sinTable_f32[indexC+0];
 800a9a2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800a9a4:	4a94      	ldr	r2, [pc, #592]	; (800abf8 <arm_sin_cos_f32+0x2ec>)
 800a9a6:	009b      	lsls	r3, r3, #2
 800a9a8:	4413      	add	r3, r2
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    f2 = sinTable_f32[indexC+1];
 800a9ae:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800a9b0:	3301      	adds	r3, #1
 800a9b2:	4a91      	ldr	r2, [pc, #580]	; (800abf8 <arm_sin_cos_f32+0x2ec>)
 800a9b4:	009b      	lsls	r3, r3, #2
 800a9b6:	4413      	add	r3, r2
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	62bb      	str	r3, [r7, #40]	; 0x28
    d1 = -sinTable_f32[indexS+0];
 800a9bc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a9be:	4a8e      	ldr	r2, [pc, #568]	; (800abf8 <arm_sin_cos_f32+0x2ec>)
 800a9c0:	009b      	lsls	r3, r3, #2
 800a9c2:	4413      	add	r3, r2
 800a9c4:	edd3 7a00 	vldr	s15, [r3]
 800a9c8:	eef1 7a67 	vneg.f32	s15, s15
 800a9cc:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    d2 = -sinTable_f32[indexS+1];
 800a9d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a9d2:	3301      	adds	r3, #1
 800a9d4:	4a88      	ldr	r2, [pc, #544]	; (800abf8 <arm_sin_cos_f32+0x2ec>)
 800a9d6:	009b      	lsls	r3, r3, #2
 800a9d8:	4413      	add	r3, r2
 800a9da:	edd3 7a00 	vldr	s15, [r3]
 800a9de:	eef1 7a67 	vneg.f32	s15, s15
 800a9e2:	edc7 7a08 	vstr	s15, [r7, #32]

    temp = (1.0f - fract) * f1 + fract * f2;
 800a9e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a9ea:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800a9ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 800a9f2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800a9f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a9fa:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800a9fe:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800aa02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800aa06:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aa0a:	edc7 7a07 	vstr	s15, [r7, #28]

    Dn = 0.0122718463030f; // delta between the two points (fixed), in this case 2*pi/FAST_MATH_TABLE_SIZE
 800aa0e:	4b7b      	ldr	r3, [pc, #492]	; (800abfc <arm_sin_cos_f32+0x2f0>)
 800aa10:	61bb      	str	r3, [r7, #24]
    Df = f2 - f1;          // delta between the values of the functions
 800aa12:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800aa16:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800aa1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aa1e:	edc7 7a05 	vstr	s15, [r7, #20]

    temp = Dn *(d1 + d2) - 2 * Df;
 800aa22:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800aa26:	edd7 7a08 	vldr	s15, [r7, #32]
 800aa2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800aa2e:	edd7 7a06 	vldr	s15, [r7, #24]
 800aa32:	ee27 7a27 	vmul.f32	s14, s14, s15
 800aa36:	edd7 7a05 	vldr	s15, [r7, #20]
 800aa3a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800aa3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aa42:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract * temp + (3 * Df - (d2 + 2 * d1) * Dn);
 800aa46:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800aa4a:	edd7 7a07 	vldr	s15, [r7, #28]
 800aa4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800aa52:	edd7 7a05 	vldr	s15, [r7, #20]
 800aa56:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800aa5a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800aa5e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800aa62:	ee37 6aa7 	vadd.f32	s12, s15, s15
 800aa66:	edd7 7a08 	vldr	s15, [r7, #32]
 800aa6a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800aa6e:	edd7 7a06 	vldr	s15, [r7, #24]
 800aa72:	ee66 7a27 	vmul.f32	s15, s12, s15
 800aa76:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800aa7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aa7e:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract * temp + d1 * Dn;
 800aa82:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800aa86:	edd7 7a07 	vldr	s15, [r7, #28]
 800aa8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800aa8e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800aa92:	edd7 7a06 	vldr	s15, [r7, #24]
 800aa96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800aa9a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aa9e:	edc7 7a07 	vstr	s15, [r7, #28]

    /* Calculation of cosine value */
    *pCosVal = fract * temp + f1;
 800aaa2:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800aaa6:	edd7 7a07 	vldr	s15, [r7, #28]
 800aaaa:	ee27 7a27 	vmul.f32	s14, s14, s15
 800aaae:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800aab2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	edc3 7a00 	vstr	s15, [r3]

    /* Read two nearest values of input value from the cos & sin tables */
    f1 = sinTable_f32[indexS+0];
 800aabc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800aabe:	4a4e      	ldr	r2, [pc, #312]	; (800abf8 <arm_sin_cos_f32+0x2ec>)
 800aac0:	009b      	lsls	r3, r3, #2
 800aac2:	4413      	add	r3, r2
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	62fb      	str	r3, [r7, #44]	; 0x2c
    f2 = sinTable_f32[indexS+1];
 800aac8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800aaca:	3301      	adds	r3, #1
 800aacc:	4a4a      	ldr	r2, [pc, #296]	; (800abf8 <arm_sin_cos_f32+0x2ec>)
 800aace:	009b      	lsls	r3, r3, #2
 800aad0:	4413      	add	r3, r2
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	62bb      	str	r3, [r7, #40]	; 0x28
    d1 = sinTable_f32[indexC+0];
 800aad6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800aad8:	4a47      	ldr	r2, [pc, #284]	; (800abf8 <arm_sin_cos_f32+0x2ec>)
 800aada:	009b      	lsls	r3, r3, #2
 800aadc:	4413      	add	r3, r2
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	627b      	str	r3, [r7, #36]	; 0x24
    d2 = sinTable_f32[indexC+1];
 800aae2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800aae4:	3301      	adds	r3, #1
 800aae6:	4a44      	ldr	r2, [pc, #272]	; (800abf8 <arm_sin_cos_f32+0x2ec>)
 800aae8:	009b      	lsls	r3, r3, #2
 800aaea:	4413      	add	r3, r2
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	623b      	str	r3, [r7, #32]

    temp = (1.0f - fract) * f1 + fract * f2;
 800aaf0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800aaf4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800aaf8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800aafc:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800ab00:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ab04:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800ab08:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800ab0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ab10:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ab14:	edc7 7a07 	vstr	s15, [r7, #28]

    Df = f2 - f1; // delta between the values of the functions
 800ab18:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800ab1c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800ab20:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ab24:	edc7 7a05 	vstr	s15, [r7, #20]
    temp = Dn*(d1 + d2) - 2*Df;
 800ab28:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800ab2c:	edd7 7a08 	vldr	s15, [r7, #32]
 800ab30:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ab34:	edd7 7a06 	vldr	s15, [r7, #24]
 800ab38:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ab3c:	edd7 7a05 	vldr	s15, [r7, #20]
 800ab40:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800ab44:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ab48:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract*temp + (3*Df - (d2 + 2*d1)*Dn);
 800ab4c:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800ab50:	edd7 7a07 	vldr	s15, [r7, #28]
 800ab54:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ab58:	edd7 7a05 	vldr	s15, [r7, #20]
 800ab5c:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 800ab60:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800ab64:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800ab68:	ee37 6aa7 	vadd.f32	s12, s15, s15
 800ab6c:	edd7 7a08 	vldr	s15, [r7, #32]
 800ab70:	ee36 6a27 	vadd.f32	s12, s12, s15
 800ab74:	edd7 7a06 	vldr	s15, [r7, #24]
 800ab78:	ee66 7a27 	vmul.f32	s15, s12, s15
 800ab7c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800ab80:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ab84:	edc7 7a07 	vstr	s15, [r7, #28]
    temp = fract*temp + d1*Dn;
 800ab88:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800ab8c:	edd7 7a07 	vldr	s15, [r7, #28]
 800ab90:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ab94:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800ab98:	edd7 7a06 	vldr	s15, [r7, #24]
 800ab9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800aba0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800aba4:	edc7 7a07 	vstr	s15, [r7, #28]

    /* Calculation of sine value */
    *pSinVal = fract*temp + f1;
 800aba8:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800abac:	edd7 7a07 	vldr	s15, [r7, #28]
 800abb0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800abb4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800abb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	edc3 7a00 	vstr	s15, [r3]

    if (theta < 0.0f)
 800abc2:	edd7 7a03 	vldr	s15, [r7, #12]
 800abc6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800abca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abce:	d400      	bmi.n	800abd2 <arm_sin_cos_f32+0x2c6>
    {
        *pSinVal = -*pSinVal;
    }
}
 800abd0:	e007      	b.n	800abe2 <arm_sin_cos_f32+0x2d6>
        *pSinVal = -*pSinVal;
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	edd3 7a00 	vldr	s15, [r3]
 800abd8:	eef1 7a67 	vneg.f32	s15, s15
 800abdc:	68bb      	ldr	r3, [r7, #8]
 800abde:	edc3 7a00 	vstr	s15, [r3]
}
 800abe2:	bf00      	nop
 800abe4:	3744      	adds	r7, #68	; 0x44
 800abe6:	46bd      	mov	sp, r7
 800abe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abec:	4770      	bx	lr
 800abee:	bf00      	nop
 800abf0:	3b360b61 	.word	0x3b360b61
 800abf4:	44000000 	.word	0x44000000
 800abf8:	0800b180 	.word	0x0800b180
 800abfc:	3c490fdb 	.word	0x3c490fdb

0800ac00 <arm_sin_f32>:
 * @return  sin(x).
 */

float32_t arm_sin_f32(
  float32_t x)
{
 800ac00:	b480      	push	{r7}
 800ac02:	b08b      	sub	sp, #44	; 0x2c
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	ed87 0a01 	vstr	s0, [r7, #4]
  float32_t a, b;                                        /* Two nearest output values */
  int32_t n;
  float32_t findex;

  /* Special case for small negative inputs */
  if ((x < 0.0f) && (x >= -1.9e-7f)) {
 800ac0a:	edd7 7a01 	vldr	s15, [r7, #4]
 800ac0e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ac12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac16:	d50a      	bpl.n	800ac2e <arm_sin_f32+0x2e>
 800ac18:	edd7 7a01 	vldr	s15, [r7, #4]
 800ac1c:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 800ad08 <arm_sin_f32+0x108>
 800ac20:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ac24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac28:	db01      	blt.n	800ac2e <arm_sin_f32+0x2e>
     return x;
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	e062      	b.n	800acf4 <arm_sin_f32+0xf4>
  }

  /* input x is in radians */
  /* Scale the input to [0 1] range from [0 2*PI] , divide input by 2*pi */
  in = x * 0.159154943092f;
 800ac2e:	edd7 7a01 	vldr	s15, [r7, #4]
 800ac32:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800ad0c <arm_sin_f32+0x10c>
 800ac36:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ac3a:	edc7 7a08 	vstr	s15, [r7, #32]

  /* Calculation of floor value of input */
  n = (int32_t) in;
 800ac3e:	edd7 7a08 	vldr	s15, [r7, #32]
 800ac42:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ac46:	ee17 3a90 	vmov	r3, s15
 800ac4a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Make negative values towards -infinity */
  if (x < 0.0f)
 800ac4c:	edd7 7a01 	vldr	s15, [r7, #4]
 800ac50:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800ac54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac58:	d502      	bpl.n	800ac60 <arm_sin_f32+0x60>
  {
    n--;
 800ac5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac5c:	3b01      	subs	r3, #1
 800ac5e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Map input value to [0 1] */
  in = in - (float32_t) n;
 800ac60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac62:	ee07 3a90 	vmov	s15, r3
 800ac66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ac6a:	ed97 7a08 	vldr	s14, [r7, #32]
 800ac6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ac72:	edc7 7a08 	vstr	s15, [r7, #32]

  /* Calculation of index of the table */
  findex = (float32_t) FAST_MATH_TABLE_SIZE * in;
 800ac76:	edd7 7a08 	vldr	s15, [r7, #32]
 800ac7a:	ed9f 7a25 	vldr	s14, [pc, #148]	; 800ad10 <arm_sin_f32+0x110>
 800ac7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ac82:	edc7 7a07 	vstr	s15, [r7, #28]

  index = ((uint16_t)findex) & 0x1ff;
 800ac86:	edd7 7a07 	vldr	s15, [r7, #28]
 800ac8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ac8e:	ee17 3a90 	vmov	r3, s15
 800ac92:	b29b      	uxth	r3, r3
 800ac94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac98:	837b      	strh	r3, [r7, #26]

  /* fractional value calculation */
  fract = findex - (float32_t) index;
 800ac9a:	8b7b      	ldrh	r3, [r7, #26]
 800ac9c:	ee07 3a90 	vmov	s15, r3
 800aca0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aca4:	ed97 7a07 	vldr	s14, [r7, #28]
 800aca8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800acac:	edc7 7a05 	vstr	s15, [r7, #20]

  /* Read two nearest values of input value from the sin table */
  a = sinTable_f32[index];
 800acb0:	8b7b      	ldrh	r3, [r7, #26]
 800acb2:	4a18      	ldr	r2, [pc, #96]	; (800ad14 <arm_sin_f32+0x114>)
 800acb4:	009b      	lsls	r3, r3, #2
 800acb6:	4413      	add	r3, r2
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	613b      	str	r3, [r7, #16]
  b = sinTable_f32[index+1];
 800acbc:	8b7b      	ldrh	r3, [r7, #26]
 800acbe:	3301      	adds	r3, #1
 800acc0:	4a14      	ldr	r2, [pc, #80]	; (800ad14 <arm_sin_f32+0x114>)
 800acc2:	009b      	lsls	r3, r3, #2
 800acc4:	4413      	add	r3, r2
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	60fb      	str	r3, [r7, #12]

  /* Linear interpolation process */
  sinVal = (1.0f-fract)*a + fract*b;
 800acca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800acce:	edd7 7a05 	vldr	s15, [r7, #20]
 800acd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 800acd6:	edd7 7a04 	vldr	s15, [r7, #16]
 800acda:	ee27 7a27 	vmul.f32	s14, s14, s15
 800acde:	edd7 6a05 	vldr	s13, [r7, #20]
 800ace2:	edd7 7a03 	vldr	s15, [r7, #12]
 800ace6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800acea:	ee77 7a27 	vadd.f32	s15, s14, s15
 800acee:	edc7 7a02 	vstr	s15, [r7, #8]

  /* Return the output value */
  return (sinVal);
 800acf2:	68bb      	ldr	r3, [r7, #8]
 800acf4:	ee07 3a90 	vmov	s15, r3
}
 800acf8:	eeb0 0a67 	vmov.f32	s0, s15
 800acfc:	372c      	adds	r7, #44	; 0x2c
 800acfe:	46bd      	mov	sp, r7
 800ad00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad04:	4770      	bx	lr
 800ad06:	bf00      	nop
 800ad08:	b44c02cd 	.word	0xb44c02cd
 800ad0c:	3e22f983 	.word	0x3e22f983
 800ad10:	44000000 	.word	0x44000000
 800ad14:	0800b180 	.word	0x0800b180

0800ad18 <__errno>:
 800ad18:	4b01      	ldr	r3, [pc, #4]	; (800ad20 <__errno+0x8>)
 800ad1a:	6818      	ldr	r0, [r3, #0]
 800ad1c:	4770      	bx	lr
 800ad1e:	bf00      	nop
 800ad20:	2000000c 	.word	0x2000000c

0800ad24 <__libc_init_array>:
 800ad24:	b570      	push	{r4, r5, r6, lr}
 800ad26:	4e0d      	ldr	r6, [pc, #52]	; (800ad5c <__libc_init_array+0x38>)
 800ad28:	4c0d      	ldr	r4, [pc, #52]	; (800ad60 <__libc_init_array+0x3c>)
 800ad2a:	1ba4      	subs	r4, r4, r6
 800ad2c:	10a4      	asrs	r4, r4, #2
 800ad2e:	2500      	movs	r5, #0
 800ad30:	42a5      	cmp	r5, r4
 800ad32:	d109      	bne.n	800ad48 <__libc_init_array+0x24>
 800ad34:	4e0b      	ldr	r6, [pc, #44]	; (800ad64 <__libc_init_array+0x40>)
 800ad36:	4c0c      	ldr	r4, [pc, #48]	; (800ad68 <__libc_init_array+0x44>)
 800ad38:	f000 fa02 	bl	800b140 <_init>
 800ad3c:	1ba4      	subs	r4, r4, r6
 800ad3e:	10a4      	asrs	r4, r4, #2
 800ad40:	2500      	movs	r5, #0
 800ad42:	42a5      	cmp	r5, r4
 800ad44:	d105      	bne.n	800ad52 <__libc_init_array+0x2e>
 800ad46:	bd70      	pop	{r4, r5, r6, pc}
 800ad48:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ad4c:	4798      	blx	r3
 800ad4e:	3501      	adds	r5, #1
 800ad50:	e7ee      	b.n	800ad30 <__libc_init_array+0xc>
 800ad52:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ad56:	4798      	blx	r3
 800ad58:	3501      	adds	r5, #1
 800ad5a:	e7f2      	b.n	800ad42 <__libc_init_array+0x1e>
 800ad5c:	0800b9b4 	.word	0x0800b9b4
 800ad60:	0800b9b4 	.word	0x0800b9b4
 800ad64:	0800b9b4 	.word	0x0800b9b4
 800ad68:	0800b9b8 	.word	0x0800b9b8

0800ad6c <memset>:
 800ad6c:	4402      	add	r2, r0
 800ad6e:	4603      	mov	r3, r0
 800ad70:	4293      	cmp	r3, r2
 800ad72:	d100      	bne.n	800ad76 <memset+0xa>
 800ad74:	4770      	bx	lr
 800ad76:	f803 1b01 	strb.w	r1, [r3], #1
 800ad7a:	e7f9      	b.n	800ad70 <memset+0x4>

0800ad7c <atan2f>:
 800ad7c:	f000 b850 	b.w	800ae20 <__ieee754_atan2f>

0800ad80 <sqrtf>:
 800ad80:	b510      	push	{r4, lr}
 800ad82:	ed2d 8b02 	vpush	{d8}
 800ad86:	b08a      	sub	sp, #40	; 0x28
 800ad88:	eeb0 8a40 	vmov.f32	s16, s0
 800ad8c:	f000 f8f6 	bl	800af7c <__ieee754_sqrtf>
 800ad90:	4b21      	ldr	r3, [pc, #132]	; (800ae18 <sqrtf+0x98>)
 800ad92:	f993 4000 	ldrsb.w	r4, [r3]
 800ad96:	1c63      	adds	r3, r4, #1
 800ad98:	d02c      	beq.n	800adf4 <sqrtf+0x74>
 800ad9a:	eeb4 8a48 	vcmp.f32	s16, s16
 800ad9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ada2:	d627      	bvs.n	800adf4 <sqrtf+0x74>
 800ada4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ada8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800adac:	d522      	bpl.n	800adf4 <sqrtf+0x74>
 800adae:	2301      	movs	r3, #1
 800adb0:	9300      	str	r3, [sp, #0]
 800adb2:	4b1a      	ldr	r3, [pc, #104]	; (800ae1c <sqrtf+0x9c>)
 800adb4:	9301      	str	r3, [sp, #4]
 800adb6:	ee18 0a10 	vmov	r0, s16
 800adba:	2300      	movs	r3, #0
 800adbc:	9308      	str	r3, [sp, #32]
 800adbe:	f7f5 fb8f 	bl	80004e0 <__aeabi_f2d>
 800adc2:	2200      	movs	r2, #0
 800adc4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800adc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800adcc:	2300      	movs	r3, #0
 800adce:	b9ac      	cbnz	r4, 800adfc <sqrtf+0x7c>
 800add0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800add4:	4668      	mov	r0, sp
 800add6:	f000 f8d4 	bl	800af82 <matherr>
 800adda:	b1b8      	cbz	r0, 800ae0c <sqrtf+0x8c>
 800addc:	9b08      	ldr	r3, [sp, #32]
 800adde:	b11b      	cbz	r3, 800ade8 <sqrtf+0x68>
 800ade0:	f7ff ff9a 	bl	800ad18 <__errno>
 800ade4:	9b08      	ldr	r3, [sp, #32]
 800ade6:	6003      	str	r3, [r0, #0]
 800ade8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800adec:	f7f5 fe6a 	bl	8000ac4 <__aeabi_d2f>
 800adf0:	ee00 0a10 	vmov	s0, r0
 800adf4:	b00a      	add	sp, #40	; 0x28
 800adf6:	ecbd 8b02 	vpop	{d8}
 800adfa:	bd10      	pop	{r4, pc}
 800adfc:	4610      	mov	r0, r2
 800adfe:	4619      	mov	r1, r3
 800ae00:	f7f5 fcf0 	bl	80007e4 <__aeabi_ddiv>
 800ae04:	2c02      	cmp	r4, #2
 800ae06:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ae0a:	d1e3      	bne.n	800add4 <sqrtf+0x54>
 800ae0c:	f7ff ff84 	bl	800ad18 <__errno>
 800ae10:	2321      	movs	r3, #33	; 0x21
 800ae12:	6003      	str	r3, [r0, #0]
 800ae14:	e7e2      	b.n	800addc <sqrtf+0x5c>
 800ae16:	bf00      	nop
 800ae18:	20000070 	.word	0x20000070
 800ae1c:	0800b984 	.word	0x0800b984

0800ae20 <__ieee754_atan2f>:
 800ae20:	ee10 2a90 	vmov	r2, s1
 800ae24:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800ae28:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800ae2c:	b510      	push	{r4, lr}
 800ae2e:	eef0 7a40 	vmov.f32	s15, s0
 800ae32:	dc06      	bgt.n	800ae42 <__ieee754_atan2f+0x22>
 800ae34:	ee10 0a10 	vmov	r0, s0
 800ae38:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 800ae3c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ae40:	dd04      	ble.n	800ae4c <__ieee754_atan2f+0x2c>
 800ae42:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800ae46:	eeb0 0a67 	vmov.f32	s0, s15
 800ae4a:	bd10      	pop	{r4, pc}
 800ae4c:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 800ae50:	d103      	bne.n	800ae5a <__ieee754_atan2f+0x3a>
 800ae52:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae56:	f000 b897 	b.w	800af88 <atanf>
 800ae5a:	1794      	asrs	r4, r2, #30
 800ae5c:	f004 0402 	and.w	r4, r4, #2
 800ae60:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800ae64:	b943      	cbnz	r3, 800ae78 <__ieee754_atan2f+0x58>
 800ae66:	2c02      	cmp	r4, #2
 800ae68:	d06e      	beq.n	800af48 <__ieee754_atan2f+0x128>
 800ae6a:	ed9f 7a39 	vldr	s14, [pc, #228]	; 800af50 <__ieee754_atan2f+0x130>
 800ae6e:	2c03      	cmp	r4, #3
 800ae70:	bf08      	it	eq
 800ae72:	eef0 7a47 	vmoveq.f32	s15, s14
 800ae76:	e7e6      	b.n	800ae46 <__ieee754_atan2f+0x26>
 800ae78:	b941      	cbnz	r1, 800ae8c <__ieee754_atan2f+0x6c>
 800ae7a:	eddf 7a36 	vldr	s15, [pc, #216]	; 800af54 <__ieee754_atan2f+0x134>
 800ae7e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800af58 <__ieee754_atan2f+0x138>
 800ae82:	2800      	cmp	r0, #0
 800ae84:	bfb8      	it	lt
 800ae86:	eef0 7a47 	vmovlt.f32	s15, s14
 800ae8a:	e7dc      	b.n	800ae46 <__ieee754_atan2f+0x26>
 800ae8c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800ae90:	d122      	bne.n	800aed8 <__ieee754_atan2f+0xb8>
 800ae92:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ae96:	d112      	bne.n	800aebe <__ieee754_atan2f+0x9e>
 800ae98:	2c02      	cmp	r4, #2
 800ae9a:	d00a      	beq.n	800aeb2 <__ieee754_atan2f+0x92>
 800ae9c:	2c03      	cmp	r4, #3
 800ae9e:	d00b      	beq.n	800aeb8 <__ieee754_atan2f+0x98>
 800aea0:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800af5c <__ieee754_atan2f+0x13c>
 800aea4:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 800af60 <__ieee754_atan2f+0x140>
 800aea8:	2c01      	cmp	r4, #1
 800aeaa:	bf18      	it	ne
 800aeac:	eef0 7a47 	vmovne.f32	s15, s14
 800aeb0:	e7c9      	b.n	800ae46 <__ieee754_atan2f+0x26>
 800aeb2:	eddf 7a2c 	vldr	s15, [pc, #176]	; 800af64 <__ieee754_atan2f+0x144>
 800aeb6:	e7c6      	b.n	800ae46 <__ieee754_atan2f+0x26>
 800aeb8:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800af68 <__ieee754_atan2f+0x148>
 800aebc:	e7c3      	b.n	800ae46 <__ieee754_atan2f+0x26>
 800aebe:	2c02      	cmp	r4, #2
 800aec0:	d042      	beq.n	800af48 <__ieee754_atan2f+0x128>
 800aec2:	2c03      	cmp	r4, #3
 800aec4:	d005      	beq.n	800aed2 <__ieee754_atan2f+0xb2>
 800aec6:	2c01      	cmp	r4, #1
 800aec8:	eddf 7a28 	vldr	s15, [pc, #160]	; 800af6c <__ieee754_atan2f+0x14c>
 800aecc:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800af70 <__ieee754_atan2f+0x150>
 800aed0:	e7eb      	b.n	800aeaa <__ieee754_atan2f+0x8a>
 800aed2:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800af50 <__ieee754_atan2f+0x130>
 800aed6:	e7b6      	b.n	800ae46 <__ieee754_atan2f+0x26>
 800aed8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800aedc:	d0cd      	beq.n	800ae7a <__ieee754_atan2f+0x5a>
 800aede:	1a5b      	subs	r3, r3, r1
 800aee0:	15db      	asrs	r3, r3, #23
 800aee2:	2b3c      	cmp	r3, #60	; 0x3c
 800aee4:	dc1a      	bgt.n	800af1c <__ieee754_atan2f+0xfc>
 800aee6:	2a00      	cmp	r2, #0
 800aee8:	da01      	bge.n	800aeee <__ieee754_atan2f+0xce>
 800aeea:	333c      	adds	r3, #60	; 0x3c
 800aeec:	db19      	blt.n	800af22 <__ieee754_atan2f+0x102>
 800aeee:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800aef2:	f000 f91d 	bl	800b130 <fabsf>
 800aef6:	f000 f847 	bl	800af88 <atanf>
 800aefa:	eef0 7a40 	vmov.f32	s15, s0
 800aefe:	2c01      	cmp	r4, #1
 800af00:	d012      	beq.n	800af28 <__ieee754_atan2f+0x108>
 800af02:	2c02      	cmp	r4, #2
 800af04:	d017      	beq.n	800af36 <__ieee754_atan2f+0x116>
 800af06:	2c00      	cmp	r4, #0
 800af08:	d09d      	beq.n	800ae46 <__ieee754_atan2f+0x26>
 800af0a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800af74 <__ieee754_atan2f+0x154>
 800af0e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800af12:	ed9f 7a19 	vldr	s14, [pc, #100]	; 800af78 <__ieee754_atan2f+0x158>
 800af16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800af1a:	e794      	b.n	800ae46 <__ieee754_atan2f+0x26>
 800af1c:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800af54 <__ieee754_atan2f+0x134>
 800af20:	e7ed      	b.n	800aefe <__ieee754_atan2f+0xde>
 800af22:	eddf 7a13 	vldr	s15, [pc, #76]	; 800af70 <__ieee754_atan2f+0x150>
 800af26:	e7ea      	b.n	800aefe <__ieee754_atan2f+0xde>
 800af28:	ee17 3a90 	vmov	r3, s15
 800af2c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800af30:	ee07 3a90 	vmov	s15, r3
 800af34:	e787      	b.n	800ae46 <__ieee754_atan2f+0x26>
 800af36:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 800af74 <__ieee754_atan2f+0x154>
 800af3a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800af3e:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 800af78 <__ieee754_atan2f+0x158>
 800af42:	ee77 7a67 	vsub.f32	s15, s14, s15
 800af46:	e77e      	b.n	800ae46 <__ieee754_atan2f+0x26>
 800af48:	eddf 7a0b 	vldr	s15, [pc, #44]	; 800af78 <__ieee754_atan2f+0x158>
 800af4c:	e77b      	b.n	800ae46 <__ieee754_atan2f+0x26>
 800af4e:	bf00      	nop
 800af50:	c0490fdb 	.word	0xc0490fdb
 800af54:	3fc90fdb 	.word	0x3fc90fdb
 800af58:	bfc90fdb 	.word	0xbfc90fdb
 800af5c:	bf490fdb 	.word	0xbf490fdb
 800af60:	3f490fdb 	.word	0x3f490fdb
 800af64:	4016cbe4 	.word	0x4016cbe4
 800af68:	c016cbe4 	.word	0xc016cbe4
 800af6c:	80000000 	.word	0x80000000
 800af70:	00000000 	.word	0x00000000
 800af74:	33bbbd2e 	.word	0x33bbbd2e
 800af78:	40490fdb 	.word	0x40490fdb

0800af7c <__ieee754_sqrtf>:
 800af7c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800af80:	4770      	bx	lr

0800af82 <matherr>:
 800af82:	2000      	movs	r0, #0
 800af84:	4770      	bx	lr
	...

0800af88 <atanf>:
 800af88:	b538      	push	{r3, r4, r5, lr}
 800af8a:	ee10 5a10 	vmov	r5, s0
 800af8e:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800af92:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800af96:	eef0 7a40 	vmov.f32	s15, s0
 800af9a:	db10      	blt.n	800afbe <atanf+0x36>
 800af9c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800afa0:	dd04      	ble.n	800afac <atanf+0x24>
 800afa2:	ee70 7a00 	vadd.f32	s15, s0, s0
 800afa6:	eeb0 0a67 	vmov.f32	s0, s15
 800afaa:	bd38      	pop	{r3, r4, r5, pc}
 800afac:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800b0e4 <atanf+0x15c>
 800afb0:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800b0e8 <atanf+0x160>
 800afb4:	2d00      	cmp	r5, #0
 800afb6:	bfd8      	it	le
 800afb8:	eef0 7a47 	vmovle.f32	s15, s14
 800afbc:	e7f3      	b.n	800afa6 <atanf+0x1e>
 800afbe:	4b4b      	ldr	r3, [pc, #300]	; (800b0ec <atanf+0x164>)
 800afc0:	429c      	cmp	r4, r3
 800afc2:	dc10      	bgt.n	800afe6 <atanf+0x5e>
 800afc4:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800afc8:	da0a      	bge.n	800afe0 <atanf+0x58>
 800afca:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800b0f0 <atanf+0x168>
 800afce:	ee30 7a07 	vadd.f32	s14, s0, s14
 800afd2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800afd6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800afda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afde:	dce2      	bgt.n	800afa6 <atanf+0x1e>
 800afe0:	f04f 33ff 	mov.w	r3, #4294967295
 800afe4:	e013      	b.n	800b00e <atanf+0x86>
 800afe6:	f000 f8a3 	bl	800b130 <fabsf>
 800afea:	4b42      	ldr	r3, [pc, #264]	; (800b0f4 <atanf+0x16c>)
 800afec:	429c      	cmp	r4, r3
 800afee:	dc4f      	bgt.n	800b090 <atanf+0x108>
 800aff0:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800aff4:	429c      	cmp	r4, r3
 800aff6:	dc41      	bgt.n	800b07c <atanf+0xf4>
 800aff8:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800affc:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800b000:	eea0 7a27 	vfma.f32	s14, s0, s15
 800b004:	2300      	movs	r3, #0
 800b006:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b00a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b00e:	1c5a      	adds	r2, r3, #1
 800b010:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800b014:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800b0f8 <atanf+0x170>
 800b018:	eddf 5a38 	vldr	s11, [pc, #224]	; 800b0fc <atanf+0x174>
 800b01c:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800b100 <atanf+0x178>
 800b020:	ee66 6a06 	vmul.f32	s13, s12, s12
 800b024:	eee6 5a87 	vfma.f32	s11, s13, s14
 800b028:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800b104 <atanf+0x17c>
 800b02c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800b030:	eddf 5a35 	vldr	s11, [pc, #212]	; 800b108 <atanf+0x180>
 800b034:	eee7 5a26 	vfma.f32	s11, s14, s13
 800b038:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800b10c <atanf+0x184>
 800b03c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800b040:	eddf 5a33 	vldr	s11, [pc, #204]	; 800b110 <atanf+0x188>
 800b044:	eee7 5a26 	vfma.f32	s11, s14, s13
 800b048:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800b114 <atanf+0x18c>
 800b04c:	eea6 5a87 	vfma.f32	s10, s13, s14
 800b050:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800b118 <atanf+0x190>
 800b054:	eea5 7a26 	vfma.f32	s14, s10, s13
 800b058:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800b11c <atanf+0x194>
 800b05c:	eea7 5a26 	vfma.f32	s10, s14, s13
 800b060:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800b120 <atanf+0x198>
 800b064:	eea5 7a26 	vfma.f32	s14, s10, s13
 800b068:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b06c:	eea5 7a86 	vfma.f32	s14, s11, s12
 800b070:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b074:	d121      	bne.n	800b0ba <atanf+0x132>
 800b076:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b07a:	e794      	b.n	800afa6 <atanf+0x1e>
 800b07c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800b080:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b084:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b088:	2301      	movs	r3, #1
 800b08a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b08e:	e7be      	b.n	800b00e <atanf+0x86>
 800b090:	4b24      	ldr	r3, [pc, #144]	; (800b124 <atanf+0x19c>)
 800b092:	429c      	cmp	r4, r3
 800b094:	dc0b      	bgt.n	800b0ae <atanf+0x126>
 800b096:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800b09a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800b09e:	eea0 7a27 	vfma.f32	s14, s0, s15
 800b0a2:	2302      	movs	r3, #2
 800b0a4:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b0a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b0ac:	e7af      	b.n	800b00e <atanf+0x86>
 800b0ae:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800b0b2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b0b6:	2303      	movs	r3, #3
 800b0b8:	e7a9      	b.n	800b00e <atanf+0x86>
 800b0ba:	4a1b      	ldr	r2, [pc, #108]	; (800b128 <atanf+0x1a0>)
 800b0bc:	491b      	ldr	r1, [pc, #108]	; (800b12c <atanf+0x1a4>)
 800b0be:	009b      	lsls	r3, r3, #2
 800b0c0:	441a      	add	r2, r3
 800b0c2:	440b      	add	r3, r1
 800b0c4:	edd3 6a00 	vldr	s13, [r3]
 800b0c8:	ee37 7a66 	vsub.f32	s14, s14, s13
 800b0cc:	2d00      	cmp	r5, #0
 800b0ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b0d2:	ed92 7a00 	vldr	s14, [r2]
 800b0d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b0da:	bfb8      	it	lt
 800b0dc:	eef1 7a67 	vneglt.f32	s15, s15
 800b0e0:	e761      	b.n	800afa6 <atanf+0x1e>
 800b0e2:	bf00      	nop
 800b0e4:	bfc90fdb 	.word	0xbfc90fdb
 800b0e8:	3fc90fdb 	.word	0x3fc90fdb
 800b0ec:	3edfffff 	.word	0x3edfffff
 800b0f0:	7149f2ca 	.word	0x7149f2ca
 800b0f4:	3f97ffff 	.word	0x3f97ffff
 800b0f8:	3c8569d7 	.word	0x3c8569d7
 800b0fc:	3d4bda59 	.word	0x3d4bda59
 800b100:	bd6ef16b 	.word	0xbd6ef16b
 800b104:	3d886b35 	.word	0x3d886b35
 800b108:	3dba2e6e 	.word	0x3dba2e6e
 800b10c:	3e124925 	.word	0x3e124925
 800b110:	3eaaaaab 	.word	0x3eaaaaab
 800b114:	bd15a221 	.word	0xbd15a221
 800b118:	bd9d8795 	.word	0xbd9d8795
 800b11c:	bde38e38 	.word	0xbde38e38
 800b120:	be4ccccd 	.word	0xbe4ccccd
 800b124:	401bffff 	.word	0x401bffff
 800b128:	0800b98c 	.word	0x0800b98c
 800b12c:	0800b99c 	.word	0x0800b99c

0800b130 <fabsf>:
 800b130:	ee10 3a10 	vmov	r3, s0
 800b134:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b138:	ee00 3a10 	vmov	s0, r3
 800b13c:	4770      	bx	lr
	...

0800b140 <_init>:
 800b140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b142:	bf00      	nop
 800b144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b146:	bc08      	pop	{r3}
 800b148:	469e      	mov	lr, r3
 800b14a:	4770      	bx	lr

0800b14c <_fini>:
 800b14c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b14e:	bf00      	nop
 800b150:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b152:	bc08      	pop	{r3}
 800b154:	469e      	mov	lr, r3
 800b156:	4770      	bx	lr
