/*
 * Copyright (C) 2014 LNLS (www.lnls.br)
 * Author: Lucas Russo <lucas.russo@lnls.br>
 *
 * Released according to the GNU LGPL, version 3 or any later version.
 */

#ifndef _PCIE_REGS_H_
#define _PCIE_REGS_H_

/* Some FPGA PCIe constants */
/* SDRAM is accesses via 32-bit BAR (32-bit addressing) */
#define PCIE_SDRAM_PG_SHIFT                 0           /* bits */
#define PCIE_SDRAM_PG_MAX                   20          /* bits */
/* #define PCIE_SDRAM_PG_MAX                   17 */        /* bits */
/* #define PCIE_SDRAM_PG_SIZE                (1<<16)*/   /* in Words (32-bit) */
#define PCIE_SDRAM_PG_SIZE                  (1<<PCIE_SDRAM_PG_MAX)  /* in Bytes (8-bit) */
#define PCIE_SDRAM_PG_MASK                  ((PCIE_SDRAM_PG_SIZE-1) << \
                                                PCIE_SDRAM_PG_SHIFT)

/* One less then PCIE_SDRAM_PG_SIZE, as Wishbone is accessed via
 * 64-bit BAR (64-bit addressed) */
#define PCIE_WB_PG_SHIFT                    0           /* bits */
/*#define PCIE_WB_PG_MAX                      17 */          /* bits */
#define PCIE_WB_PG_MAX                      16          /* bits */
/* #define PCIE_WB_PG_SIZE                  (1<<15)*/    /* in Words (32-bit) */
#define PCIE_WB_PG_SIZE                     (1<<PCIE_WB_PG_MAX)  /* in Bytes (8-bit) */
#define PCIE_WB_PG_MASK                     ((PCIE_WB_PG_SIZE-1) << \
                                                PCIE_WB_PG_SHIFT)

/* Wishbone Word Access Shift (in legacy x86 nomenclature) */
#define WB_QWORD_ACC                        3           /* 64-bit addressing */
#define WB_DWORD_ACC                        2           /* 32-bit addressing */
#define WB_WORD_ACC                         1           /* 16-bit addressing */
#define WB_BYTE_ACC                         0           /* 8-bit addressing */

/************************************************************/
/******************* FPGA PCIe Registers ********************/
/************************************************************/
/* FPGA PCIe registers. These are inside bar0r These must match
 * the FPGA firmware */

#define PCIE_CFG_REG_VERSION                (0 << WB_DWORD_ACC)
#define PCIE_CFG_REG_IRQ_STAT               (2 << WB_DWORD_ACC)

/* IRQ Enable. Write '1' turns on the interrupt, '0' masks. */
#define PCIE_CFG_REG_IRQ_EN                 (4 << WB_DWORD_ACC)

#define PCIE_CFG_REG_ERROR                  (6 << WB_DWORD_ACC)  /* Unused */
#define PCIE_CFG_REG_SDRAM_PG               (7 << WB_DWORD_ACC)
#define PCIE_CFG_REG_STATUS                 (8 << WB_DWORD_ACC)

#define PCIE_CFG_STATUS_DDR_RDY             (0x1 << 7)

#define PCIE_CFG_REG_WB_PG                  (9 << WB_DWORD_ACC)
#define PCIE_CFG_REG_CONTROL                (10 << WB_DWORD_ACC)

/* Upstream DMA channel Constants */
#define PCIE_CFG_REG_DMA_US_PAH             (11 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_US_PAL             (12 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_US_HAH             (13 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_US_HAL             (14 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_US_BDAH            (15 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_US_BDAL            (16 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_US_LENG            (17 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_US_CTRL            (18 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_US_STA             (19 << WB_DWORD_ACC)

/* Downstream DMA channel Constants */
#define PCIE_CFG_REG_DMA_DS_PAH             (20 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_DS_PAL             (21 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_DS_HAH             (22 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_DS_HAL             (23 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_DS_BDAH            (24 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_DS_BDAL            (25 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_DS_LENG            (26 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_DS_CTRL            (27 << WB_DWORD_ACC)
#define PCIE_CFG_REG_DMA_DS_STA             (28 << WB_DWORD_ACC)

/* Address for MRd channel control */
#define PCIE_CFG_REG_MRD_CTRL               (29 << WB_DWORD_ACC)
/* Address for Tx module control */
#define PCIE_CFG_REG_TX_CTRL                (30 << WB_DWORD_ACC)

#define PCIE_CFG_TX_CTRL_CHANNEL_RST        0x0A

/* Address of Interrupt Generator Control (W) */
#define PCIE_CFG_REG_IG_CONTROL             (32 << WB_DWORD_ACC)
/* Address of Interrupt Generator Latency (W+R) */
#define PCIE_CFG_REG_IG_LATENCY             (33 << WB_DWORD_ACC)
/* Address of Interrupt Generator Assert Number (R) */
#define PCIE_CFG_REG_IG_NUM_ASSERT          (34 << WB_DWORD_ACC)
/* Address of Interrupt Generator Deassert Number (R) */
#define PCIE_CFG_REG_IG_NUM_DEASSERT        (35 << WB_DWORD_ACC)
/* Event Buffer FIFO status (R) + control (W) */
#define PCIE_CFG_REG_EB_STACON              (36 << WB_DWORD_ACC)

/* Upstream DMA transferred byte count (R) */
#define PCIE_CFG_REG_US_TRANSF_BC           (37 << WB_DWORD_ACC)
/* Downstream DMA transferred byte count (R) */
#define PCIE_CFG_REG_DS_TRANSF_BC           (38 << WB_DWORD_ACC)

/* Total number of registers */
#define PCIE_CFG_REG_NUM_OF_ADDRESSES       39

/************************************************************/
/********** PCIe Address MSB (BARs) part extractor **********/
/************************************************************/

/********** BAR numbers **********/
#define BAR0NO                              0
#define BAR2NO                              2
#define BAR4NO                              4

/* For the PCIe device, we only have up to 28 address bits, as
 * the 4 MSB are reserved for selecting the BAR to operate on */
/********** PCIe Address MSB (BARs) part extractor **********/
#define PCIE_ADDR_BAR_SHIFT                 28          /* bits */
#define PCIE_ADDR_BAR_MAX                   4           /* bits */
#define PCIE_ADDR_BAR_MASK                  (((1 << PCIE_ADDR_BAR_MAX)-1) << \
                                                PCIE_ADDR_BAR_SHIFT)

/* PCIe LSB (generic) part extractor */
#define PCIE_ADDR_BAR(addr)                 ((addr & PCIE_ADDR_BAR_MASK) >> \
                                                PCIE_ADDR_BAR_SHIFT)

/* For use by LL_IO */
/* We divide the PCIe Wishbone addresses as:
 * bits 32 to 28: BAR address (0, 2 or 4)
 * bits 27 to 0: Wishbone physical address (2^28-1 to 0)*/
#define BAR4_ADDR                       (BAR4NO << PCIE_ADDR_BAR_SHIFT)
#define BAR2_ADDR                       (BAR2NO << PCIE_ADDR_BAR_SHIFT)
#define BAR0_ADDR                       (BAR0NO << PCIE_ADDR_BAR_SHIFT)

/********** PCIe Address LSB (generic) part extractor **********/
#define PCIE_ADDR_GEN_SHIFT                 0           /* bits */
#define PCIE_ADDR_GEN_MAX                   28          /* bits */
#define PCIE_ADDR_GEN_MASK                  (((1 << PCIE_ADDR_GEN_MAX)-1) << \
                                                PCIE_ADDR_GEN_SHIFT)

/* PCIe LSB (generic) part extractor */
#define PCIE_ADDR_GEN(addr)                 ((addr & PCIE_ADDR_GEN_MASK) >> \
                                                PCIE_ADDR_GEN_SHIFT)

/* PCIe LSB (generic) part, for use by LL_IO */
#define PCIE_ADDR_WB(addr)                  ((addr & PCIE_ADDR_GEN_MASK) << \
                                                PCIE_ADDR_GEN_SHIFT)

/********** PCIe SDRAM Address Page number and offset extractor **********/
#define PCIE_ADDR_SDRAM_PG_OFFS(addr)       ((addr & PCIE_SDRAM_PG_MASK) >> \
                                                PCIE_SDRAM_PG_SHIFT)
#define PCIE_ADDR_SDRAM_PG(addr)            ((addr & ~PCIE_SDRAM_PG_MASK) >> \
                                                PCIE_SDRAM_PG_MAX)

/********** PCIe WB Address Page number and offset extractor **********/
#define PCIE_ADDR_WB_PG_OFFS(addr)          ((addr & PCIE_WB_PG_MASK) >> \
                                                PCIE_WB_PG_SHIFT)
#define PCIE_ADDR_WB_PG(addr)               ((addr & ~PCIE_WB_PG_MASK) >> \
                                                PCIE_WB_PG_MAX)

/********** Read or write to BAR **********/
#define BAR_RW_8(barp, addr, datap, rw)                             \
    do {                                                            \
        (rw) ?                                                      \
        (*(datap) = *(uint32_t *)(((uint8_t *)barp) + (addr))) :    \
        (*(uint32_t *)(((uint8_t *)barp) + (addr)) = *(datap));     \
    } while (0)

/* BAR0 is BYTE addressed for the user */
#define BAR0_RW(barp, addr, datap, rw)                              \
    BAR_RW_8(barp, addr, datap, rw)

/* BAR2 is BYTE addressed for the user */
#define BAR2_RW(barp, addr, datap, rw)                              \
    BAR_RW_8(barp, addr, datap, rw)

/* BAR4 is BYTE addresses for the user */
/* On PCIe Core FPGA firmware the wishbone address is provided with
 * only 29 bits, with the LSB zeroed:
 *
 *  bit 31        . . .      bit 3   bit 2   bit 1   bit 0
 *   A31          . . .        A3     '0'     '0'    '0'
 *
 * This is done as the BAR4 is 64-bit addressed. But, the output of the
 * PCIe wrapper are right shifted to avoid dealking with this particularity:
 *
 *  bit 31   bit 30   bit 29  bit 28    . . .      bit 3   bit 2   bit 1   bit 0
 *   '0'      '0'     '0'       A31     . . .        A6     A5      A4      A3
 *
 * */
#define BAR4_RW(barp, addr, datap, rw)                              \
    do {                                                            \
        (rw) ?                                                      \
        (*(datap) = *((barp) + (addr))) :                           \
        (*((barp) + (addr)) = *(datap));                            \
    } while (0)

/********** Read or write block to BAR **********/

#define BAR_RW_8_BLOCK(barp, addr, size, datap, rw)                 \
    do {                                                            \
        if (rw) {                                                   \
            for (uint32_t j = 0; j < size/sizeof (*barp); ++j) {    \
                *((datap) + j) = *(uint32_t *)(((uint8_t *)barp) + j*sizeof (*barp) + addr); \
            }                                                       \
        }                                                           \
        else {                                                      \
            for (uint32_t j = 0; j < size/sizeof (*barp); ++j) {    \
                *(uint32_t *)(((uint8_t *)barp) + j*sizeof (*barp) + addr) = *((datap) + j); \
            };                                                      \
        }                                                           \
    } while (0)

#define BAR2_RW_BLOCK(barp, addr, size, datap, rw)                  \
    BAR_RW_8_BLOCK(barp, addr, size, datap, rw)

#define BAR4_RW_BLOCK(barp, addr, size, datap, rw)                  \
    do {                                                            \
        if (rw) {                                                   \
            for (uint32_t j = 0; j < size/sizeof (*barp); ++j) {    \
                *((datap) + j) = *((barp) + j + addr);              \
            }                                                       \
        }                                                           \
        else {                                                      \
            for (uint32_t j = 0; j < size/sizeof (*barp); ++j) {    \
                *((barp) + j + addr) = *((datap) + j);              \
            }                                                       \
        }                                                           \
    } while (0)

/* FIXME: Figure it out another convenient way of doing this without hiding code! */
/* Macros for ease the PCIe BAR pointer verbosity. */
#define BAR_ACCESS_GEN(bar_addr)        (((llio_dev_pcie_t *)self->dev_handler)->bar_addr)
#define BAR0                            BAR_ACCESS_GEN(bar0)
#define BAR2                            BAR_ACCESS_GEN(bar2)
#define BAR4                            BAR_ACCESS_GEN(bar4)

/* Setting WB and SDRAM pages */
#define SET_PG(which, num)              \
    do {                                \
        BAR0[which >> WB_DWORD_ACC] =   \
                num;                    \
    } while (0)

#define SET_SDRAM_PG(num)               \
    SET_PG(PCIE_CFG_REG_SDRAM_PG, num)

#define SET_WB_PG(num)                  \
    SET_PG(PCIE_CFG_REG_WB_PG, num)

#endif
