
Ganymede C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002988  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08002a48  08002a48  00012a48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002a64  08002a64  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08002a64  08002a64  00012a64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002a6c  08002a6c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002a6c  08002a6c  00012a6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002a70  08002a70  00012a70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002a74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a4  2000000c  08002a80  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b0  08002a80  000200b0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006ef1  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000014bf  00000000  00000000  00026f68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007c8  00000000  00000000  00028428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005e9  00000000  00000000  00028bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001170  00000000  00000000  000291d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000087e4  00000000  00000000  0002a349  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00061312  00000000  00000000  00032b2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001bb0  00000000  00000000  00093e40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  000959f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002a30 	.word	0x08002a30

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002a30 	.word	0x08002a30

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ac:	f000 fb92 	bl	8000bd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b0:	f000 f850 	bl	8000554 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b4:	f000 f97c 	bl	80007b0 <MX_GPIO_Init>
  MX_TIM2_Init();
 80004b8:	f000 f89c 	bl	80005f4 <MX_TIM2_Init>
  MX_TIM21_Init();
 80004bc:	f000 f8f0 	bl	80006a0 <MX_TIM21_Init>
  /* USER CODE BEGIN 2 */
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80004c0:	23a0      	movs	r3, #160	; 0xa0
 80004c2:	05db      	lsls	r3, r3, #23
 80004c4:	2200      	movs	r2, #0
 80004c6:	2101      	movs	r1, #1
 80004c8:	0018      	movs	r0, r3
 80004ca:	f000 fe5b 	bl	8001184 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 80004ce:	23a0      	movs	r3, #160	; 0xa0
 80004d0:	05db      	lsls	r3, r3, #23
 80004d2:	2200      	movs	r2, #0
 80004d4:	2102      	movs	r1, #2
 80004d6:	0018      	movs	r0, r3
 80004d8:	f000 fe54 	bl	8001184 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 80004dc:	23a0      	movs	r3, #160	; 0xa0
 80004de:	05db      	lsls	r3, r3, #23
 80004e0:	2200      	movs	r2, #0
 80004e2:	2104      	movs	r1, #4
 80004e4:	0018      	movs	r0, r3
 80004e6:	f000 fe4d 	bl	8001184 <HAL_GPIO_WritePin>
    //uint32_t pwmValues[] = {0, 5, 10, 15, 20, 25, 30, 35,40,45,50,55,60,65,70,75,80,85,90,95,100,100, 95, 90, 85, 80, 75, 70, 65, 60, 55, 50, 45, 40, 35, 30, 25, 20, 15, 10, 5, 0 };
    //uint32_t PIRVals[] = {5000,0,5000,0,5000,5000,0,5000,0,5000};



    HAL_TIM_PWM_Start(&htim21, TIM_CHANNEL_1);
 80004ea:	4b18      	ldr	r3, [pc, #96]	; (800054c <main+0xa4>)
 80004ec:	2100      	movs	r1, #0
 80004ee:	0018      	movs	r0, r3
 80004f0:	f001 fcf0 	bl	8001ed4 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim21, TIM_CHANNEL_2);
 80004f4:	4b15      	ldr	r3, [pc, #84]	; (800054c <main+0xa4>)
 80004f6:	2104      	movs	r1, #4
 80004f8:	0018      	movs	r0, r3
 80004fa:	f001 fceb 	bl	8001ed4 <HAL_TIM_PWM_Start>
    //HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t *)pwmValues, 40);
    //HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_4, (uint32_t *)PIRVals, 10);
    //HAL_Delay(5000);
   // SetPinB1ToOutput();
   /// HAL_GPIO_WritePin(GPIOA, PIR2_IO_Pin, GPIO_PIN_RESET);
    HAL_Delay(1000);
 80004fe:	23fa      	movs	r3, #250	; 0xfa
 8000500:	009b      	lsls	r3, r3, #2
 8000502:	0018      	movs	r0, r3
 8000504:	f000 fbd6 	bl	8000cb4 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {               //beginIRScan();
	  	  	  	  TIM21-> CCR1 = 18;
 8000508:	4b11      	ldr	r3, [pc, #68]	; (8000550 <main+0xa8>)
 800050a:	2212      	movs	r2, #18
 800050c:	635a      	str	r2, [r3, #52]	; 0x34
	  		  	  HAL_Delay(500);
 800050e:	23fa      	movs	r3, #250	; 0xfa
 8000510:	005b      	lsls	r3, r3, #1
 8000512:	0018      	movs	r0, r3
 8000514:	f000 fbce 	bl	8000cb4 <HAL_Delay>
	  		  	  TIM21 -> CCR1 = 0;
 8000518:	4b0d      	ldr	r3, [pc, #52]	; (8000550 <main+0xa8>)
 800051a:	2200      	movs	r2, #0
 800051c:	635a      	str	r2, [r3, #52]	; 0x34
	  		  	  HAL_Delay(500);
 800051e:	23fa      	movs	r3, #250	; 0xfa
 8000520:	005b      	lsls	r3, r3, #1
 8000522:	0018      	movs	r0, r3
 8000524:	f000 fbc6 	bl	8000cb4 <HAL_Delay>
	  		  	  TIM21 -> CCR2 = 18;
 8000528:	4b09      	ldr	r3, [pc, #36]	; (8000550 <main+0xa8>)
 800052a:	2212      	movs	r2, #18
 800052c:	639a      	str	r2, [r3, #56]	; 0x38
	  		  	  HAL_Delay(500);
 800052e:	23fa      	movs	r3, #250	; 0xfa
 8000530:	005b      	lsls	r3, r3, #1
 8000532:	0018      	movs	r0, r3
 8000534:	f000 fbbe 	bl	8000cb4 <HAL_Delay>
	  		  	  TIM21 -> CCR2 = 0;
 8000538:	4b05      	ldr	r3, [pc, #20]	; (8000550 <main+0xa8>)
 800053a:	2200      	movs	r2, #0
 800053c:	639a      	str	r2, [r3, #56]	; 0x38
	  		  	  HAL_Delay(500);
 800053e:	23fa      	movs	r3, #250	; 0xfa
 8000540:	005b      	lsls	r3, r3, #1
 8000542:	0018      	movs	r0, r3
 8000544:	f000 fbb6 	bl	8000cb4 <HAL_Delay>
	  	  	  	  TIM21-> CCR1 = 18;
 8000548:	e7de      	b.n	8000508 <main+0x60>
 800054a:	46c0      	nop			; (mov r8, r8)
 800054c:	20000068 	.word	0x20000068
 8000550:	40010800 	.word	0x40010800

08000554 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000554:	b590      	push	{r4, r7, lr}
 8000556:	b093      	sub	sp, #76	; 0x4c
 8000558:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055a:	2414      	movs	r4, #20
 800055c:	193b      	adds	r3, r7, r4
 800055e:	0018      	movs	r0, r3
 8000560:	2334      	movs	r3, #52	; 0x34
 8000562:	001a      	movs	r2, r3
 8000564:	2100      	movs	r1, #0
 8000566:	f002 fa37 	bl	80029d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800056a:	003b      	movs	r3, r7
 800056c:	0018      	movs	r0, r3
 800056e:	2314      	movs	r3, #20
 8000570:	001a      	movs	r2, r3
 8000572:	2100      	movs	r1, #0
 8000574:	f002 fa30 	bl	80029d8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000578:	4b1c      	ldr	r3, [pc, #112]	; (80005ec <SystemClock_Config+0x98>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	4a1c      	ldr	r2, [pc, #112]	; (80005f0 <SystemClock_Config+0x9c>)
 800057e:	401a      	ands	r2, r3
 8000580:	4b1a      	ldr	r3, [pc, #104]	; (80005ec <SystemClock_Config+0x98>)
 8000582:	2180      	movs	r1, #128	; 0x80
 8000584:	0109      	lsls	r1, r1, #4
 8000586:	430a      	orrs	r2, r1
 8000588:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800058a:	0021      	movs	r1, r4
 800058c:	187b      	adds	r3, r7, r1
 800058e:	2202      	movs	r2, #2
 8000590:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000592:	187b      	adds	r3, r7, r1
 8000594:	2201      	movs	r2, #1
 8000596:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000598:	187b      	adds	r3, r7, r1
 800059a:	2210      	movs	r2, #16
 800059c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800059e:	187b      	adds	r3, r7, r1
 80005a0:	2200      	movs	r2, #0
 80005a2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005a4:	187b      	adds	r3, r7, r1
 80005a6:	0018      	movs	r0, r3
 80005a8:	f000 fe40 	bl	800122c <HAL_RCC_OscConfig>
 80005ac:	1e03      	subs	r3, r0, #0
 80005ae:	d001      	beq.n	80005b4 <SystemClock_Config+0x60>
  {
    Error_Handler();
 80005b0:	f000 f9f6 	bl	80009a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005b4:	003b      	movs	r3, r7
 80005b6:	220f      	movs	r2, #15
 80005b8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005ba:	003b      	movs	r3, r7
 80005bc:	2201      	movs	r2, #1
 80005be:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005c0:	003b      	movs	r3, r7
 80005c2:	2200      	movs	r2, #0
 80005c4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005c6:	003b      	movs	r3, r7
 80005c8:	2200      	movs	r2, #0
 80005ca:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005cc:	003b      	movs	r3, r7
 80005ce:	2200      	movs	r2, #0
 80005d0:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005d2:	003b      	movs	r3, r7
 80005d4:	2100      	movs	r1, #0
 80005d6:	0018      	movs	r0, r3
 80005d8:	f001 f9a4 	bl	8001924 <HAL_RCC_ClockConfig>
 80005dc:	1e03      	subs	r3, r0, #0
 80005de:	d001      	beq.n	80005e4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80005e0:	f000 f9de 	bl	80009a0 <Error_Handler>
  }
}
 80005e4:	46c0      	nop			; (mov r8, r8)
 80005e6:	46bd      	mov	sp, r7
 80005e8:	b013      	add	sp, #76	; 0x4c
 80005ea:	bd90      	pop	{r4, r7, pc}
 80005ec:	40007000 	.word	0x40007000
 80005f0:	ffffe7ff 	.word	0xffffe7ff

080005f4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b086      	sub	sp, #24
 80005f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005fa:	2308      	movs	r3, #8
 80005fc:	18fb      	adds	r3, r7, r3
 80005fe:	0018      	movs	r0, r3
 8000600:	2310      	movs	r3, #16
 8000602:	001a      	movs	r2, r3
 8000604:	2100      	movs	r1, #0
 8000606:	f002 f9e7 	bl	80029d8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800060a:	003b      	movs	r3, r7
 800060c:	0018      	movs	r0, r3
 800060e:	2308      	movs	r3, #8
 8000610:	001a      	movs	r2, r3
 8000612:	2100      	movs	r1, #0
 8000614:	f002 f9e0 	bl	80029d8 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000618:	4b1e      	ldr	r3, [pc, #120]	; (8000694 <MX_TIM2_Init+0xa0>)
 800061a:	2280      	movs	r2, #128	; 0x80
 800061c:	05d2      	lsls	r2, r2, #23
 800061e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64000-1;
 8000620:	4b1c      	ldr	r3, [pc, #112]	; (8000694 <MX_TIM2_Init+0xa0>)
 8000622:	4a1d      	ldr	r2, [pc, #116]	; (8000698 <MX_TIM2_Init+0xa4>)
 8000624:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000626:	4b1b      	ldr	r3, [pc, #108]	; (8000694 <MX_TIM2_Init+0xa0>)
 8000628:	2200      	movs	r2, #0
 800062a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 800062c:	4b19      	ldr	r3, [pc, #100]	; (8000694 <MX_TIM2_Init+0xa0>)
 800062e:	4a1b      	ldr	r2, [pc, #108]	; (800069c <MX_TIM2_Init+0xa8>)
 8000630:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000632:	4b18      	ldr	r3, [pc, #96]	; (8000694 <MX_TIM2_Init+0xa0>)
 8000634:	2200      	movs	r2, #0
 8000636:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000638:	4b16      	ldr	r3, [pc, #88]	; (8000694 <MX_TIM2_Init+0xa0>)
 800063a:	2280      	movs	r2, #128	; 0x80
 800063c:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800063e:	4b15      	ldr	r3, [pc, #84]	; (8000694 <MX_TIM2_Init+0xa0>)
 8000640:	0018      	movs	r0, r3
 8000642:	f001 fb5d 	bl	8001d00 <HAL_TIM_Base_Init>
 8000646:	1e03      	subs	r3, r0, #0
 8000648:	d001      	beq.n	800064e <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800064a:	f000 f9a9 	bl	80009a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800064e:	2108      	movs	r1, #8
 8000650:	187b      	adds	r3, r7, r1
 8000652:	2280      	movs	r2, #128	; 0x80
 8000654:	0152      	lsls	r2, r2, #5
 8000656:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000658:	187a      	adds	r2, r7, r1
 800065a:	4b0e      	ldr	r3, [pc, #56]	; (8000694 <MX_TIM2_Init+0xa0>)
 800065c:	0011      	movs	r1, r2
 800065e:	0018      	movs	r0, r3
 8000660:	f001 fe6a 	bl	8002338 <HAL_TIM_ConfigClockSource>
 8000664:	1e03      	subs	r3, r0, #0
 8000666:	d001      	beq.n	800066c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000668:	f000 f99a 	bl	80009a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800066c:	003b      	movs	r3, r7
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000672:	003b      	movs	r3, r7
 8000674:	2200      	movs	r2, #0
 8000676:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000678:	003a      	movs	r2, r7
 800067a:	4b06      	ldr	r3, [pc, #24]	; (8000694 <MX_TIM2_Init+0xa0>)
 800067c:	0011      	movs	r1, r2
 800067e:	0018      	movs	r0, r3
 8000680:	f002 f95a 	bl	8002938 <HAL_TIMEx_MasterConfigSynchronization>
 8000684:	1e03      	subs	r3, r0, #0
 8000686:	d001      	beq.n	800068c <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000688:	f000 f98a 	bl	80009a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800068c:	46c0      	nop			; (mov r8, r8)
 800068e:	46bd      	mov	sp, r7
 8000690:	b006      	add	sp, #24
 8000692:	bd80      	pop	{r7, pc}
 8000694:	20000028 	.word	0x20000028
 8000698:	0000f9ff 	.word	0x0000f9ff
 800069c:	000003e7 	.word	0x000003e7

080006a0 <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b08a      	sub	sp, #40	; 0x28
 80006a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006a6:	2318      	movs	r3, #24
 80006a8:	18fb      	adds	r3, r7, r3
 80006aa:	0018      	movs	r0, r3
 80006ac:	2310      	movs	r3, #16
 80006ae:	001a      	movs	r2, r3
 80006b0:	2100      	movs	r1, #0
 80006b2:	f002 f991 	bl	80029d8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006b6:	2310      	movs	r3, #16
 80006b8:	18fb      	adds	r3, r7, r3
 80006ba:	0018      	movs	r0, r3
 80006bc:	2308      	movs	r3, #8
 80006be:	001a      	movs	r2, r3
 80006c0:	2100      	movs	r1, #0
 80006c2:	f002 f989 	bl	80029d8 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006c6:	003b      	movs	r3, r7
 80006c8:	0018      	movs	r0, r3
 80006ca:	2310      	movs	r3, #16
 80006cc:	001a      	movs	r2, r3
 80006ce:	2100      	movs	r1, #0
 80006d0:	f002 f982 	bl	80029d8 <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 80006d4:	4b34      	ldr	r3, [pc, #208]	; (80007a8 <MX_TIM21_Init+0x108>)
 80006d6:	4a35      	ldr	r2, [pc, #212]	; (80007ac <MX_TIM21_Init+0x10c>)
 80006d8:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 8-1;
 80006da:	4b33      	ldr	r3, [pc, #204]	; (80007a8 <MX_TIM21_Init+0x108>)
 80006dc:	2207      	movs	r2, #7
 80006de:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006e0:	4b31      	ldr	r3, [pc, #196]	; (80007a8 <MX_TIM21_Init+0x108>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 36-1;
 80006e6:	4b30      	ldr	r3, [pc, #192]	; (80007a8 <MX_TIM21_Init+0x108>)
 80006e8:	2223      	movs	r2, #35	; 0x23
 80006ea:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006ec:	4b2e      	ldr	r3, [pc, #184]	; (80007a8 <MX_TIM21_Init+0x108>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80006f2:	4b2d      	ldr	r3, [pc, #180]	; (80007a8 <MX_TIM21_Init+0x108>)
 80006f4:	2280      	movs	r2, #128	; 0x80
 80006f6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 80006f8:	4b2b      	ldr	r3, [pc, #172]	; (80007a8 <MX_TIM21_Init+0x108>)
 80006fa:	0018      	movs	r0, r3
 80006fc:	f001 fb00 	bl	8001d00 <HAL_TIM_Base_Init>
 8000700:	1e03      	subs	r3, r0, #0
 8000702:	d001      	beq.n	8000708 <MX_TIM21_Init+0x68>
  {
    Error_Handler();
 8000704:	f000 f94c 	bl	80009a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000708:	2118      	movs	r1, #24
 800070a:	187b      	adds	r3, r7, r1
 800070c:	2280      	movs	r2, #128	; 0x80
 800070e:	0152      	lsls	r2, r2, #5
 8000710:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 8000712:	187a      	adds	r2, r7, r1
 8000714:	4b24      	ldr	r3, [pc, #144]	; (80007a8 <MX_TIM21_Init+0x108>)
 8000716:	0011      	movs	r1, r2
 8000718:	0018      	movs	r0, r3
 800071a:	f001 fe0d 	bl	8002338 <HAL_TIM_ConfigClockSource>
 800071e:	1e03      	subs	r3, r0, #0
 8000720:	d001      	beq.n	8000726 <MX_TIM21_Init+0x86>
  {
    Error_Handler();
 8000722:	f000 f93d 	bl	80009a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim21) != HAL_OK)
 8000726:	4b20      	ldr	r3, [pc, #128]	; (80007a8 <MX_TIM21_Init+0x108>)
 8000728:	0018      	movs	r0, r3
 800072a:	f001 fb8b 	bl	8001e44 <HAL_TIM_PWM_Init>
 800072e:	1e03      	subs	r3, r0, #0
 8000730:	d001      	beq.n	8000736 <MX_TIM21_Init+0x96>
  {
    Error_Handler();
 8000732:	f000 f935 	bl	80009a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000736:	2110      	movs	r1, #16
 8000738:	187b      	adds	r3, r7, r1
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800073e:	187b      	adds	r3, r7, r1
 8000740:	2200      	movs	r2, #0
 8000742:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8000744:	187a      	adds	r2, r7, r1
 8000746:	4b18      	ldr	r3, [pc, #96]	; (80007a8 <MX_TIM21_Init+0x108>)
 8000748:	0011      	movs	r1, r2
 800074a:	0018      	movs	r0, r3
 800074c:	f002 f8f4 	bl	8002938 <HAL_TIMEx_MasterConfigSynchronization>
 8000750:	1e03      	subs	r3, r0, #0
 8000752:	d001      	beq.n	8000758 <MX_TIM21_Init+0xb8>
  {
    Error_Handler();
 8000754:	f000 f924 	bl	80009a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000758:	003b      	movs	r3, r7
 800075a:	2260      	movs	r2, #96	; 0x60
 800075c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800075e:	003b      	movs	r3, r7
 8000760:	2200      	movs	r2, #0
 8000762:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000764:	003b      	movs	r3, r7
 8000766:	2200      	movs	r2, #0
 8000768:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800076a:	003b      	movs	r3, r7
 800076c:	2200      	movs	r2, #0
 800076e:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000770:	0039      	movs	r1, r7
 8000772:	4b0d      	ldr	r3, [pc, #52]	; (80007a8 <MX_TIM21_Init+0x108>)
 8000774:	2200      	movs	r2, #0
 8000776:	0018      	movs	r0, r3
 8000778:	f001 fd18 	bl	80021ac <HAL_TIM_PWM_ConfigChannel>
 800077c:	1e03      	subs	r3, r0, #0
 800077e:	d001      	beq.n	8000784 <MX_TIM21_Init+0xe4>
  {
    Error_Handler();
 8000780:	f000 f90e 	bl	80009a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim21, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000784:	0039      	movs	r1, r7
 8000786:	4b08      	ldr	r3, [pc, #32]	; (80007a8 <MX_TIM21_Init+0x108>)
 8000788:	2204      	movs	r2, #4
 800078a:	0018      	movs	r0, r3
 800078c:	f001 fd0e 	bl	80021ac <HAL_TIM_PWM_ConfigChannel>
 8000790:	1e03      	subs	r3, r0, #0
 8000792:	d001      	beq.n	8000798 <MX_TIM21_Init+0xf8>
  {
    Error_Handler();
 8000794:	f000 f904 	bl	80009a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */
  HAL_TIM_MspPostInit(&htim21);
 8000798:	4b03      	ldr	r3, [pc, #12]	; (80007a8 <MX_TIM21_Init+0x108>)
 800079a:	0018      	movs	r0, r3
 800079c:	f000 f946 	bl	8000a2c <HAL_TIM_MspPostInit>

}
 80007a0:	46c0      	nop			; (mov r8, r8)
 80007a2:	46bd      	mov	sp, r7
 80007a4:	b00a      	add	sp, #40	; 0x28
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	20000068 	.word	0x20000068
 80007ac:	40010800 	.word	0x40010800

080007b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007b0:	b590      	push	{r4, r7, lr}
 80007b2:	b089      	sub	sp, #36	; 0x24
 80007b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b6:	240c      	movs	r4, #12
 80007b8:	193b      	adds	r3, r7, r4
 80007ba:	0018      	movs	r0, r3
 80007bc:	2314      	movs	r3, #20
 80007be:	001a      	movs	r2, r3
 80007c0:	2100      	movs	r1, #0
 80007c2:	f002 f909 	bl	80029d8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c6:	4b49      	ldr	r3, [pc, #292]	; (80008ec <MX_GPIO_Init+0x13c>)
 80007c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007ca:	4b48      	ldr	r3, [pc, #288]	; (80008ec <MX_GPIO_Init+0x13c>)
 80007cc:	2104      	movs	r1, #4
 80007ce:	430a      	orrs	r2, r1
 80007d0:	62da      	str	r2, [r3, #44]	; 0x2c
 80007d2:	4b46      	ldr	r3, [pc, #280]	; (80008ec <MX_GPIO_Init+0x13c>)
 80007d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007d6:	2204      	movs	r2, #4
 80007d8:	4013      	ands	r3, r2
 80007da:	60bb      	str	r3, [r7, #8]
 80007dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007de:	4b43      	ldr	r3, [pc, #268]	; (80008ec <MX_GPIO_Init+0x13c>)
 80007e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007e2:	4b42      	ldr	r3, [pc, #264]	; (80008ec <MX_GPIO_Init+0x13c>)
 80007e4:	2101      	movs	r1, #1
 80007e6:	430a      	orrs	r2, r1
 80007e8:	62da      	str	r2, [r3, #44]	; 0x2c
 80007ea:	4b40      	ldr	r3, [pc, #256]	; (80008ec <MX_GPIO_Init+0x13c>)
 80007ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007ee:	2201      	movs	r2, #1
 80007f0:	4013      	ands	r3, r2
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f6:	4b3d      	ldr	r3, [pc, #244]	; (80008ec <MX_GPIO_Init+0x13c>)
 80007f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007fa:	4b3c      	ldr	r3, [pc, #240]	; (80008ec <MX_GPIO_Init+0x13c>)
 80007fc:	2102      	movs	r1, #2
 80007fe:	430a      	orrs	r2, r1
 8000800:	62da      	str	r2, [r3, #44]	; 0x2c
 8000802:	4b3a      	ldr	r3, [pc, #232]	; (80008ec <MX_GPIO_Init+0x13c>)
 8000804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000806:	2202      	movs	r2, #2
 8000808:	4013      	ands	r3, r2
 800080a:	603b      	str	r3, [r7, #0]
 800080c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Blue_Pin|Red_Pin|PIR2_SERIAL__Pin, GPIO_PIN_RESET);
 800080e:	23a0      	movs	r3, #160	; 0xa0
 8000810:	05db      	lsls	r3, r3, #23
 8000812:	2200      	movs	r2, #0
 8000814:	210d      	movs	r1, #13
 8000816:	0018      	movs	r0, r3
 8000818:	f000 fcb4 	bl	8001184 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Green_GPIO_Port, Green_Pin, GPIO_PIN_SET);
 800081c:	23a0      	movs	r3, #160	; 0xa0
 800081e:	05db      	lsls	r3, r3, #23
 8000820:	2201      	movs	r2, #1
 8000822:	2102      	movs	r1, #2
 8000824:	0018      	movs	r0, r3
 8000826:	f000 fcad 	bl	8001184 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PROX_VERTICAL_Pin PROX_HORIZONTAL_Pin */
  GPIO_InitStruct.Pin = PROX_VERTICAL_Pin|PROX_HORIZONTAL_Pin;
 800082a:	193b      	adds	r3, r7, r4
 800082c:	22c0      	movs	r2, #192	; 0xc0
 800082e:	0212      	lsls	r2, r2, #8
 8000830:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000832:	193b      	adds	r3, r7, r4
 8000834:	2288      	movs	r2, #136	; 0x88
 8000836:	0352      	lsls	r2, r2, #13
 8000838:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	193b      	adds	r3, r7, r4
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000840:	193b      	adds	r3, r7, r4
 8000842:	4a2b      	ldr	r2, [pc, #172]	; (80008f0 <MX_GPIO_Init+0x140>)
 8000844:	0019      	movs	r1, r3
 8000846:	0010      	movs	r0, r2
 8000848:	f000 fb36 	bl	8000eb8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Blue_Pin Green_Pin Red_Pin PIR2_SERIAL__Pin */
  GPIO_InitStruct.Pin = Blue_Pin|Green_Pin|Red_Pin|PIR2_SERIAL__Pin;
 800084c:	193b      	adds	r3, r7, r4
 800084e:	220f      	movs	r2, #15
 8000850:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000852:	193b      	adds	r3, r7, r4
 8000854:	2201      	movs	r2, #1
 8000856:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	193b      	adds	r3, r7, r4
 800085a:	2200      	movs	r2, #0
 800085c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800085e:	193b      	adds	r3, r7, r4
 8000860:	2200      	movs	r2, #0
 8000862:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000864:	193a      	adds	r2, r7, r4
 8000866:	23a0      	movs	r3, #160	; 0xa0
 8000868:	05db      	lsls	r3, r3, #23
 800086a:	0011      	movs	r1, r2
 800086c:	0018      	movs	r0, r3
 800086e:	f000 fb23 	bl	8000eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIR1_Pin */
  GPIO_InitStruct.Pin = PIR1_Pin;
 8000872:	193b      	adds	r3, r7, r4
 8000874:	2210      	movs	r2, #16
 8000876:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000878:	193b      	adds	r3, r7, r4
 800087a:	2288      	movs	r2, #136	; 0x88
 800087c:	0352      	lsls	r2, r2, #13
 800087e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000880:	193b      	adds	r3, r7, r4
 8000882:	2200      	movs	r2, #0
 8000884:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PIR1_GPIO_Port, &GPIO_InitStruct);
 8000886:	193a      	adds	r2, r7, r4
 8000888:	23a0      	movs	r3, #160	; 0xa0
 800088a:	05db      	lsls	r3, r3, #23
 800088c:	0011      	movs	r1, r2
 800088e:	0018      	movs	r0, r3
 8000890:	f000 fb12 	bl	8000eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 8000894:	193b      	adds	r3, r7, r4
 8000896:	2280      	movs	r2, #128	; 0x80
 8000898:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800089a:	193b      	adds	r3, r7, r4
 800089c:	22c4      	movs	r2, #196	; 0xc4
 800089e:	0392      	lsls	r2, r2, #14
 80008a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	193b      	adds	r3, r7, r4
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 80008a8:	193a      	adds	r2, r7, r4
 80008aa:	23a0      	movs	r3, #160	; 0xa0
 80008ac:	05db      	lsls	r3, r3, #23
 80008ae:	0011      	movs	r1, r2
 80008b0:	0018      	movs	r0, r3
 80008b2:	f000 fb01 	bl	8000eb8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIR2_IO_Pin */
  GPIO_InitStruct.Pin = PIR2_IO_Pin;
 80008b6:	193b      	adds	r3, r7, r4
 80008b8:	2202      	movs	r2, #2
 80008ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008bc:	193b      	adds	r3, r7, r4
 80008be:	2200      	movs	r2, #0
 80008c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c2:	193b      	adds	r3, r7, r4
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(PIR2_IO_GPIO_Port, &GPIO_InitStruct);
 80008c8:	193b      	adds	r3, r7, r4
 80008ca:	4a0a      	ldr	r2, [pc, #40]	; (80008f4 <MX_GPIO_Init+0x144>)
 80008cc:	0019      	movs	r1, r3
 80008ce:	0010      	movs	r0, r2
 80008d0:	f000 faf2 	bl	8000eb8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80008d4:	2200      	movs	r2, #0
 80008d6:	2100      	movs	r1, #0
 80008d8:	2007      	movs	r0, #7
 80008da:	f000 fabb 	bl	8000e54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80008de:	2007      	movs	r0, #7
 80008e0:	f000 facd 	bl	8000e7e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */


/* USER CODE END MX_GPIO_Init_2 */
}
 80008e4:	46c0      	nop			; (mov r8, r8)
 80008e6:	46bd      	mov	sp, r7
 80008e8:	b009      	add	sp, #36	; 0x24
 80008ea:	bd90      	pop	{r4, r7, pc}
 80008ec:	40021000 	.word	0x40021000
 80008f0:	50000800 	.word	0x50000800
 80008f4:	50000400 	.word	0x50000400

080008f8 <HAL_GPIO_EXTI_Callback>:
  }*/

//// Interrupts

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
  {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b082      	sub	sp, #8
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	0002      	movs	r2, r0
 8000900:	1dbb      	adds	r3, r7, #6
 8000902:	801a      	strh	r2, [r3, #0]


      if(GPIO_Pin == PROX_VERTICAL_Pin)// If The INT Source Is EXTI Line9 (A9 Pin)
 8000904:	1dbb      	adds	r3, r7, #6
 8000906:	881a      	ldrh	r2, [r3, #0]
 8000908:	2380      	movs	r3, #128	; 0x80
 800090a:	01db      	lsls	r3, r3, #7
 800090c:	429a      	cmp	r2, r3
 800090e:	d102      	bne.n	8000916 <HAL_GPIO_EXTI_Callback+0x1e>
    	  //HAL_Delay(500);
    	  //HAL_GPIO_WritePin(GPIOA, Green_Pin, GPIO_PIN_RESET);

    	  //RoomEmpty();

    	  VBit = 1;
 8000910:	4b0e      	ldr	r3, [pc, #56]	; (800094c <HAL_GPIO_EXTI_Callback+0x54>)
 8000912:	2201      	movs	r2, #1
 8000914:	701a      	strb	r2, [r3, #0]
      }

      if (GPIO_Pin == PROX_HORIZONTAL_Pin)
 8000916:	1dbb      	adds	r3, r7, #6
 8000918:	881a      	ldrh	r2, [r3, #0]
 800091a:	2380      	movs	r3, #128	; 0x80
 800091c:	021b      	lsls	r3, r3, #8
 800091e:	429a      	cmp	r2, r3
 8000920:	d102      	bne.n	8000928 <HAL_GPIO_EXTI_Callback+0x30>
    	  //HAL_GPIO_WritePin(GPIOA, Red_Pin, GPIO_PIN_RESET);
    	  //HAL_GPIO_TogglePin(GPIOA, Green_Pin);
    	//TIM2->CNT = 0;
    	//RoomFull();

    	  HBit = 1;
 8000922:	4b0b      	ldr	r3, [pc, #44]	; (8000950 <HAL_GPIO_EXTI_Callback+0x58>)
 8000924:	2201      	movs	r2, #1
 8000926:	701a      	strb	r2, [r3, #0]
      }

      if (GPIO_Pin == PIR1_Pin)
 8000928:	1dbb      	adds	r3, r7, #6
 800092a:	881b      	ldrh	r3, [r3, #0]
 800092c:	2b10      	cmp	r3, #16
 800092e:	d109      	bne.n	8000944 <HAL_GPIO_EXTI_Callback+0x4c>
          	    //HAL_GPIO_TogglePin(GPIOA, Green_Pin);
          	  //HAL_TIM_Base_Stop_IT(&htim2);
          	  //HAL_TIM_Base_Start_IT(&htim2);
    	        //HAL_GPIO_TogglePin(GPIOA,Red_Pin);

    	  	  	 HAL_GPIO_TogglePin(GPIOA,Red_Pin);
 8000930:	23a0      	movs	r3, #160	; 0xa0
 8000932:	05db      	lsls	r3, r3, #23
 8000934:	2104      	movs	r1, #4
 8000936:	0018      	movs	r0, r3
 8000938:	f000 fc41 	bl	80011be <HAL_GPIO_TogglePin>
    	  	  	 HAL_TIM_Base_Start_IT(&htim2);
 800093c:	4b05      	ldr	r3, [pc, #20]	; (8000954 <HAL_GPIO_EXTI_Callback+0x5c>)
 800093e:	0018      	movs	r0, r3
 8000940:	f001 fa3c 	bl	8001dbc <HAL_TIM_Base_Start_IT>

            }
  }
 8000944:	46c0      	nop			; (mov r8, r8)
 8000946:	46bd      	mov	sp, r7
 8000948:	b002      	add	sp, #8
 800094a:	bd80      	pop	{r7, pc}
 800094c:	200000a9 	.word	0x200000a9
 8000950:	200000a8 	.word	0x200000a8
 8000954:	20000028 	.word	0x20000028

08000958 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]

	//determineOccu();

	HAL_TIM_Base_Stop(&htim2);
 8000960:	4b0e      	ldr	r3, [pc, #56]	; (800099c <HAL_TIM_PeriodElapsedCallback+0x44>)
 8000962:	0018      	movs	r0, r3
 8000964:	f001 fa0c 	bl	8001d80 <HAL_TIM_Base_Stop>
	__HAL_TIM_SET_COUNTER(&htim2, 1); // change counter timeout
 8000968:	4b0c      	ldr	r3, [pc, #48]	; (800099c <HAL_TIM_PeriodElapsedCallback+0x44>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	2201      	movs	r2, #1
 800096e:	625a      	str	r2, [r3, #36]	; 0x24

	if (htim->Instance == TIM2) { // Replace TIMx with your timer instance, e.g., TIM2
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681a      	ldr	r2, [r3, #0]
 8000974:	2380      	movs	r3, #128	; 0x80
 8000976:	05db      	lsls	r3, r3, #23
 8000978:	429a      	cmp	r2, r3
 800097a:	d10a      	bne.n	8000992 <HAL_TIM_PeriodElapsedCallback+0x3a>
	        // Clear the timer's interrupt flag to prevent re-entering this ISR due to the same event
	        __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	2202      	movs	r2, #2
 8000982:	4252      	negs	r2, r2
 8000984:	611a      	str	r2, [r3, #16]

	        // Optionally reset the counter if needed (not always necessary if auto-reload is used)
	        //__HAL_TIM_SET_COUNTER(htim, 0);

	        // Here, you can add your code to handle what should happen at each timer interrupt
	        HAL_GPIO_TogglePin(GPIOA,Green_Pin);
 8000986:	23a0      	movs	r3, #160	; 0xa0
 8000988:	05db      	lsls	r3, r3, #23
 800098a:	2102      	movs	r1, #2
 800098c:	0018      	movs	r0, r3
 800098e:	f000 fc16 	bl	80011be <HAL_GPIO_TogglePin>
	{
		//HAL_TIM_Base_Stop_IT(&htim2);
		count = 0;
	}*/
	//HAL_GPIO_TogglePin(GPIOA, Green_Pin);
}
 8000992:	46c0      	nop			; (mov r8, r8)
 8000994:	46bd      	mov	sp, r7
 8000996:	b002      	add	sp, #8
 8000998:	bd80      	pop	{r7, pc}
 800099a:	46c0      	nop			; (mov r8, r8)
 800099c:	20000028 	.word	0x20000028

080009a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009a4:	b672      	cpsid	i
}
 80009a6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009a8:	e7fe      	b.n	80009a8 <Error_Handler+0x8>
	...

080009ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009b0:	4b07      	ldr	r3, [pc, #28]	; (80009d0 <HAL_MspInit+0x24>)
 80009b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009b4:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <HAL_MspInit+0x24>)
 80009b6:	2101      	movs	r1, #1
 80009b8:	430a      	orrs	r2, r1
 80009ba:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80009bc:	4b04      	ldr	r3, [pc, #16]	; (80009d0 <HAL_MspInit+0x24>)
 80009be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80009c0:	4b03      	ldr	r3, [pc, #12]	; (80009d0 <HAL_MspInit+0x24>)
 80009c2:	2180      	movs	r1, #128	; 0x80
 80009c4:	0549      	lsls	r1, r1, #21
 80009c6:	430a      	orrs	r2, r1
 80009c8:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ca:	46c0      	nop			; (mov r8, r8)
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	40021000 	.word	0x40021000

080009d4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b082      	sub	sp, #8
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681a      	ldr	r2, [r3, #0]
 80009e0:	2380      	movs	r3, #128	; 0x80
 80009e2:	05db      	lsls	r3, r3, #23
 80009e4:	429a      	cmp	r2, r3
 80009e6:	d10e      	bne.n	8000a06 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009e8:	4b0e      	ldr	r3, [pc, #56]	; (8000a24 <HAL_TIM_Base_MspInit+0x50>)
 80009ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80009ec:	4b0d      	ldr	r3, [pc, #52]	; (8000a24 <HAL_TIM_Base_MspInit+0x50>)
 80009ee:	2101      	movs	r1, #1
 80009f0:	430a      	orrs	r2, r1
 80009f2:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80009f4:	2200      	movs	r2, #0
 80009f6:	2100      	movs	r1, #0
 80009f8:	200f      	movs	r0, #15
 80009fa:	f000 fa2b 	bl	8000e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80009fe:	200f      	movs	r0, #15
 8000a00:	f000 fa3d 	bl	8000e7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM21_MspInit 1 */

  /* USER CODE END TIM21_MspInit 1 */
  }

}
 8000a04:	e00a      	b.n	8000a1c <HAL_TIM_Base_MspInit+0x48>
  else if(htim_base->Instance==TIM21)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a07      	ldr	r2, [pc, #28]	; (8000a28 <HAL_TIM_Base_MspInit+0x54>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d105      	bne.n	8000a1c <HAL_TIM_Base_MspInit+0x48>
    __HAL_RCC_TIM21_CLK_ENABLE();
 8000a10:	4b04      	ldr	r3, [pc, #16]	; (8000a24 <HAL_TIM_Base_MspInit+0x50>)
 8000a12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000a14:	4b03      	ldr	r3, [pc, #12]	; (8000a24 <HAL_TIM_Base_MspInit+0x50>)
 8000a16:	2104      	movs	r1, #4
 8000a18:	430a      	orrs	r2, r1
 8000a1a:	635a      	str	r2, [r3, #52]	; 0x34
}
 8000a1c:	46c0      	nop			; (mov r8, r8)
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	b002      	add	sp, #8
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40021000 	.word	0x40021000
 8000a28:	40010800 	.word	0x40010800

08000a2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a2c:	b590      	push	{r4, r7, lr}
 8000a2e:	b089      	sub	sp, #36	; 0x24
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a34:	240c      	movs	r4, #12
 8000a36:	193b      	adds	r3, r7, r4
 8000a38:	0018      	movs	r0, r3
 8000a3a:	2314      	movs	r3, #20
 8000a3c:	001a      	movs	r2, r3
 8000a3e:	2100      	movs	r1, #0
 8000a40:	f001 ffca 	bl	80029d8 <memset>
  if(htim->Instance==TIM21)
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a20      	ldr	r2, [pc, #128]	; (8000acc <HAL_TIM_MspPostInit+0xa0>)
 8000a4a:	4293      	cmp	r3, r2
 8000a4c:	d13a      	bne.n	8000ac4 <HAL_TIM_MspPostInit+0x98>
  {
  /* USER CODE BEGIN TIM21_MspPostInit 0 */

  /* USER CODE END TIM21_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4e:	4b20      	ldr	r3, [pc, #128]	; (8000ad0 <HAL_TIM_MspPostInit+0xa4>)
 8000a50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a52:	4b1f      	ldr	r3, [pc, #124]	; (8000ad0 <HAL_TIM_MspPostInit+0xa4>)
 8000a54:	2101      	movs	r1, #1
 8000a56:	430a      	orrs	r2, r1
 8000a58:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a5a:	4b1d      	ldr	r3, [pc, #116]	; (8000ad0 <HAL_TIM_MspPostInit+0xa4>)
 8000a5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a5e:	2201      	movs	r2, #1
 8000a60:	4013      	ands	r3, r2
 8000a62:	60bb      	str	r3, [r7, #8]
 8000a64:	68bb      	ldr	r3, [r7, #8]
    /**TIM21 GPIO Configuration
    PA9     ------> TIM21_CH2
    PA10     ------> TIM21_CH1
    */
    GPIO_InitStruct.Pin = IR_2_Pin;
 8000a66:	193b      	adds	r3, r7, r4
 8000a68:	2280      	movs	r2, #128	; 0x80
 8000a6a:	0092      	lsls	r2, r2, #2
 8000a6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a6e:	193b      	adds	r3, r7, r4
 8000a70:	2202      	movs	r2, #2
 8000a72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a74:	193b      	adds	r3, r7, r4
 8000a76:	2200      	movs	r2, #0
 8000a78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7a:	193b      	adds	r3, r7, r4
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM21;
 8000a80:	193b      	adds	r3, r7, r4
 8000a82:	2205      	movs	r2, #5
 8000a84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(IR_2_GPIO_Port, &GPIO_InitStruct);
 8000a86:	193a      	adds	r2, r7, r4
 8000a88:	23a0      	movs	r3, #160	; 0xa0
 8000a8a:	05db      	lsls	r3, r3, #23
 8000a8c:	0011      	movs	r1, r2
 8000a8e:	0018      	movs	r0, r3
 8000a90:	f000 fa12 	bl	8000eb8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IR_1_Pin;
 8000a94:	0021      	movs	r1, r4
 8000a96:	187b      	adds	r3, r7, r1
 8000a98:	2280      	movs	r2, #128	; 0x80
 8000a9a:	00d2      	lsls	r2, r2, #3
 8000a9c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9e:	187b      	adds	r3, r7, r1
 8000aa0:	2202      	movs	r2, #2
 8000aa2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	187b      	adds	r3, r7, r1
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aaa:	187b      	adds	r3, r7, r1
 8000aac:	2200      	movs	r2, #0
 8000aae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM21;
 8000ab0:	187b      	adds	r3, r7, r1
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(IR_1_GPIO_Port, &GPIO_InitStruct);
 8000ab6:	187a      	adds	r2, r7, r1
 8000ab8:	23a0      	movs	r3, #160	; 0xa0
 8000aba:	05db      	lsls	r3, r3, #23
 8000abc:	0011      	movs	r1, r2
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f000 f9fa 	bl	8000eb8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM21_MspPostInit 1 */

  /* USER CODE END TIM21_MspPostInit 1 */
  }

}
 8000ac4:	46c0      	nop			; (mov r8, r8)
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	b009      	add	sp, #36	; 0x24
 8000aca:	bd90      	pop	{r4, r7, pc}
 8000acc:	40010800 	.word	0x40010800
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ad8:	e7fe      	b.n	8000ad8 <NMI_Handler+0x4>

08000ada <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ada:	b580      	push	{r7, lr}
 8000adc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ade:	e7fe      	b.n	8000ade <HardFault_Handler+0x4>

08000ae0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000ae4:	46c0      	nop			; (mov r8, r8)
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000aea:	b580      	push	{r7, lr}
 8000aec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000aee:	46c0      	nop			; (mov r8, r8)
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}

08000af4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000af8:	f000 f8c0 	bl	8000c7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000afc:	46c0      	nop			; (mov r8, r8)
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bd80      	pop	{r7, pc}

08000b02 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PIR1_Pin);
 8000b06:	2010      	movs	r0, #16
 8000b08:	f000 fb74 	bl	80011f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Button_Pin);
 8000b0c:	2080      	movs	r0, #128	; 0x80
 8000b0e:	f000 fb71 	bl	80011f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PROX_VERTICAL_Pin);
 8000b12:	2380      	movs	r3, #128	; 0x80
 8000b14:	01db      	lsls	r3, r3, #7
 8000b16:	0018      	movs	r0, r3
 8000b18:	f000 fb6c 	bl	80011f4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(PROX_HORIZONTAL_Pin);
 8000b1c:	2380      	movs	r3, #128	; 0x80
 8000b1e:	021b      	lsls	r3, r3, #8
 8000b20:	0018      	movs	r0, r3
 8000b22:	f000 fb67 	bl	80011f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000b26:	46c0      	nop			; (mov r8, r8)
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}

08000b2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b30:	4b03      	ldr	r3, [pc, #12]	; (8000b40 <TIM2_IRQHandler+0x14>)
 8000b32:	0018      	movs	r0, r3
 8000b34:	f001 fa52 	bl	8001fdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000b38:	46c0      	nop			; (mov r8, r8)
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	46c0      	nop			; (mov r8, r8)
 8000b40:	20000028 	.word	0x20000028

08000b44 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b48:	46c0      	nop			; (mov r8, r8)
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
	...

08000b50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000b50:	4813      	ldr	r0, [pc, #76]	; (8000ba0 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8000b52:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b54:	f7ff fff6 	bl	8000b44 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000b58:	4812      	ldr	r0, [pc, #72]	; (8000ba4 <LoopForever+0x6>)
    LDR R1, [R0]
 8000b5a:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000b5c:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000b5e:	4a12      	ldr	r2, [pc, #72]	; (8000ba8 <LoopForever+0xa>)
    CMP R1, R2
 8000b60:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000b62:	d105      	bne.n	8000b70 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000b64:	4811      	ldr	r0, [pc, #68]	; (8000bac <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000b66:	4912      	ldr	r1, [pc, #72]	; (8000bb0 <LoopForever+0x12>)
    STR R1, [R0]
 8000b68:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000b6a:	4812      	ldr	r0, [pc, #72]	; (8000bb4 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000b6c:	4912      	ldr	r1, [pc, #72]	; (8000bb8 <LoopForever+0x1a>)
    STR R1, [R0]
 8000b6e:	6001      	str	r1, [r0, #0]

08000b70 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b70:	4812      	ldr	r0, [pc, #72]	; (8000bbc <LoopForever+0x1e>)
  ldr r1, =_edata
 8000b72:	4913      	ldr	r1, [pc, #76]	; (8000bc0 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000b74:	4a13      	ldr	r2, [pc, #76]	; (8000bc4 <LoopForever+0x26>)
  movs r3, #0
 8000b76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b78:	e002      	b.n	8000b80 <LoopCopyDataInit>

08000b7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b7e:	3304      	adds	r3, #4

08000b80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b84:	d3f9      	bcc.n	8000b7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b86:	4a10      	ldr	r2, [pc, #64]	; (8000bc8 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000b88:	4c10      	ldr	r4, [pc, #64]	; (8000bcc <LoopForever+0x2e>)
  movs r3, #0
 8000b8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b8c:	e001      	b.n	8000b92 <LoopFillZerobss>

08000b8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b90:	3204      	adds	r2, #4

08000b92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b94:	d3fb      	bcc.n	8000b8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b96:	f001 ff27 	bl	80029e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b9a:	f7ff fc85 	bl	80004a8 <main>

08000b9e <LoopForever>:

LoopForever:
    b LoopForever
 8000b9e:	e7fe      	b.n	8000b9e <LoopForever>
   ldr   r0, =_estack
 8000ba0:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8000ba4:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000ba8:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000bac:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000bb0:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000bb4:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000bb8:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000bbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bc0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000bc4:	08002a74 	.word	0x08002a74
  ldr r2, =_sbss
 8000bc8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000bcc:	200000b0 	.word	0x200000b0

08000bd0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bd0:	e7fe      	b.n	8000bd0 <ADC1_IRQHandler>
	...

08000bd4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000bda:	1dfb      	adds	r3, r7, #7
 8000bdc:	2200      	movs	r2, #0
 8000bde:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000be0:	4b0b      	ldr	r3, [pc, #44]	; (8000c10 <HAL_Init+0x3c>)
 8000be2:	681a      	ldr	r2, [r3, #0]
 8000be4:	4b0a      	ldr	r3, [pc, #40]	; (8000c10 <HAL_Init+0x3c>)
 8000be6:	2140      	movs	r1, #64	; 0x40
 8000be8:	430a      	orrs	r2, r1
 8000bea:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000bec:	2003      	movs	r0, #3
 8000bee:	f000 f811 	bl	8000c14 <HAL_InitTick>
 8000bf2:	1e03      	subs	r3, r0, #0
 8000bf4:	d003      	beq.n	8000bfe <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000bf6:	1dfb      	adds	r3, r7, #7
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	701a      	strb	r2, [r3, #0]
 8000bfc:	e001      	b.n	8000c02 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000bfe:	f7ff fed5 	bl	80009ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c02:	1dfb      	adds	r3, r7, #7
 8000c04:	781b      	ldrb	r3, [r3, #0]
}
 8000c06:	0018      	movs	r0, r3
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b002      	add	sp, #8
 8000c0c:	bd80      	pop	{r7, pc}
 8000c0e:	46c0      	nop			; (mov r8, r8)
 8000c10:	40022000 	.word	0x40022000

08000c14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c14:	b590      	push	{r4, r7, lr}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c1c:	4b14      	ldr	r3, [pc, #80]	; (8000c70 <HAL_InitTick+0x5c>)
 8000c1e:	681c      	ldr	r4, [r3, #0]
 8000c20:	4b14      	ldr	r3, [pc, #80]	; (8000c74 <HAL_InitTick+0x60>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	0019      	movs	r1, r3
 8000c26:	23fa      	movs	r3, #250	; 0xfa
 8000c28:	0098      	lsls	r0, r3, #2
 8000c2a:	f7ff fa6d 	bl	8000108 <__udivsi3>
 8000c2e:	0003      	movs	r3, r0
 8000c30:	0019      	movs	r1, r3
 8000c32:	0020      	movs	r0, r4
 8000c34:	f7ff fa68 	bl	8000108 <__udivsi3>
 8000c38:	0003      	movs	r3, r0
 8000c3a:	0018      	movs	r0, r3
 8000c3c:	f000 f92f 	bl	8000e9e <HAL_SYSTICK_Config>
 8000c40:	1e03      	subs	r3, r0, #0
 8000c42:	d001      	beq.n	8000c48 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c44:	2301      	movs	r3, #1
 8000c46:	e00f      	b.n	8000c68 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	2b03      	cmp	r3, #3
 8000c4c:	d80b      	bhi.n	8000c66 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c4e:	6879      	ldr	r1, [r7, #4]
 8000c50:	2301      	movs	r3, #1
 8000c52:	425b      	negs	r3, r3
 8000c54:	2200      	movs	r2, #0
 8000c56:	0018      	movs	r0, r3
 8000c58:	f000 f8fc 	bl	8000e54 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c5c:	4b06      	ldr	r3, [pc, #24]	; (8000c78 <HAL_InitTick+0x64>)
 8000c5e:	687a      	ldr	r2, [r7, #4]
 8000c60:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c62:	2300      	movs	r3, #0
 8000c64:	e000      	b.n	8000c68 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
}
 8000c68:	0018      	movs	r0, r3
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	b003      	add	sp, #12
 8000c6e:	bd90      	pop	{r4, r7, pc}
 8000c70:	20000000 	.word	0x20000000
 8000c74:	20000008 	.word	0x20000008
 8000c78:	20000004 	.word	0x20000004

08000c7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c80:	4b05      	ldr	r3, [pc, #20]	; (8000c98 <HAL_IncTick+0x1c>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	001a      	movs	r2, r3
 8000c86:	4b05      	ldr	r3, [pc, #20]	; (8000c9c <HAL_IncTick+0x20>)
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	18d2      	adds	r2, r2, r3
 8000c8c:	4b03      	ldr	r3, [pc, #12]	; (8000c9c <HAL_IncTick+0x20>)
 8000c8e:	601a      	str	r2, [r3, #0]
}
 8000c90:	46c0      	nop			; (mov r8, r8)
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	46c0      	nop			; (mov r8, r8)
 8000c98:	20000008 	.word	0x20000008
 8000c9c:	200000ac 	.word	0x200000ac

08000ca0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ca4:	4b02      	ldr	r3, [pc, #8]	; (8000cb0 <HAL_GetTick+0x10>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
}
 8000ca8:	0018      	movs	r0, r3
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	46c0      	nop			; (mov r8, r8)
 8000cb0:	200000ac 	.word	0x200000ac

08000cb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cbc:	f7ff fff0 	bl	8000ca0 <HAL_GetTick>
 8000cc0:	0003      	movs	r3, r0
 8000cc2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	3301      	adds	r3, #1
 8000ccc:	d005      	beq.n	8000cda <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cce:	4b0a      	ldr	r3, [pc, #40]	; (8000cf8 <HAL_Delay+0x44>)
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	001a      	movs	r2, r3
 8000cd4:	68fb      	ldr	r3, [r7, #12]
 8000cd6:	189b      	adds	r3, r3, r2
 8000cd8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000cda:	46c0      	nop			; (mov r8, r8)
 8000cdc:	f7ff ffe0 	bl	8000ca0 <HAL_GetTick>
 8000ce0:	0002      	movs	r2, r0
 8000ce2:	68bb      	ldr	r3, [r7, #8]
 8000ce4:	1ad3      	subs	r3, r2, r3
 8000ce6:	68fa      	ldr	r2, [r7, #12]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d8f7      	bhi.n	8000cdc <HAL_Delay+0x28>
  {
  }
}
 8000cec:	46c0      	nop			; (mov r8, r8)
 8000cee:	46c0      	nop			; (mov r8, r8)
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	b004      	add	sp, #16
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	46c0      	nop			; (mov r8, r8)
 8000cf8:	20000008 	.word	0x20000008

08000cfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	0002      	movs	r2, r0
 8000d04:	1dfb      	adds	r3, r7, #7
 8000d06:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d08:	1dfb      	adds	r3, r7, #7
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	2b7f      	cmp	r3, #127	; 0x7f
 8000d0e:	d809      	bhi.n	8000d24 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d10:	1dfb      	adds	r3, r7, #7
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	001a      	movs	r2, r3
 8000d16:	231f      	movs	r3, #31
 8000d18:	401a      	ands	r2, r3
 8000d1a:	4b04      	ldr	r3, [pc, #16]	; (8000d2c <__NVIC_EnableIRQ+0x30>)
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	4091      	lsls	r1, r2
 8000d20:	000a      	movs	r2, r1
 8000d22:	601a      	str	r2, [r3, #0]
  }
}
 8000d24:	46c0      	nop			; (mov r8, r8)
 8000d26:	46bd      	mov	sp, r7
 8000d28:	b002      	add	sp, #8
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	e000e100 	.word	0xe000e100

08000d30 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d30:	b590      	push	{r4, r7, lr}
 8000d32:	b083      	sub	sp, #12
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	0002      	movs	r2, r0
 8000d38:	6039      	str	r1, [r7, #0]
 8000d3a:	1dfb      	adds	r3, r7, #7
 8000d3c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d3e:	1dfb      	adds	r3, r7, #7
 8000d40:	781b      	ldrb	r3, [r3, #0]
 8000d42:	2b7f      	cmp	r3, #127	; 0x7f
 8000d44:	d828      	bhi.n	8000d98 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d46:	4a2f      	ldr	r2, [pc, #188]	; (8000e04 <__NVIC_SetPriority+0xd4>)
 8000d48:	1dfb      	adds	r3, r7, #7
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	b25b      	sxtb	r3, r3
 8000d4e:	089b      	lsrs	r3, r3, #2
 8000d50:	33c0      	adds	r3, #192	; 0xc0
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	589b      	ldr	r3, [r3, r2]
 8000d56:	1dfa      	adds	r2, r7, #7
 8000d58:	7812      	ldrb	r2, [r2, #0]
 8000d5a:	0011      	movs	r1, r2
 8000d5c:	2203      	movs	r2, #3
 8000d5e:	400a      	ands	r2, r1
 8000d60:	00d2      	lsls	r2, r2, #3
 8000d62:	21ff      	movs	r1, #255	; 0xff
 8000d64:	4091      	lsls	r1, r2
 8000d66:	000a      	movs	r2, r1
 8000d68:	43d2      	mvns	r2, r2
 8000d6a:	401a      	ands	r2, r3
 8000d6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	019b      	lsls	r3, r3, #6
 8000d72:	22ff      	movs	r2, #255	; 0xff
 8000d74:	401a      	ands	r2, r3
 8000d76:	1dfb      	adds	r3, r7, #7
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	4003      	ands	r3, r0
 8000d80:	00db      	lsls	r3, r3, #3
 8000d82:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d84:	481f      	ldr	r0, [pc, #124]	; (8000e04 <__NVIC_SetPriority+0xd4>)
 8000d86:	1dfb      	adds	r3, r7, #7
 8000d88:	781b      	ldrb	r3, [r3, #0]
 8000d8a:	b25b      	sxtb	r3, r3
 8000d8c:	089b      	lsrs	r3, r3, #2
 8000d8e:	430a      	orrs	r2, r1
 8000d90:	33c0      	adds	r3, #192	; 0xc0
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d96:	e031      	b.n	8000dfc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d98:	4a1b      	ldr	r2, [pc, #108]	; (8000e08 <__NVIC_SetPriority+0xd8>)
 8000d9a:	1dfb      	adds	r3, r7, #7
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	0019      	movs	r1, r3
 8000da0:	230f      	movs	r3, #15
 8000da2:	400b      	ands	r3, r1
 8000da4:	3b08      	subs	r3, #8
 8000da6:	089b      	lsrs	r3, r3, #2
 8000da8:	3306      	adds	r3, #6
 8000daa:	009b      	lsls	r3, r3, #2
 8000dac:	18d3      	adds	r3, r2, r3
 8000dae:	3304      	adds	r3, #4
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	1dfa      	adds	r2, r7, #7
 8000db4:	7812      	ldrb	r2, [r2, #0]
 8000db6:	0011      	movs	r1, r2
 8000db8:	2203      	movs	r2, #3
 8000dba:	400a      	ands	r2, r1
 8000dbc:	00d2      	lsls	r2, r2, #3
 8000dbe:	21ff      	movs	r1, #255	; 0xff
 8000dc0:	4091      	lsls	r1, r2
 8000dc2:	000a      	movs	r2, r1
 8000dc4:	43d2      	mvns	r2, r2
 8000dc6:	401a      	ands	r2, r3
 8000dc8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	019b      	lsls	r3, r3, #6
 8000dce:	22ff      	movs	r2, #255	; 0xff
 8000dd0:	401a      	ands	r2, r3
 8000dd2:	1dfb      	adds	r3, r7, #7
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	0018      	movs	r0, r3
 8000dd8:	2303      	movs	r3, #3
 8000dda:	4003      	ands	r3, r0
 8000ddc:	00db      	lsls	r3, r3, #3
 8000dde:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000de0:	4809      	ldr	r0, [pc, #36]	; (8000e08 <__NVIC_SetPriority+0xd8>)
 8000de2:	1dfb      	adds	r3, r7, #7
 8000de4:	781b      	ldrb	r3, [r3, #0]
 8000de6:	001c      	movs	r4, r3
 8000de8:	230f      	movs	r3, #15
 8000dea:	4023      	ands	r3, r4
 8000dec:	3b08      	subs	r3, #8
 8000dee:	089b      	lsrs	r3, r3, #2
 8000df0:	430a      	orrs	r2, r1
 8000df2:	3306      	adds	r3, #6
 8000df4:	009b      	lsls	r3, r3, #2
 8000df6:	18c3      	adds	r3, r0, r3
 8000df8:	3304      	adds	r3, #4
 8000dfa:	601a      	str	r2, [r3, #0]
}
 8000dfc:	46c0      	nop			; (mov r8, r8)
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	b003      	add	sp, #12
 8000e02:	bd90      	pop	{r4, r7, pc}
 8000e04:	e000e100 	.word	0xe000e100
 8000e08:	e000ed00 	.word	0xe000ed00

08000e0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	1e5a      	subs	r2, r3, #1
 8000e18:	2380      	movs	r3, #128	; 0x80
 8000e1a:	045b      	lsls	r3, r3, #17
 8000e1c:	429a      	cmp	r2, r3
 8000e1e:	d301      	bcc.n	8000e24 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e20:	2301      	movs	r3, #1
 8000e22:	e010      	b.n	8000e46 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e24:	4b0a      	ldr	r3, [pc, #40]	; (8000e50 <SysTick_Config+0x44>)
 8000e26:	687a      	ldr	r2, [r7, #4]
 8000e28:	3a01      	subs	r2, #1
 8000e2a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e2c:	2301      	movs	r3, #1
 8000e2e:	425b      	negs	r3, r3
 8000e30:	2103      	movs	r1, #3
 8000e32:	0018      	movs	r0, r3
 8000e34:	f7ff ff7c 	bl	8000d30 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e38:	4b05      	ldr	r3, [pc, #20]	; (8000e50 <SysTick_Config+0x44>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e3e:	4b04      	ldr	r3, [pc, #16]	; (8000e50 <SysTick_Config+0x44>)
 8000e40:	2207      	movs	r2, #7
 8000e42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e44:	2300      	movs	r3, #0
}
 8000e46:	0018      	movs	r0, r3
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	b002      	add	sp, #8
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	46c0      	nop			; (mov r8, r8)
 8000e50:	e000e010 	.word	0xe000e010

08000e54 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60b9      	str	r1, [r7, #8]
 8000e5c:	607a      	str	r2, [r7, #4]
 8000e5e:	210f      	movs	r1, #15
 8000e60:	187b      	adds	r3, r7, r1
 8000e62:	1c02      	adds	r2, r0, #0
 8000e64:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e66:	68ba      	ldr	r2, [r7, #8]
 8000e68:	187b      	adds	r3, r7, r1
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	b25b      	sxtb	r3, r3
 8000e6e:	0011      	movs	r1, r2
 8000e70:	0018      	movs	r0, r3
 8000e72:	f7ff ff5d 	bl	8000d30 <__NVIC_SetPriority>
}
 8000e76:	46c0      	nop			; (mov r8, r8)
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	b004      	add	sp, #16
 8000e7c:	bd80      	pop	{r7, pc}

08000e7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e7e:	b580      	push	{r7, lr}
 8000e80:	b082      	sub	sp, #8
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	0002      	movs	r2, r0
 8000e86:	1dfb      	adds	r3, r7, #7
 8000e88:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e8a:	1dfb      	adds	r3, r7, #7
 8000e8c:	781b      	ldrb	r3, [r3, #0]
 8000e8e:	b25b      	sxtb	r3, r3
 8000e90:	0018      	movs	r0, r3
 8000e92:	f7ff ff33 	bl	8000cfc <__NVIC_EnableIRQ>
}
 8000e96:	46c0      	nop			; (mov r8, r8)
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	b002      	add	sp, #8
 8000e9c:	bd80      	pop	{r7, pc}

08000e9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e9e:	b580      	push	{r7, lr}
 8000ea0:	b082      	sub	sp, #8
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	0018      	movs	r0, r3
 8000eaa:	f7ff ffaf 	bl	8000e0c <SysTick_Config>
 8000eae:	0003      	movs	r3, r0
}
 8000eb0:	0018      	movs	r0, r3
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	b002      	add	sp, #8
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b086      	sub	sp, #24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000ece:	e143      	b.n	8001158 <HAL_GPIO_Init+0x2a0>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	2101      	movs	r1, #1
 8000ed6:	697a      	ldr	r2, [r7, #20]
 8000ed8:	4091      	lsls	r1, r2
 8000eda:	000a      	movs	r2, r1
 8000edc:	4013      	ands	r3, r2
 8000ede:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d100      	bne.n	8000ee8 <HAL_GPIO_Init+0x30>
 8000ee6:	e134      	b.n	8001152 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	2203      	movs	r2, #3
 8000eee:	4013      	ands	r3, r2
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	d005      	beq.n	8000f00 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	2203      	movs	r2, #3
 8000efa:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000efc:	2b02      	cmp	r3, #2
 8000efe:	d130      	bne.n	8000f62 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	005b      	lsls	r3, r3, #1
 8000f0a:	2203      	movs	r2, #3
 8000f0c:	409a      	lsls	r2, r3
 8000f0e:	0013      	movs	r3, r2
 8000f10:	43da      	mvns	r2, r3
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	4013      	ands	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	68da      	ldr	r2, [r3, #12]
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	005b      	lsls	r3, r3, #1
 8000f20:	409a      	lsls	r2, r3
 8000f22:	0013      	movs	r3, r2
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	4313      	orrs	r3, r2
 8000f28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	693a      	ldr	r2, [r7, #16]
 8000f2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f36:	2201      	movs	r2, #1
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	409a      	lsls	r2, r3
 8000f3c:	0013      	movs	r3, r2
 8000f3e:	43da      	mvns	r2, r3
 8000f40:	693b      	ldr	r3, [r7, #16]
 8000f42:	4013      	ands	r3, r2
 8000f44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	685b      	ldr	r3, [r3, #4]
 8000f4a:	091b      	lsrs	r3, r3, #4
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	401a      	ands	r2, r3
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	409a      	lsls	r2, r3
 8000f54:	0013      	movs	r3, r2
 8000f56:	693a      	ldr	r2, [r7, #16]
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	693a      	ldr	r2, [r7, #16]
 8000f60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	685b      	ldr	r3, [r3, #4]
 8000f66:	2203      	movs	r2, #3
 8000f68:	4013      	ands	r3, r2
 8000f6a:	2b03      	cmp	r3, #3
 8000f6c:	d017      	beq.n	8000f9e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	68db      	ldr	r3, [r3, #12]
 8000f72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f74:	697b      	ldr	r3, [r7, #20]
 8000f76:	005b      	lsls	r3, r3, #1
 8000f78:	2203      	movs	r2, #3
 8000f7a:	409a      	lsls	r2, r3
 8000f7c:	0013      	movs	r3, r2
 8000f7e:	43da      	mvns	r2, r3
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	4013      	ands	r3, r2
 8000f84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	689a      	ldr	r2, [r3, #8]
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	005b      	lsls	r3, r3, #1
 8000f8e:	409a      	lsls	r2, r3
 8000f90:	0013      	movs	r3, r2
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	4313      	orrs	r3, r2
 8000f96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	693a      	ldr	r2, [r7, #16]
 8000f9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	2203      	movs	r2, #3
 8000fa4:	4013      	ands	r3, r2
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d123      	bne.n	8000ff2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	08da      	lsrs	r2, r3, #3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	3208      	adds	r2, #8
 8000fb2:	0092      	lsls	r2, r2, #2
 8000fb4:	58d3      	ldr	r3, [r2, r3]
 8000fb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	2207      	movs	r2, #7
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	220f      	movs	r2, #15
 8000fc2:	409a      	lsls	r2, r3
 8000fc4:	0013      	movs	r3, r2
 8000fc6:	43da      	mvns	r2, r3
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	691a      	ldr	r2, [r3, #16]
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	2107      	movs	r1, #7
 8000fd6:	400b      	ands	r3, r1
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	409a      	lsls	r2, r3
 8000fdc:	0013      	movs	r3, r2
 8000fde:	693a      	ldr	r2, [r7, #16]
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	08da      	lsrs	r2, r3, #3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	3208      	adds	r2, #8
 8000fec:	0092      	lsls	r2, r2, #2
 8000fee:	6939      	ldr	r1, [r7, #16]
 8000ff0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	2203      	movs	r2, #3
 8000ffe:	409a      	lsls	r2, r3
 8001000:	0013      	movs	r3, r2
 8001002:	43da      	mvns	r2, r3
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	4013      	ands	r3, r2
 8001008:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	2203      	movs	r2, #3
 8001010:	401a      	ands	r2, r3
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	409a      	lsls	r2, r3
 8001018:	0013      	movs	r3, r2
 800101a:	693a      	ldr	r2, [r7, #16]
 800101c:	4313      	orrs	r3, r2
 800101e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	693a      	ldr	r2, [r7, #16]
 8001024:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	685a      	ldr	r2, [r3, #4]
 800102a:	23c0      	movs	r3, #192	; 0xc0
 800102c:	029b      	lsls	r3, r3, #10
 800102e:	4013      	ands	r3, r2
 8001030:	d100      	bne.n	8001034 <HAL_GPIO_Init+0x17c>
 8001032:	e08e      	b.n	8001152 <HAL_GPIO_Init+0x29a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001034:	4b4e      	ldr	r3, [pc, #312]	; (8001170 <HAL_GPIO_Init+0x2b8>)
 8001036:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001038:	4b4d      	ldr	r3, [pc, #308]	; (8001170 <HAL_GPIO_Init+0x2b8>)
 800103a:	2101      	movs	r1, #1
 800103c:	430a      	orrs	r2, r1
 800103e:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001040:	4a4c      	ldr	r2, [pc, #304]	; (8001174 <HAL_GPIO_Init+0x2bc>)
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	089b      	lsrs	r3, r3, #2
 8001046:	3302      	adds	r3, #2
 8001048:	009b      	lsls	r3, r3, #2
 800104a:	589b      	ldr	r3, [r3, r2]
 800104c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	2203      	movs	r2, #3
 8001052:	4013      	ands	r3, r2
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	220f      	movs	r2, #15
 8001058:	409a      	lsls	r2, r3
 800105a:	0013      	movs	r3, r2
 800105c:	43da      	mvns	r2, r3
 800105e:	693b      	ldr	r3, [r7, #16]
 8001060:	4013      	ands	r3, r2
 8001062:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001064:	687a      	ldr	r2, [r7, #4]
 8001066:	23a0      	movs	r3, #160	; 0xa0
 8001068:	05db      	lsls	r3, r3, #23
 800106a:	429a      	cmp	r2, r3
 800106c:	d00d      	beq.n	800108a <HAL_GPIO_Init+0x1d2>
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4a41      	ldr	r2, [pc, #260]	; (8001178 <HAL_GPIO_Init+0x2c0>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d007      	beq.n	8001086 <HAL_GPIO_Init+0x1ce>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a40      	ldr	r2, [pc, #256]	; (800117c <HAL_GPIO_Init+0x2c4>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d101      	bne.n	8001082 <HAL_GPIO_Init+0x1ca>
 800107e:	2302      	movs	r3, #2
 8001080:	e004      	b.n	800108c <HAL_GPIO_Init+0x1d4>
 8001082:	2306      	movs	r3, #6
 8001084:	e002      	b.n	800108c <HAL_GPIO_Init+0x1d4>
 8001086:	2301      	movs	r3, #1
 8001088:	e000      	b.n	800108c <HAL_GPIO_Init+0x1d4>
 800108a:	2300      	movs	r3, #0
 800108c:	697a      	ldr	r2, [r7, #20]
 800108e:	2103      	movs	r1, #3
 8001090:	400a      	ands	r2, r1
 8001092:	0092      	lsls	r2, r2, #2
 8001094:	4093      	lsls	r3, r2
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	4313      	orrs	r3, r2
 800109a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800109c:	4935      	ldr	r1, [pc, #212]	; (8001174 <HAL_GPIO_Init+0x2bc>)
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	089b      	lsrs	r3, r3, #2
 80010a2:	3302      	adds	r3, #2
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	693a      	ldr	r2, [r7, #16]
 80010a8:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010aa:	4b35      	ldr	r3, [pc, #212]	; (8001180 <HAL_GPIO_Init+0x2c8>)
 80010ac:	689b      	ldr	r3, [r3, #8]
 80010ae:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	43da      	mvns	r2, r3
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	4013      	ands	r3, r2
 80010b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	685a      	ldr	r2, [r3, #4]
 80010be:	2380      	movs	r3, #128	; 0x80
 80010c0:	035b      	lsls	r3, r3, #13
 80010c2:	4013      	ands	r3, r2
 80010c4:	d003      	beq.n	80010ce <HAL_GPIO_Init+0x216>
        {
          temp |= iocurrent;
 80010c6:	693a      	ldr	r2, [r7, #16]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80010ce:	4b2c      	ldr	r3, [pc, #176]	; (8001180 <HAL_GPIO_Init+0x2c8>)
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80010d4:	4b2a      	ldr	r3, [pc, #168]	; (8001180 <HAL_GPIO_Init+0x2c8>)
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	43da      	mvns	r2, r3
 80010de:	693b      	ldr	r3, [r7, #16]
 80010e0:	4013      	ands	r3, r2
 80010e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685a      	ldr	r2, [r3, #4]
 80010e8:	2380      	movs	r3, #128	; 0x80
 80010ea:	039b      	lsls	r3, r3, #14
 80010ec:	4013      	ands	r3, r2
 80010ee:	d003      	beq.n	80010f8 <HAL_GPIO_Init+0x240>
        {
          temp |= iocurrent;
 80010f0:	693a      	ldr	r2, [r7, #16]
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80010f8:	4b21      	ldr	r3, [pc, #132]	; (8001180 <HAL_GPIO_Init+0x2c8>)
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80010fe:	4b20      	ldr	r3, [pc, #128]	; (8001180 <HAL_GPIO_Init+0x2c8>)
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	43da      	mvns	r2, r3
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	4013      	ands	r3, r2
 800110c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	685a      	ldr	r2, [r3, #4]
 8001112:	2380      	movs	r3, #128	; 0x80
 8001114:	029b      	lsls	r3, r3, #10
 8001116:	4013      	ands	r3, r2
 8001118:	d003      	beq.n	8001122 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800111a:	693a      	ldr	r2, [r7, #16]
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	4313      	orrs	r3, r2
 8001120:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001122:	4b17      	ldr	r3, [pc, #92]	; (8001180 <HAL_GPIO_Init+0x2c8>)
 8001124:	693a      	ldr	r2, [r7, #16]
 8001126:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001128:	4b15      	ldr	r3, [pc, #84]	; (8001180 <HAL_GPIO_Init+0x2c8>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800112e:	68fb      	ldr	r3, [r7, #12]
 8001130:	43da      	mvns	r2, r3
 8001132:	693b      	ldr	r3, [r7, #16]
 8001134:	4013      	ands	r3, r2
 8001136:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685a      	ldr	r2, [r3, #4]
 800113c:	2380      	movs	r3, #128	; 0x80
 800113e:	025b      	lsls	r3, r3, #9
 8001140:	4013      	ands	r3, r2
 8001142:	d003      	beq.n	800114c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001144:	693a      	ldr	r2, [r7, #16]
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	4313      	orrs	r3, r2
 800114a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800114c:	4b0c      	ldr	r3, [pc, #48]	; (8001180 <HAL_GPIO_Init+0x2c8>)
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	3301      	adds	r3, #1
 8001156:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	40da      	lsrs	r2, r3
 8001160:	1e13      	subs	r3, r2, #0
 8001162:	d000      	beq.n	8001166 <HAL_GPIO_Init+0x2ae>
 8001164:	e6b4      	b.n	8000ed0 <HAL_GPIO_Init+0x18>
  }
}
 8001166:	46c0      	nop			; (mov r8, r8)
 8001168:	46c0      	nop			; (mov r8, r8)
 800116a:	46bd      	mov	sp, r7
 800116c:	b006      	add	sp, #24
 800116e:	bd80      	pop	{r7, pc}
 8001170:	40021000 	.word	0x40021000
 8001174:	40010000 	.word	0x40010000
 8001178:	50000400 	.word	0x50000400
 800117c:	50000800 	.word	0x50000800
 8001180:	40010400 	.word	0x40010400

08001184 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	0008      	movs	r0, r1
 800118e:	0011      	movs	r1, r2
 8001190:	1cbb      	adds	r3, r7, #2
 8001192:	1c02      	adds	r2, r0, #0
 8001194:	801a      	strh	r2, [r3, #0]
 8001196:	1c7b      	adds	r3, r7, #1
 8001198:	1c0a      	adds	r2, r1, #0
 800119a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800119c:	1c7b      	adds	r3, r7, #1
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d004      	beq.n	80011ae <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011a4:	1cbb      	adds	r3, r7, #2
 80011a6:	881a      	ldrh	r2, [r3, #0]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80011ac:	e003      	b.n	80011b6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80011ae:	1cbb      	adds	r3, r7, #2
 80011b0:	881a      	ldrh	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011b6:	46c0      	nop			; (mov r8, r8)
 80011b8:	46bd      	mov	sp, r7
 80011ba:	b002      	add	sp, #8
 80011bc:	bd80      	pop	{r7, pc}

080011be <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80011be:	b580      	push	{r7, lr}
 80011c0:	b084      	sub	sp, #16
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	6078      	str	r0, [r7, #4]
 80011c6:	000a      	movs	r2, r1
 80011c8:	1cbb      	adds	r3, r7, #2
 80011ca:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	695b      	ldr	r3, [r3, #20]
 80011d0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80011d2:	1cbb      	adds	r3, r7, #2
 80011d4:	881b      	ldrh	r3, [r3, #0]
 80011d6:	68fa      	ldr	r2, [r7, #12]
 80011d8:	4013      	ands	r3, r2
 80011da:	041a      	lsls	r2, r3, #16
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	43db      	mvns	r3, r3
 80011e0:	1cb9      	adds	r1, r7, #2
 80011e2:	8809      	ldrh	r1, [r1, #0]
 80011e4:	400b      	ands	r3, r1
 80011e6:	431a      	orrs	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	619a      	str	r2, [r3, #24]
}
 80011ec:	46c0      	nop			; (mov r8, r8)
 80011ee:	46bd      	mov	sp, r7
 80011f0:	b004      	add	sp, #16
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	0002      	movs	r2, r0
 80011fc:	1dbb      	adds	r3, r7, #6
 80011fe:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001200:	4b09      	ldr	r3, [pc, #36]	; (8001228 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001202:	695b      	ldr	r3, [r3, #20]
 8001204:	1dba      	adds	r2, r7, #6
 8001206:	8812      	ldrh	r2, [r2, #0]
 8001208:	4013      	ands	r3, r2
 800120a:	d008      	beq.n	800121e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800120c:	4b06      	ldr	r3, [pc, #24]	; (8001228 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800120e:	1dba      	adds	r2, r7, #6
 8001210:	8812      	ldrh	r2, [r2, #0]
 8001212:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001214:	1dbb      	adds	r3, r7, #6
 8001216:	881b      	ldrh	r3, [r3, #0]
 8001218:	0018      	movs	r0, r3
 800121a:	f7ff fb6d 	bl	80008f8 <HAL_GPIO_EXTI_Callback>
  }
}
 800121e:	46c0      	nop			; (mov r8, r8)
 8001220:	46bd      	mov	sp, r7
 8001222:	b002      	add	sp, #8
 8001224:	bd80      	pop	{r7, pc}
 8001226:	46c0      	nop			; (mov r8, r8)
 8001228:	40010400 	.word	0x40010400

0800122c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800122c:	b5b0      	push	{r4, r5, r7, lr}
 800122e:	b08a      	sub	sp, #40	; 0x28
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d102      	bne.n	8001240 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800123a:	2301      	movs	r3, #1
 800123c:	f000 fb6c 	bl	8001918 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001240:	4bc8      	ldr	r3, [pc, #800]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 8001242:	68db      	ldr	r3, [r3, #12]
 8001244:	220c      	movs	r2, #12
 8001246:	4013      	ands	r3, r2
 8001248:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800124a:	4bc6      	ldr	r3, [pc, #792]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 800124c:	68da      	ldr	r2, [r3, #12]
 800124e:	2380      	movs	r3, #128	; 0x80
 8001250:	025b      	lsls	r3, r3, #9
 8001252:	4013      	ands	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	2201      	movs	r2, #1
 800125c:	4013      	ands	r3, r2
 800125e:	d100      	bne.n	8001262 <HAL_RCC_OscConfig+0x36>
 8001260:	e07d      	b.n	800135e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	2b08      	cmp	r3, #8
 8001266:	d007      	beq.n	8001278 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	2b0c      	cmp	r3, #12
 800126c:	d112      	bne.n	8001294 <HAL_RCC_OscConfig+0x68>
 800126e:	69ba      	ldr	r2, [r7, #24]
 8001270:	2380      	movs	r3, #128	; 0x80
 8001272:	025b      	lsls	r3, r3, #9
 8001274:	429a      	cmp	r2, r3
 8001276:	d10d      	bne.n	8001294 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001278:	4bba      	ldr	r3, [pc, #744]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 800127a:	681a      	ldr	r2, [r3, #0]
 800127c:	2380      	movs	r3, #128	; 0x80
 800127e:	029b      	lsls	r3, r3, #10
 8001280:	4013      	ands	r3, r2
 8001282:	d100      	bne.n	8001286 <HAL_RCC_OscConfig+0x5a>
 8001284:	e06a      	b.n	800135c <HAL_RCC_OscConfig+0x130>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d166      	bne.n	800135c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	f000 fb42 	bl	8001918 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	685a      	ldr	r2, [r3, #4]
 8001298:	2380      	movs	r3, #128	; 0x80
 800129a:	025b      	lsls	r3, r3, #9
 800129c:	429a      	cmp	r2, r3
 800129e:	d107      	bne.n	80012b0 <HAL_RCC_OscConfig+0x84>
 80012a0:	4bb0      	ldr	r3, [pc, #704]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	4baf      	ldr	r3, [pc, #700]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80012a6:	2180      	movs	r1, #128	; 0x80
 80012a8:	0249      	lsls	r1, r1, #9
 80012aa:	430a      	orrs	r2, r1
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	e027      	b.n	8001300 <HAL_RCC_OscConfig+0xd4>
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	685a      	ldr	r2, [r3, #4]
 80012b4:	23a0      	movs	r3, #160	; 0xa0
 80012b6:	02db      	lsls	r3, r3, #11
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d10e      	bne.n	80012da <HAL_RCC_OscConfig+0xae>
 80012bc:	4ba9      	ldr	r3, [pc, #676]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	4ba8      	ldr	r3, [pc, #672]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80012c2:	2180      	movs	r1, #128	; 0x80
 80012c4:	02c9      	lsls	r1, r1, #11
 80012c6:	430a      	orrs	r2, r1
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	4ba6      	ldr	r3, [pc, #664]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80012cc:	681a      	ldr	r2, [r3, #0]
 80012ce:	4ba5      	ldr	r3, [pc, #660]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80012d0:	2180      	movs	r1, #128	; 0x80
 80012d2:	0249      	lsls	r1, r1, #9
 80012d4:	430a      	orrs	r2, r1
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	e012      	b.n	8001300 <HAL_RCC_OscConfig+0xd4>
 80012da:	4ba2      	ldr	r3, [pc, #648]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	4ba1      	ldr	r3, [pc, #644]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80012e0:	49a1      	ldr	r1, [pc, #644]	; (8001568 <HAL_RCC_OscConfig+0x33c>)
 80012e2:	400a      	ands	r2, r1
 80012e4:	601a      	str	r2, [r3, #0]
 80012e6:	4b9f      	ldr	r3, [pc, #636]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	2380      	movs	r3, #128	; 0x80
 80012ec:	025b      	lsls	r3, r3, #9
 80012ee:	4013      	ands	r3, r2
 80012f0:	60fb      	str	r3, [r7, #12]
 80012f2:	68fb      	ldr	r3, [r7, #12]
 80012f4:	4b9b      	ldr	r3, [pc, #620]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	4b9a      	ldr	r3, [pc, #616]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80012fa:	499c      	ldr	r1, [pc, #624]	; (800156c <HAL_RCC_OscConfig+0x340>)
 80012fc:	400a      	ands	r2, r1
 80012fe:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d014      	beq.n	8001332 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001308:	f7ff fcca 	bl	8000ca0 <HAL_GetTick>
 800130c:	0003      	movs	r3, r0
 800130e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001310:	e008      	b.n	8001324 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001312:	f7ff fcc5 	bl	8000ca0 <HAL_GetTick>
 8001316:	0002      	movs	r2, r0
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	1ad3      	subs	r3, r2, r3
 800131c:	2b64      	cmp	r3, #100	; 0x64
 800131e:	d901      	bls.n	8001324 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001320:	2303      	movs	r3, #3
 8001322:	e2f9      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001324:	4b8f      	ldr	r3, [pc, #572]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	2380      	movs	r3, #128	; 0x80
 800132a:	029b      	lsls	r3, r3, #10
 800132c:	4013      	ands	r3, r2
 800132e:	d0f0      	beq.n	8001312 <HAL_RCC_OscConfig+0xe6>
 8001330:	e015      	b.n	800135e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001332:	f7ff fcb5 	bl	8000ca0 <HAL_GetTick>
 8001336:	0003      	movs	r3, r0
 8001338:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800133c:	f7ff fcb0 	bl	8000ca0 <HAL_GetTick>
 8001340:	0002      	movs	r2, r0
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b64      	cmp	r3, #100	; 0x64
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e2e4      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800134e:	4b85      	ldr	r3, [pc, #532]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	2380      	movs	r3, #128	; 0x80
 8001354:	029b      	lsls	r3, r3, #10
 8001356:	4013      	ands	r3, r2
 8001358:	d1f0      	bne.n	800133c <HAL_RCC_OscConfig+0x110>
 800135a:	e000      	b.n	800135e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800135c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	2202      	movs	r2, #2
 8001364:	4013      	ands	r3, r2
 8001366:	d100      	bne.n	800136a <HAL_RCC_OscConfig+0x13e>
 8001368:	e099      	b.n	800149e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	68db      	ldr	r3, [r3, #12]
 800136e:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001372:	2220      	movs	r2, #32
 8001374:	4013      	ands	r3, r2
 8001376:	d009      	beq.n	800138c <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001378:	4b7a      	ldr	r3, [pc, #488]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	4b79      	ldr	r3, [pc, #484]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 800137e:	2120      	movs	r1, #32
 8001380:	430a      	orrs	r2, r1
 8001382:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001386:	2220      	movs	r2, #32
 8001388:	4393      	bics	r3, r2
 800138a:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	2b04      	cmp	r3, #4
 8001390:	d005      	beq.n	800139e <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001392:	69fb      	ldr	r3, [r7, #28]
 8001394:	2b0c      	cmp	r3, #12
 8001396:	d13e      	bne.n	8001416 <HAL_RCC_OscConfig+0x1ea>
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d13b      	bne.n	8001416 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800139e:	4b71      	ldr	r3, [pc, #452]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	2204      	movs	r2, #4
 80013a4:	4013      	ands	r3, r2
 80013a6:	d004      	beq.n	80013b2 <HAL_RCC_OscConfig+0x186>
 80013a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d101      	bne.n	80013b2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80013ae:	2301      	movs	r3, #1
 80013b0:	e2b2      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013b2:	4b6c      	ldr	r3, [pc, #432]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	4a6e      	ldr	r2, [pc, #440]	; (8001570 <HAL_RCC_OscConfig+0x344>)
 80013b8:	4013      	ands	r3, r2
 80013ba:	0019      	movs	r1, r3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	691b      	ldr	r3, [r3, #16]
 80013c0:	021a      	lsls	r2, r3, #8
 80013c2:	4b68      	ldr	r3, [pc, #416]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80013c4:	430a      	orrs	r2, r1
 80013c6:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80013c8:	4b66      	ldr	r3, [pc, #408]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2209      	movs	r2, #9
 80013ce:	4393      	bics	r3, r2
 80013d0:	0019      	movs	r1, r3
 80013d2:	4b64      	ldr	r3, [pc, #400]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80013d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013d6:	430a      	orrs	r2, r1
 80013d8:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80013da:	f000 fbeb 	bl	8001bb4 <HAL_RCC_GetSysClockFreq>
 80013de:	0001      	movs	r1, r0
 80013e0:	4b60      	ldr	r3, [pc, #384]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	091b      	lsrs	r3, r3, #4
 80013e6:	220f      	movs	r2, #15
 80013e8:	4013      	ands	r3, r2
 80013ea:	4a62      	ldr	r2, [pc, #392]	; (8001574 <HAL_RCC_OscConfig+0x348>)
 80013ec:	5cd3      	ldrb	r3, [r2, r3]
 80013ee:	000a      	movs	r2, r1
 80013f0:	40da      	lsrs	r2, r3
 80013f2:	4b61      	ldr	r3, [pc, #388]	; (8001578 <HAL_RCC_OscConfig+0x34c>)
 80013f4:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80013f6:	4b61      	ldr	r3, [pc, #388]	; (800157c <HAL_RCC_OscConfig+0x350>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2513      	movs	r5, #19
 80013fc:	197c      	adds	r4, r7, r5
 80013fe:	0018      	movs	r0, r3
 8001400:	f7ff fc08 	bl	8000c14 <HAL_InitTick>
 8001404:	0003      	movs	r3, r0
 8001406:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001408:	197b      	adds	r3, r7, r5
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b00      	cmp	r3, #0
 800140e:	d046      	beq.n	800149e <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8001410:	197b      	adds	r3, r7, r5
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	e280      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001418:	2b00      	cmp	r3, #0
 800141a:	d027      	beq.n	800146c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800141c:	4b51      	ldr	r3, [pc, #324]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2209      	movs	r2, #9
 8001422:	4393      	bics	r3, r2
 8001424:	0019      	movs	r1, r3
 8001426:	4b4f      	ldr	r3, [pc, #316]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 8001428:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800142a:	430a      	orrs	r2, r1
 800142c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800142e:	f7ff fc37 	bl	8000ca0 <HAL_GetTick>
 8001432:	0003      	movs	r3, r0
 8001434:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001436:	e008      	b.n	800144a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001438:	f7ff fc32 	bl	8000ca0 <HAL_GetTick>
 800143c:	0002      	movs	r2, r0
 800143e:	697b      	ldr	r3, [r7, #20]
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	2b02      	cmp	r3, #2
 8001444:	d901      	bls.n	800144a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001446:	2303      	movs	r3, #3
 8001448:	e266      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800144a:	4b46      	ldr	r3, [pc, #280]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2204      	movs	r2, #4
 8001450:	4013      	ands	r3, r2
 8001452:	d0f1      	beq.n	8001438 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001454:	4b43      	ldr	r3, [pc, #268]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	4a45      	ldr	r2, [pc, #276]	; (8001570 <HAL_RCC_OscConfig+0x344>)
 800145a:	4013      	ands	r3, r2
 800145c:	0019      	movs	r1, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	691b      	ldr	r3, [r3, #16]
 8001462:	021a      	lsls	r2, r3, #8
 8001464:	4b3f      	ldr	r3, [pc, #252]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 8001466:	430a      	orrs	r2, r1
 8001468:	605a      	str	r2, [r3, #4]
 800146a:	e018      	b.n	800149e <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800146c:	4b3d      	ldr	r3, [pc, #244]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 800146e:	681a      	ldr	r2, [r3, #0]
 8001470:	4b3c      	ldr	r3, [pc, #240]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 8001472:	2101      	movs	r1, #1
 8001474:	438a      	bics	r2, r1
 8001476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001478:	f7ff fc12 	bl	8000ca0 <HAL_GetTick>
 800147c:	0003      	movs	r3, r0
 800147e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001480:	e008      	b.n	8001494 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001482:	f7ff fc0d 	bl	8000ca0 <HAL_GetTick>
 8001486:	0002      	movs	r2, r0
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	2b02      	cmp	r3, #2
 800148e:	d901      	bls.n	8001494 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001490:	2303      	movs	r3, #3
 8001492:	e241      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001494:	4b33      	ldr	r3, [pc, #204]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	2204      	movs	r2, #4
 800149a:	4013      	ands	r3, r2
 800149c:	d1f1      	bne.n	8001482 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2210      	movs	r2, #16
 80014a4:	4013      	ands	r3, r2
 80014a6:	d100      	bne.n	80014aa <HAL_RCC_OscConfig+0x27e>
 80014a8:	e0a1      	b.n	80015ee <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80014aa:	69fb      	ldr	r3, [r7, #28]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d140      	bne.n	8001532 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014b0:	4b2c      	ldr	r3, [pc, #176]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80014b2:	681a      	ldr	r2, [r3, #0]
 80014b4:	2380      	movs	r3, #128	; 0x80
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	4013      	ands	r3, r2
 80014ba:	d005      	beq.n	80014c8 <HAL_RCC_OscConfig+0x29c>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	699b      	ldr	r3, [r3, #24]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d101      	bne.n	80014c8 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	e227      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014c8:	4b26      	ldr	r3, [pc, #152]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	4a2c      	ldr	r2, [pc, #176]	; (8001580 <HAL_RCC_OscConfig+0x354>)
 80014ce:	4013      	ands	r3, r2
 80014d0:	0019      	movs	r1, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6a1a      	ldr	r2, [r3, #32]
 80014d6:	4b23      	ldr	r3, [pc, #140]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80014d8:	430a      	orrs	r2, r1
 80014da:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014dc:	4b21      	ldr	r3, [pc, #132]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	021b      	lsls	r3, r3, #8
 80014e2:	0a19      	lsrs	r1, r3, #8
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	69db      	ldr	r3, [r3, #28]
 80014e8:	061a      	lsls	r2, r3, #24
 80014ea:	4b1e      	ldr	r3, [pc, #120]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 80014ec:	430a      	orrs	r2, r1
 80014ee:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6a1b      	ldr	r3, [r3, #32]
 80014f4:	0b5b      	lsrs	r3, r3, #13
 80014f6:	3301      	adds	r3, #1
 80014f8:	2280      	movs	r2, #128	; 0x80
 80014fa:	0212      	lsls	r2, r2, #8
 80014fc:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80014fe:	4b19      	ldr	r3, [pc, #100]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 8001500:	68db      	ldr	r3, [r3, #12]
 8001502:	091b      	lsrs	r3, r3, #4
 8001504:	210f      	movs	r1, #15
 8001506:	400b      	ands	r3, r1
 8001508:	491a      	ldr	r1, [pc, #104]	; (8001574 <HAL_RCC_OscConfig+0x348>)
 800150a:	5ccb      	ldrb	r3, [r1, r3]
 800150c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800150e:	4b1a      	ldr	r3, [pc, #104]	; (8001578 <HAL_RCC_OscConfig+0x34c>)
 8001510:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001512:	4b1a      	ldr	r3, [pc, #104]	; (800157c <HAL_RCC_OscConfig+0x350>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	2513      	movs	r5, #19
 8001518:	197c      	adds	r4, r7, r5
 800151a:	0018      	movs	r0, r3
 800151c:	f7ff fb7a 	bl	8000c14 <HAL_InitTick>
 8001520:	0003      	movs	r3, r0
 8001522:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001524:	197b      	adds	r3, r7, r5
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d060      	beq.n	80015ee <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 800152c:	197b      	adds	r3, r7, r5
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	e1f2      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	699b      	ldr	r3, [r3, #24]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d03f      	beq.n	80015ba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800153a:	4b0a      	ldr	r3, [pc, #40]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	4b09      	ldr	r3, [pc, #36]	; (8001564 <HAL_RCC_OscConfig+0x338>)
 8001540:	2180      	movs	r1, #128	; 0x80
 8001542:	0049      	lsls	r1, r1, #1
 8001544:	430a      	orrs	r2, r1
 8001546:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001548:	f7ff fbaa 	bl	8000ca0 <HAL_GetTick>
 800154c:	0003      	movs	r3, r0
 800154e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001550:	e018      	b.n	8001584 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001552:	f7ff fba5 	bl	8000ca0 <HAL_GetTick>
 8001556:	0002      	movs	r2, r0
 8001558:	697b      	ldr	r3, [r7, #20]
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	2b02      	cmp	r3, #2
 800155e:	d911      	bls.n	8001584 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001560:	2303      	movs	r3, #3
 8001562:	e1d9      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
 8001564:	40021000 	.word	0x40021000
 8001568:	fffeffff 	.word	0xfffeffff
 800156c:	fffbffff 	.word	0xfffbffff
 8001570:	ffffe0ff 	.word	0xffffe0ff
 8001574:	08002a48 	.word	0x08002a48
 8001578:	20000000 	.word	0x20000000
 800157c:	20000004 	.word	0x20000004
 8001580:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001584:	4bc9      	ldr	r3, [pc, #804]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001586:	681a      	ldr	r2, [r3, #0]
 8001588:	2380      	movs	r3, #128	; 0x80
 800158a:	009b      	lsls	r3, r3, #2
 800158c:	4013      	ands	r3, r2
 800158e:	d0e0      	beq.n	8001552 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001590:	4bc6      	ldr	r3, [pc, #792]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	4ac6      	ldr	r2, [pc, #792]	; (80018b0 <HAL_RCC_OscConfig+0x684>)
 8001596:	4013      	ands	r3, r2
 8001598:	0019      	movs	r1, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6a1a      	ldr	r2, [r3, #32]
 800159e:	4bc3      	ldr	r3, [pc, #780]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 80015a0:	430a      	orrs	r2, r1
 80015a2:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015a4:	4bc1      	ldr	r3, [pc, #772]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	021b      	lsls	r3, r3, #8
 80015aa:	0a19      	lsrs	r1, r3, #8
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	69db      	ldr	r3, [r3, #28]
 80015b0:	061a      	lsls	r2, r3, #24
 80015b2:	4bbe      	ldr	r3, [pc, #760]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 80015b4:	430a      	orrs	r2, r1
 80015b6:	605a      	str	r2, [r3, #4]
 80015b8:	e019      	b.n	80015ee <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80015ba:	4bbc      	ldr	r3, [pc, #752]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	4bbb      	ldr	r3, [pc, #748]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 80015c0:	49bc      	ldr	r1, [pc, #752]	; (80018b4 <HAL_RCC_OscConfig+0x688>)
 80015c2:	400a      	ands	r2, r1
 80015c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c6:	f7ff fb6b 	bl	8000ca0 <HAL_GetTick>
 80015ca:	0003      	movs	r3, r0
 80015cc:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015d0:	f7ff fb66 	bl	8000ca0 <HAL_GetTick>
 80015d4:	0002      	movs	r2, r0
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e19a      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80015e2:	4bb2      	ldr	r3, [pc, #712]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	2380      	movs	r3, #128	; 0x80
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	4013      	ands	r3, r2
 80015ec:	d1f0      	bne.n	80015d0 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2208      	movs	r2, #8
 80015f4:	4013      	ands	r3, r2
 80015f6:	d036      	beq.n	8001666 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	695b      	ldr	r3, [r3, #20]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d019      	beq.n	8001634 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001600:	4baa      	ldr	r3, [pc, #680]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001602:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001604:	4ba9      	ldr	r3, [pc, #676]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001606:	2101      	movs	r1, #1
 8001608:	430a      	orrs	r2, r1
 800160a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800160c:	f7ff fb48 	bl	8000ca0 <HAL_GetTick>
 8001610:	0003      	movs	r3, r0
 8001612:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001614:	e008      	b.n	8001628 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001616:	f7ff fb43 	bl	8000ca0 <HAL_GetTick>
 800161a:	0002      	movs	r2, r0
 800161c:	697b      	ldr	r3, [r7, #20]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b02      	cmp	r3, #2
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e177      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001628:	4ba0      	ldr	r3, [pc, #640]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 800162a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800162c:	2202      	movs	r2, #2
 800162e:	4013      	ands	r3, r2
 8001630:	d0f1      	beq.n	8001616 <HAL_RCC_OscConfig+0x3ea>
 8001632:	e018      	b.n	8001666 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001634:	4b9d      	ldr	r3, [pc, #628]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001636:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001638:	4b9c      	ldr	r3, [pc, #624]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 800163a:	2101      	movs	r1, #1
 800163c:	438a      	bics	r2, r1
 800163e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001640:	f7ff fb2e 	bl	8000ca0 <HAL_GetTick>
 8001644:	0003      	movs	r3, r0
 8001646:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001648:	e008      	b.n	800165c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800164a:	f7ff fb29 	bl	8000ca0 <HAL_GetTick>
 800164e:	0002      	movs	r2, r0
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	2b02      	cmp	r3, #2
 8001656:	d901      	bls.n	800165c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e15d      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800165c:	4b93      	ldr	r3, [pc, #588]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 800165e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001660:	2202      	movs	r2, #2
 8001662:	4013      	ands	r3, r2
 8001664:	d1f1      	bne.n	800164a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	2204      	movs	r2, #4
 800166c:	4013      	ands	r3, r2
 800166e:	d100      	bne.n	8001672 <HAL_RCC_OscConfig+0x446>
 8001670:	e0ae      	b.n	80017d0 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001672:	2023      	movs	r0, #35	; 0x23
 8001674:	183b      	adds	r3, r7, r0
 8001676:	2200      	movs	r2, #0
 8001678:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800167a:	4b8c      	ldr	r3, [pc, #560]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 800167c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800167e:	2380      	movs	r3, #128	; 0x80
 8001680:	055b      	lsls	r3, r3, #21
 8001682:	4013      	ands	r3, r2
 8001684:	d109      	bne.n	800169a <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001686:	4b89      	ldr	r3, [pc, #548]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001688:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800168a:	4b88      	ldr	r3, [pc, #544]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 800168c:	2180      	movs	r1, #128	; 0x80
 800168e:	0549      	lsls	r1, r1, #21
 8001690:	430a      	orrs	r2, r1
 8001692:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001694:	183b      	adds	r3, r7, r0
 8001696:	2201      	movs	r2, #1
 8001698:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800169a:	4b87      	ldr	r3, [pc, #540]	; (80018b8 <HAL_RCC_OscConfig+0x68c>)
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	2380      	movs	r3, #128	; 0x80
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	4013      	ands	r3, r2
 80016a4:	d11a      	bne.n	80016dc <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016a6:	4b84      	ldr	r3, [pc, #528]	; (80018b8 <HAL_RCC_OscConfig+0x68c>)
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	4b83      	ldr	r3, [pc, #524]	; (80018b8 <HAL_RCC_OscConfig+0x68c>)
 80016ac:	2180      	movs	r1, #128	; 0x80
 80016ae:	0049      	lsls	r1, r1, #1
 80016b0:	430a      	orrs	r2, r1
 80016b2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016b4:	f7ff faf4 	bl	8000ca0 <HAL_GetTick>
 80016b8:	0003      	movs	r3, r0
 80016ba:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016bc:	e008      	b.n	80016d0 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016be:	f7ff faef 	bl	8000ca0 <HAL_GetTick>
 80016c2:	0002      	movs	r2, r0
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b64      	cmp	r3, #100	; 0x64
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e123      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d0:	4b79      	ldr	r3, [pc, #484]	; (80018b8 <HAL_RCC_OscConfig+0x68c>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	2380      	movs	r3, #128	; 0x80
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	4013      	ands	r3, r2
 80016da:	d0f0      	beq.n	80016be <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689a      	ldr	r2, [r3, #8]
 80016e0:	2380      	movs	r3, #128	; 0x80
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d107      	bne.n	80016f8 <HAL_RCC_OscConfig+0x4cc>
 80016e8:	4b70      	ldr	r3, [pc, #448]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 80016ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016ec:	4b6f      	ldr	r3, [pc, #444]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 80016ee:	2180      	movs	r1, #128	; 0x80
 80016f0:	0049      	lsls	r1, r1, #1
 80016f2:	430a      	orrs	r2, r1
 80016f4:	651a      	str	r2, [r3, #80]	; 0x50
 80016f6:	e031      	b.n	800175c <HAL_RCC_OscConfig+0x530>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d10c      	bne.n	800171a <HAL_RCC_OscConfig+0x4ee>
 8001700:	4b6a      	ldr	r3, [pc, #424]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001702:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001704:	4b69      	ldr	r3, [pc, #420]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001706:	496b      	ldr	r1, [pc, #428]	; (80018b4 <HAL_RCC_OscConfig+0x688>)
 8001708:	400a      	ands	r2, r1
 800170a:	651a      	str	r2, [r3, #80]	; 0x50
 800170c:	4b67      	ldr	r3, [pc, #412]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 800170e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001710:	4b66      	ldr	r3, [pc, #408]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001712:	496a      	ldr	r1, [pc, #424]	; (80018bc <HAL_RCC_OscConfig+0x690>)
 8001714:	400a      	ands	r2, r1
 8001716:	651a      	str	r2, [r3, #80]	; 0x50
 8001718:	e020      	b.n	800175c <HAL_RCC_OscConfig+0x530>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	689a      	ldr	r2, [r3, #8]
 800171e:	23a0      	movs	r3, #160	; 0xa0
 8001720:	00db      	lsls	r3, r3, #3
 8001722:	429a      	cmp	r2, r3
 8001724:	d10e      	bne.n	8001744 <HAL_RCC_OscConfig+0x518>
 8001726:	4b61      	ldr	r3, [pc, #388]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001728:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800172a:	4b60      	ldr	r3, [pc, #384]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 800172c:	2180      	movs	r1, #128	; 0x80
 800172e:	00c9      	lsls	r1, r1, #3
 8001730:	430a      	orrs	r2, r1
 8001732:	651a      	str	r2, [r3, #80]	; 0x50
 8001734:	4b5d      	ldr	r3, [pc, #372]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001736:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001738:	4b5c      	ldr	r3, [pc, #368]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 800173a:	2180      	movs	r1, #128	; 0x80
 800173c:	0049      	lsls	r1, r1, #1
 800173e:	430a      	orrs	r2, r1
 8001740:	651a      	str	r2, [r3, #80]	; 0x50
 8001742:	e00b      	b.n	800175c <HAL_RCC_OscConfig+0x530>
 8001744:	4b59      	ldr	r3, [pc, #356]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001746:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001748:	4b58      	ldr	r3, [pc, #352]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 800174a:	495a      	ldr	r1, [pc, #360]	; (80018b4 <HAL_RCC_OscConfig+0x688>)
 800174c:	400a      	ands	r2, r1
 800174e:	651a      	str	r2, [r3, #80]	; 0x50
 8001750:	4b56      	ldr	r3, [pc, #344]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001752:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001754:	4b55      	ldr	r3, [pc, #340]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001756:	4959      	ldr	r1, [pc, #356]	; (80018bc <HAL_RCC_OscConfig+0x690>)
 8001758:	400a      	ands	r2, r1
 800175a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d015      	beq.n	8001790 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001764:	f7ff fa9c 	bl	8000ca0 <HAL_GetTick>
 8001768:	0003      	movs	r3, r0
 800176a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800176c:	e009      	b.n	8001782 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800176e:	f7ff fa97 	bl	8000ca0 <HAL_GetTick>
 8001772:	0002      	movs	r2, r0
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	1ad3      	subs	r3, r2, r3
 8001778:	4a51      	ldr	r2, [pc, #324]	; (80018c0 <HAL_RCC_OscConfig+0x694>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d901      	bls.n	8001782 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e0ca      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001782:	4b4a      	ldr	r3, [pc, #296]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001784:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001786:	2380      	movs	r3, #128	; 0x80
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	4013      	ands	r3, r2
 800178c:	d0ef      	beq.n	800176e <HAL_RCC_OscConfig+0x542>
 800178e:	e014      	b.n	80017ba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001790:	f7ff fa86 	bl	8000ca0 <HAL_GetTick>
 8001794:	0003      	movs	r3, r0
 8001796:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001798:	e009      	b.n	80017ae <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800179a:	f7ff fa81 	bl	8000ca0 <HAL_GetTick>
 800179e:	0002      	movs	r2, r0
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	4a46      	ldr	r2, [pc, #280]	; (80018c0 <HAL_RCC_OscConfig+0x694>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e0b4      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80017ae:	4b3f      	ldr	r3, [pc, #252]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 80017b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017b2:	2380      	movs	r3, #128	; 0x80
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	4013      	ands	r3, r2
 80017b8:	d1ef      	bne.n	800179a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017ba:	2323      	movs	r3, #35	; 0x23
 80017bc:	18fb      	adds	r3, r7, r3
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d105      	bne.n	80017d0 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017c4:	4b39      	ldr	r3, [pc, #228]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 80017c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80017c8:	4b38      	ldr	r3, [pc, #224]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 80017ca:	493e      	ldr	r1, [pc, #248]	; (80018c4 <HAL_RCC_OscConfig+0x698>)
 80017cc:	400a      	ands	r2, r1
 80017ce:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d100      	bne.n	80017da <HAL_RCC_OscConfig+0x5ae>
 80017d8:	e09d      	b.n	8001916 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	2b0c      	cmp	r3, #12
 80017de:	d100      	bne.n	80017e2 <HAL_RCC_OscConfig+0x5b6>
 80017e0:	e076      	b.n	80018d0 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d145      	bne.n	8001876 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017ea:	4b30      	ldr	r3, [pc, #192]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	4b2f      	ldr	r3, [pc, #188]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 80017f0:	4935      	ldr	r1, [pc, #212]	; (80018c8 <HAL_RCC_OscConfig+0x69c>)
 80017f2:	400a      	ands	r2, r1
 80017f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017f6:	f7ff fa53 	bl	8000ca0 <HAL_GetTick>
 80017fa:	0003      	movs	r3, r0
 80017fc:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80017fe:	e008      	b.n	8001812 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001800:	f7ff fa4e 	bl	8000ca0 <HAL_GetTick>
 8001804:	0002      	movs	r2, r0
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	1ad3      	subs	r3, r2, r3
 800180a:	2b02      	cmp	r3, #2
 800180c:	d901      	bls.n	8001812 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 800180e:	2303      	movs	r3, #3
 8001810:	e082      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001812:	4b26      	ldr	r3, [pc, #152]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	2380      	movs	r3, #128	; 0x80
 8001818:	049b      	lsls	r3, r3, #18
 800181a:	4013      	ands	r3, r2
 800181c:	d1f0      	bne.n	8001800 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800181e:	4b23      	ldr	r3, [pc, #140]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001820:	68db      	ldr	r3, [r3, #12]
 8001822:	4a2a      	ldr	r2, [pc, #168]	; (80018cc <HAL_RCC_OscConfig+0x6a0>)
 8001824:	4013      	ands	r3, r2
 8001826:	0019      	movs	r1, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001830:	431a      	orrs	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001836:	431a      	orrs	r2, r3
 8001838:	4b1c      	ldr	r3, [pc, #112]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 800183a:	430a      	orrs	r2, r1
 800183c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800183e:	4b1b      	ldr	r3, [pc, #108]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	4b1a      	ldr	r3, [pc, #104]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001844:	2180      	movs	r1, #128	; 0x80
 8001846:	0449      	lsls	r1, r1, #17
 8001848:	430a      	orrs	r2, r1
 800184a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800184c:	f7ff fa28 	bl	8000ca0 <HAL_GetTick>
 8001850:	0003      	movs	r3, r0
 8001852:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001854:	e008      	b.n	8001868 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001856:	f7ff fa23 	bl	8000ca0 <HAL_GetTick>
 800185a:	0002      	movs	r2, r0
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	2b02      	cmp	r3, #2
 8001862:	d901      	bls.n	8001868 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001864:	2303      	movs	r3, #3
 8001866:	e057      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001868:	4b10      	ldr	r3, [pc, #64]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	2380      	movs	r3, #128	; 0x80
 800186e:	049b      	lsls	r3, r3, #18
 8001870:	4013      	ands	r3, r2
 8001872:	d0f0      	beq.n	8001856 <HAL_RCC_OscConfig+0x62a>
 8001874:	e04f      	b.n	8001916 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001876:	4b0d      	ldr	r3, [pc, #52]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	4b0c      	ldr	r3, [pc, #48]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 800187c:	4912      	ldr	r1, [pc, #72]	; (80018c8 <HAL_RCC_OscConfig+0x69c>)
 800187e:	400a      	ands	r2, r1
 8001880:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001882:	f7ff fa0d 	bl	8000ca0 <HAL_GetTick>
 8001886:	0003      	movs	r3, r0
 8001888:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800188a:	e008      	b.n	800189e <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800188c:	f7ff fa08 	bl	8000ca0 <HAL_GetTick>
 8001890:	0002      	movs	r2, r0
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	2b02      	cmp	r3, #2
 8001898:	d901      	bls.n	800189e <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e03c      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800189e:	4b03      	ldr	r3, [pc, #12]	; (80018ac <HAL_RCC_OscConfig+0x680>)
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	2380      	movs	r3, #128	; 0x80
 80018a4:	049b      	lsls	r3, r3, #18
 80018a6:	4013      	ands	r3, r2
 80018a8:	d1f0      	bne.n	800188c <HAL_RCC_OscConfig+0x660>
 80018aa:	e034      	b.n	8001916 <HAL_RCC_OscConfig+0x6ea>
 80018ac:	40021000 	.word	0x40021000
 80018b0:	ffff1fff 	.word	0xffff1fff
 80018b4:	fffffeff 	.word	0xfffffeff
 80018b8:	40007000 	.word	0x40007000
 80018bc:	fffffbff 	.word	0xfffffbff
 80018c0:	00001388 	.word	0x00001388
 80018c4:	efffffff 	.word	0xefffffff
 80018c8:	feffffff 	.word	0xfeffffff
 80018cc:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d4:	2b01      	cmp	r3, #1
 80018d6:	d101      	bne.n	80018dc <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e01d      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80018dc:	4b10      	ldr	r3, [pc, #64]	; (8001920 <HAL_RCC_OscConfig+0x6f4>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	2380      	movs	r3, #128	; 0x80
 80018e6:	025b      	lsls	r3, r3, #9
 80018e8:	401a      	ands	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d10f      	bne.n	8001912 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80018f2:	69ba      	ldr	r2, [r7, #24]
 80018f4:	23f0      	movs	r3, #240	; 0xf0
 80018f6:	039b      	lsls	r3, r3, #14
 80018f8:	401a      	ands	r2, r3
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018fe:	429a      	cmp	r2, r3
 8001900:	d107      	bne.n	8001912 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001902:	69ba      	ldr	r2, [r7, #24]
 8001904:	23c0      	movs	r3, #192	; 0xc0
 8001906:	041b      	lsls	r3, r3, #16
 8001908:	401a      	ands	r2, r3
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800190e:	429a      	cmp	r2, r3
 8001910:	d001      	beq.n	8001916 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8001912:	2301      	movs	r3, #1
 8001914:	e000      	b.n	8001918 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8001916:	2300      	movs	r3, #0
}
 8001918:	0018      	movs	r0, r3
 800191a:	46bd      	mov	sp, r7
 800191c:	b00a      	add	sp, #40	; 0x28
 800191e:	bdb0      	pop	{r4, r5, r7, pc}
 8001920:	40021000 	.word	0x40021000

08001924 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001924:	b5b0      	push	{r4, r5, r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d101      	bne.n	8001938 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001934:	2301      	movs	r3, #1
 8001936:	e128      	b.n	8001b8a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001938:	4b96      	ldr	r3, [pc, #600]	; (8001b94 <HAL_RCC_ClockConfig+0x270>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2201      	movs	r2, #1
 800193e:	4013      	ands	r3, r2
 8001940:	683a      	ldr	r2, [r7, #0]
 8001942:	429a      	cmp	r2, r3
 8001944:	d91e      	bls.n	8001984 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001946:	4b93      	ldr	r3, [pc, #588]	; (8001b94 <HAL_RCC_ClockConfig+0x270>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	2201      	movs	r2, #1
 800194c:	4393      	bics	r3, r2
 800194e:	0019      	movs	r1, r3
 8001950:	4b90      	ldr	r3, [pc, #576]	; (8001b94 <HAL_RCC_ClockConfig+0x270>)
 8001952:	683a      	ldr	r2, [r7, #0]
 8001954:	430a      	orrs	r2, r1
 8001956:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001958:	f7ff f9a2 	bl	8000ca0 <HAL_GetTick>
 800195c:	0003      	movs	r3, r0
 800195e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001960:	e009      	b.n	8001976 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001962:	f7ff f99d 	bl	8000ca0 <HAL_GetTick>
 8001966:	0002      	movs	r2, r0
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	1ad3      	subs	r3, r2, r3
 800196c:	4a8a      	ldr	r2, [pc, #552]	; (8001b98 <HAL_RCC_ClockConfig+0x274>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e109      	b.n	8001b8a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001976:	4b87      	ldr	r3, [pc, #540]	; (8001b94 <HAL_RCC_ClockConfig+0x270>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2201      	movs	r2, #1
 800197c:	4013      	ands	r3, r2
 800197e:	683a      	ldr	r2, [r7, #0]
 8001980:	429a      	cmp	r2, r3
 8001982:	d1ee      	bne.n	8001962 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2202      	movs	r2, #2
 800198a:	4013      	ands	r3, r2
 800198c:	d009      	beq.n	80019a2 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800198e:	4b83      	ldr	r3, [pc, #524]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	22f0      	movs	r2, #240	; 0xf0
 8001994:	4393      	bics	r3, r2
 8001996:	0019      	movs	r1, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	689a      	ldr	r2, [r3, #8]
 800199c:	4b7f      	ldr	r3, [pc, #508]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 800199e:	430a      	orrs	r2, r1
 80019a0:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	2201      	movs	r2, #1
 80019a8:	4013      	ands	r3, r2
 80019aa:	d100      	bne.n	80019ae <HAL_RCC_ClockConfig+0x8a>
 80019ac:	e089      	b.n	8001ac2 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d107      	bne.n	80019c6 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80019b6:	4b79      	ldr	r3, [pc, #484]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	2380      	movs	r3, #128	; 0x80
 80019bc:	029b      	lsls	r3, r3, #10
 80019be:	4013      	ands	r3, r2
 80019c0:	d120      	bne.n	8001a04 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	e0e1      	b.n	8001b8a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	2b03      	cmp	r3, #3
 80019cc:	d107      	bne.n	80019de <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80019ce:	4b73      	ldr	r3, [pc, #460]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	2380      	movs	r3, #128	; 0x80
 80019d4:	049b      	lsls	r3, r3, #18
 80019d6:	4013      	ands	r3, r2
 80019d8:	d114      	bne.n	8001a04 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
 80019dc:	e0d5      	b.n	8001b8a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d106      	bne.n	80019f4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019e6:	4b6d      	ldr	r3, [pc, #436]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2204      	movs	r2, #4
 80019ec:	4013      	ands	r3, r2
 80019ee:	d109      	bne.n	8001a04 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e0ca      	b.n	8001b8a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80019f4:	4b69      	ldr	r3, [pc, #420]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	2380      	movs	r3, #128	; 0x80
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	4013      	ands	r3, r2
 80019fe:	d101      	bne.n	8001a04 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e0c2      	b.n	8001b8a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a04:	4b65      	ldr	r3, [pc, #404]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	2203      	movs	r2, #3
 8001a0a:	4393      	bics	r3, r2
 8001a0c:	0019      	movs	r1, r3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685a      	ldr	r2, [r3, #4]
 8001a12:	4b62      	ldr	r3, [pc, #392]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 8001a14:	430a      	orrs	r2, r1
 8001a16:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a18:	f7ff f942 	bl	8000ca0 <HAL_GetTick>
 8001a1c:	0003      	movs	r3, r0
 8001a1e:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d111      	bne.n	8001a4c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a28:	e009      	b.n	8001a3e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a2a:	f7ff f939 	bl	8000ca0 <HAL_GetTick>
 8001a2e:	0002      	movs	r2, r0
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	1ad3      	subs	r3, r2, r3
 8001a34:	4a58      	ldr	r2, [pc, #352]	; (8001b98 <HAL_RCC_ClockConfig+0x274>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d901      	bls.n	8001a3e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	e0a5      	b.n	8001b8a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a3e:	4b57      	ldr	r3, [pc, #348]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	220c      	movs	r2, #12
 8001a44:	4013      	ands	r3, r2
 8001a46:	2b08      	cmp	r3, #8
 8001a48:	d1ef      	bne.n	8001a2a <HAL_RCC_ClockConfig+0x106>
 8001a4a:	e03a      	b.n	8001ac2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685b      	ldr	r3, [r3, #4]
 8001a50:	2b03      	cmp	r3, #3
 8001a52:	d111      	bne.n	8001a78 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a54:	e009      	b.n	8001a6a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a56:	f7ff f923 	bl	8000ca0 <HAL_GetTick>
 8001a5a:	0002      	movs	r2, r0
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	1ad3      	subs	r3, r2, r3
 8001a60:	4a4d      	ldr	r2, [pc, #308]	; (8001b98 <HAL_RCC_ClockConfig+0x274>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d901      	bls.n	8001a6a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e08f      	b.n	8001b8a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a6a:	4b4c      	ldr	r3, [pc, #304]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	220c      	movs	r2, #12
 8001a70:	4013      	ands	r3, r2
 8001a72:	2b0c      	cmp	r3, #12
 8001a74:	d1ef      	bne.n	8001a56 <HAL_RCC_ClockConfig+0x132>
 8001a76:	e024      	b.n	8001ac2 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d11b      	bne.n	8001ab8 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a80:	e009      	b.n	8001a96 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a82:	f7ff f90d 	bl	8000ca0 <HAL_GetTick>
 8001a86:	0002      	movs	r2, r0
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	1ad3      	subs	r3, r2, r3
 8001a8c:	4a42      	ldr	r2, [pc, #264]	; (8001b98 <HAL_RCC_ClockConfig+0x274>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e079      	b.n	8001b8a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a96:	4b41      	ldr	r3, [pc, #260]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 8001a98:	68db      	ldr	r3, [r3, #12]
 8001a9a:	220c      	movs	r2, #12
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	2b04      	cmp	r3, #4
 8001aa0:	d1ef      	bne.n	8001a82 <HAL_RCC_ClockConfig+0x15e>
 8001aa2:	e00e      	b.n	8001ac2 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001aa4:	f7ff f8fc 	bl	8000ca0 <HAL_GetTick>
 8001aa8:	0002      	movs	r2, r0
 8001aaa:	68fb      	ldr	r3, [r7, #12]
 8001aac:	1ad3      	subs	r3, r2, r3
 8001aae:	4a3a      	ldr	r2, [pc, #232]	; (8001b98 <HAL_RCC_ClockConfig+0x274>)
 8001ab0:	4293      	cmp	r3, r2
 8001ab2:	d901      	bls.n	8001ab8 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	e068      	b.n	8001b8a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001ab8:	4b38      	ldr	r3, [pc, #224]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	220c      	movs	r2, #12
 8001abe:	4013      	ands	r3, r2
 8001ac0:	d1f0      	bne.n	8001aa4 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ac2:	4b34      	ldr	r3, [pc, #208]	; (8001b94 <HAL_RCC_ClockConfig+0x270>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	4013      	ands	r3, r2
 8001aca:	683a      	ldr	r2, [r7, #0]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d21e      	bcs.n	8001b0e <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ad0:	4b30      	ldr	r3, [pc, #192]	; (8001b94 <HAL_RCC_ClockConfig+0x270>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	4393      	bics	r3, r2
 8001ad8:	0019      	movs	r1, r3
 8001ada:	4b2e      	ldr	r3, [pc, #184]	; (8001b94 <HAL_RCC_ClockConfig+0x270>)
 8001adc:	683a      	ldr	r2, [r7, #0]
 8001ade:	430a      	orrs	r2, r1
 8001ae0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001ae2:	f7ff f8dd 	bl	8000ca0 <HAL_GetTick>
 8001ae6:	0003      	movs	r3, r0
 8001ae8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aea:	e009      	b.n	8001b00 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001aec:	f7ff f8d8 	bl	8000ca0 <HAL_GetTick>
 8001af0:	0002      	movs	r2, r0
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	1ad3      	subs	r3, r2, r3
 8001af6:	4a28      	ldr	r2, [pc, #160]	; (8001b98 <HAL_RCC_ClockConfig+0x274>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d901      	bls.n	8001b00 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001afc:	2303      	movs	r3, #3
 8001afe:	e044      	b.n	8001b8a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b00:	4b24      	ldr	r3, [pc, #144]	; (8001b94 <HAL_RCC_ClockConfig+0x270>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2201      	movs	r2, #1
 8001b06:	4013      	ands	r3, r2
 8001b08:	683a      	ldr	r2, [r7, #0]
 8001b0a:	429a      	cmp	r2, r3
 8001b0c:	d1ee      	bne.n	8001aec <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2204      	movs	r2, #4
 8001b14:	4013      	ands	r3, r2
 8001b16:	d009      	beq.n	8001b2c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b18:	4b20      	ldr	r3, [pc, #128]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	4a20      	ldr	r2, [pc, #128]	; (8001ba0 <HAL_RCC_ClockConfig+0x27c>)
 8001b1e:	4013      	ands	r3, r2
 8001b20:	0019      	movs	r1, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	68da      	ldr	r2, [r3, #12]
 8001b26:	4b1d      	ldr	r3, [pc, #116]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 8001b28:	430a      	orrs	r2, r1
 8001b2a:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	2208      	movs	r2, #8
 8001b32:	4013      	ands	r3, r2
 8001b34:	d00a      	beq.n	8001b4c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b36:	4b19      	ldr	r3, [pc, #100]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	4a1a      	ldr	r2, [pc, #104]	; (8001ba4 <HAL_RCC_ClockConfig+0x280>)
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	0019      	movs	r1, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	691b      	ldr	r3, [r3, #16]
 8001b44:	00da      	lsls	r2, r3, #3
 8001b46:	4b15      	ldr	r3, [pc, #84]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b4c:	f000 f832 	bl	8001bb4 <HAL_RCC_GetSysClockFreq>
 8001b50:	0001      	movs	r1, r0
 8001b52:	4b12      	ldr	r3, [pc, #72]	; (8001b9c <HAL_RCC_ClockConfig+0x278>)
 8001b54:	68db      	ldr	r3, [r3, #12]
 8001b56:	091b      	lsrs	r3, r3, #4
 8001b58:	220f      	movs	r2, #15
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	4a12      	ldr	r2, [pc, #72]	; (8001ba8 <HAL_RCC_ClockConfig+0x284>)
 8001b5e:	5cd3      	ldrb	r3, [r2, r3]
 8001b60:	000a      	movs	r2, r1
 8001b62:	40da      	lsrs	r2, r3
 8001b64:	4b11      	ldr	r3, [pc, #68]	; (8001bac <HAL_RCC_ClockConfig+0x288>)
 8001b66:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b68:	4b11      	ldr	r3, [pc, #68]	; (8001bb0 <HAL_RCC_ClockConfig+0x28c>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	250b      	movs	r5, #11
 8001b6e:	197c      	adds	r4, r7, r5
 8001b70:	0018      	movs	r0, r3
 8001b72:	f7ff f84f 	bl	8000c14 <HAL_InitTick>
 8001b76:	0003      	movs	r3, r0
 8001b78:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001b7a:	197b      	adds	r3, r7, r5
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d002      	beq.n	8001b88 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001b82:	197b      	adds	r3, r7, r5
 8001b84:	781b      	ldrb	r3, [r3, #0]
 8001b86:	e000      	b.n	8001b8a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	0018      	movs	r0, r3
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	b004      	add	sp, #16
 8001b90:	bdb0      	pop	{r4, r5, r7, pc}
 8001b92:	46c0      	nop			; (mov r8, r8)
 8001b94:	40022000 	.word	0x40022000
 8001b98:	00001388 	.word	0x00001388
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	fffff8ff 	.word	0xfffff8ff
 8001ba4:	ffffc7ff 	.word	0xffffc7ff
 8001ba8:	08002a48 	.word	0x08002a48
 8001bac:	20000000 	.word	0x20000000
 8001bb0:	20000004 	.word	0x20000004

08001bb4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bb4:	b5b0      	push	{r4, r5, r7, lr}
 8001bb6:	b08e      	sub	sp, #56	; 0x38
 8001bb8:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001bba:	4b4c      	ldr	r3, [pc, #304]	; (8001cec <HAL_RCC_GetSysClockFreq+0x138>)
 8001bbc:	68db      	ldr	r3, [r3, #12]
 8001bbe:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001bc0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bc2:	230c      	movs	r3, #12
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	2b0c      	cmp	r3, #12
 8001bc8:	d014      	beq.n	8001bf4 <HAL_RCC_GetSysClockFreq+0x40>
 8001bca:	d900      	bls.n	8001bce <HAL_RCC_GetSysClockFreq+0x1a>
 8001bcc:	e07b      	b.n	8001cc6 <HAL_RCC_GetSysClockFreq+0x112>
 8001bce:	2b04      	cmp	r3, #4
 8001bd0:	d002      	beq.n	8001bd8 <HAL_RCC_GetSysClockFreq+0x24>
 8001bd2:	2b08      	cmp	r3, #8
 8001bd4:	d00b      	beq.n	8001bee <HAL_RCC_GetSysClockFreq+0x3a>
 8001bd6:	e076      	b.n	8001cc6 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001bd8:	4b44      	ldr	r3, [pc, #272]	; (8001cec <HAL_RCC_GetSysClockFreq+0x138>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2210      	movs	r2, #16
 8001bde:	4013      	ands	r3, r2
 8001be0:	d002      	beq.n	8001be8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001be2:	4b43      	ldr	r3, [pc, #268]	; (8001cf0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001be4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001be6:	e07c      	b.n	8001ce2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001be8:	4b42      	ldr	r3, [pc, #264]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x140>)
 8001bea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bec:	e079      	b.n	8001ce2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001bee:	4b42      	ldr	r3, [pc, #264]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x144>)
 8001bf0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bf2:	e076      	b.n	8001ce2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bf6:	0c9a      	lsrs	r2, r3, #18
 8001bf8:	230f      	movs	r3, #15
 8001bfa:	401a      	ands	r2, r3
 8001bfc:	4b3f      	ldr	r3, [pc, #252]	; (8001cfc <HAL_RCC_GetSysClockFreq+0x148>)
 8001bfe:	5c9b      	ldrb	r3, [r3, r2]
 8001c00:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c04:	0d9a      	lsrs	r2, r3, #22
 8001c06:	2303      	movs	r3, #3
 8001c08:	4013      	ands	r3, r2
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c0e:	4b37      	ldr	r3, [pc, #220]	; (8001cec <HAL_RCC_GetSysClockFreq+0x138>)
 8001c10:	68da      	ldr	r2, [r3, #12]
 8001c12:	2380      	movs	r3, #128	; 0x80
 8001c14:	025b      	lsls	r3, r3, #9
 8001c16:	4013      	ands	r3, r2
 8001c18:	d01a      	beq.n	8001c50 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001c1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c1c:	61bb      	str	r3, [r7, #24]
 8001c1e:	2300      	movs	r3, #0
 8001c20:	61fb      	str	r3, [r7, #28]
 8001c22:	4a35      	ldr	r2, [pc, #212]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x144>)
 8001c24:	2300      	movs	r3, #0
 8001c26:	69b8      	ldr	r0, [r7, #24]
 8001c28:	69f9      	ldr	r1, [r7, #28]
 8001c2a:	f7fe fb19 	bl	8000260 <__aeabi_lmul>
 8001c2e:	0002      	movs	r2, r0
 8001c30:	000b      	movs	r3, r1
 8001c32:	0010      	movs	r0, r2
 8001c34:	0019      	movs	r1, r3
 8001c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c38:	613b      	str	r3, [r7, #16]
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	617b      	str	r3, [r7, #20]
 8001c3e:	693a      	ldr	r2, [r7, #16]
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	f7fe faed 	bl	8000220 <__aeabi_uldivmod>
 8001c46:	0002      	movs	r2, r0
 8001c48:	000b      	movs	r3, r1
 8001c4a:	0013      	movs	r3, r2
 8001c4c:	637b      	str	r3, [r7, #52]	; 0x34
 8001c4e:	e037      	b.n	8001cc0 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001c50:	4b26      	ldr	r3, [pc, #152]	; (8001cec <HAL_RCC_GetSysClockFreq+0x138>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2210      	movs	r2, #16
 8001c56:	4013      	ands	r3, r2
 8001c58:	d01a      	beq.n	8001c90 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c5c:	60bb      	str	r3, [r7, #8]
 8001c5e:	2300      	movs	r3, #0
 8001c60:	60fb      	str	r3, [r7, #12]
 8001c62:	4a23      	ldr	r2, [pc, #140]	; (8001cf0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001c64:	2300      	movs	r3, #0
 8001c66:	68b8      	ldr	r0, [r7, #8]
 8001c68:	68f9      	ldr	r1, [r7, #12]
 8001c6a:	f7fe faf9 	bl	8000260 <__aeabi_lmul>
 8001c6e:	0002      	movs	r2, r0
 8001c70:	000b      	movs	r3, r1
 8001c72:	0010      	movs	r0, r2
 8001c74:	0019      	movs	r1, r3
 8001c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c78:	603b      	str	r3, [r7, #0]
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	607b      	str	r3, [r7, #4]
 8001c7e:	683a      	ldr	r2, [r7, #0]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f7fe facd 	bl	8000220 <__aeabi_uldivmod>
 8001c86:	0002      	movs	r2, r0
 8001c88:	000b      	movs	r3, r1
 8001c8a:	0013      	movs	r3, r2
 8001c8c:	637b      	str	r3, [r7, #52]	; 0x34
 8001c8e:	e017      	b.n	8001cc0 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c92:	0018      	movs	r0, r3
 8001c94:	2300      	movs	r3, #0
 8001c96:	0019      	movs	r1, r3
 8001c98:	4a16      	ldr	r2, [pc, #88]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x140>)
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	f7fe fae0 	bl	8000260 <__aeabi_lmul>
 8001ca0:	0002      	movs	r2, r0
 8001ca2:	000b      	movs	r3, r1
 8001ca4:	0010      	movs	r0, r2
 8001ca6:	0019      	movs	r1, r3
 8001ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001caa:	001c      	movs	r4, r3
 8001cac:	2300      	movs	r3, #0
 8001cae:	001d      	movs	r5, r3
 8001cb0:	0022      	movs	r2, r4
 8001cb2:	002b      	movs	r3, r5
 8001cb4:	f7fe fab4 	bl	8000220 <__aeabi_uldivmod>
 8001cb8:	0002      	movs	r2, r0
 8001cba:	000b      	movs	r3, r1
 8001cbc:	0013      	movs	r3, r2
 8001cbe:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001cc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cc2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001cc4:	e00d      	b.n	8001ce2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001cc6:	4b09      	ldr	r3, [pc, #36]	; (8001cec <HAL_RCC_GetSysClockFreq+0x138>)
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	0b5b      	lsrs	r3, r3, #13
 8001ccc:	2207      	movs	r2, #7
 8001cce:	4013      	ands	r3, r2
 8001cd0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001cd2:	6a3b      	ldr	r3, [r7, #32]
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	2280      	movs	r2, #128	; 0x80
 8001cd8:	0212      	lsls	r2, r2, #8
 8001cda:	409a      	lsls	r2, r3
 8001cdc:	0013      	movs	r3, r2
 8001cde:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ce0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ce2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001ce4:	0018      	movs	r0, r3
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	b00e      	add	sp, #56	; 0x38
 8001cea:	bdb0      	pop	{r4, r5, r7, pc}
 8001cec:	40021000 	.word	0x40021000
 8001cf0:	003d0900 	.word	0x003d0900
 8001cf4:	00f42400 	.word	0x00f42400
 8001cf8:	007a1200 	.word	0x007a1200
 8001cfc:	08002a58 	.word	0x08002a58

08001d00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d101      	bne.n	8001d12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e032      	b.n	8001d78 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2239      	movs	r2, #57	; 0x39
 8001d16:	5c9b      	ldrb	r3, [r3, r2]
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d107      	bne.n	8001d2e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2238      	movs	r2, #56	; 0x38
 8001d22:	2100      	movs	r1, #0
 8001d24:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	0018      	movs	r0, r3
 8001d2a:	f7fe fe53 	bl	80009d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2239      	movs	r2, #57	; 0x39
 8001d32:	2102      	movs	r1, #2
 8001d34:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	3304      	adds	r3, #4
 8001d3e:	0019      	movs	r1, r3
 8001d40:	0010      	movs	r0, r2
 8001d42:	f000 fbed 	bl	8002520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	223e      	movs	r2, #62	; 0x3e
 8001d4a:	2101      	movs	r1, #1
 8001d4c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	223a      	movs	r2, #58	; 0x3a
 8001d52:	2101      	movs	r1, #1
 8001d54:	5499      	strb	r1, [r3, r2]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	223b      	movs	r2, #59	; 0x3b
 8001d5a:	2101      	movs	r1, #1
 8001d5c:	5499      	strb	r1, [r3, r2]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	223c      	movs	r2, #60	; 0x3c
 8001d62:	2101      	movs	r1, #1
 8001d64:	5499      	strb	r1, [r3, r2]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	223d      	movs	r2, #61	; 0x3d
 8001d6a:	2101      	movs	r1, #1
 8001d6c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2239      	movs	r2, #57	; 0x39
 8001d72:	2101      	movs	r1, #1
 8001d74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d76:	2300      	movs	r3, #0
}
 8001d78:	0018      	movs	r0, r3
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	b002      	add	sp, #8
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	6a1b      	ldr	r3, [r3, #32]
 8001d8e:	4a0a      	ldr	r2, [pc, #40]	; (8001db8 <HAL_TIM_Base_Stop+0x38>)
 8001d90:	4013      	ands	r3, r2
 8001d92:	d107      	bne.n	8001da4 <HAL_TIM_Base_Stop+0x24>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681a      	ldr	r2, [r3, #0]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2101      	movs	r1, #1
 8001da0:	438a      	bics	r2, r1
 8001da2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2239      	movs	r2, #57	; 0x39
 8001da8:	2101      	movs	r1, #1
 8001daa:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001dac:	2300      	movs	r3, #0
}
 8001dae:	0018      	movs	r0, r3
 8001db0:	46bd      	mov	sp, r7
 8001db2:	b002      	add	sp, #8
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	46c0      	nop			; (mov r8, r8)
 8001db8:	00001111 	.word	0x00001111

08001dbc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2239      	movs	r2, #57	; 0x39
 8001dc8:	5c9b      	ldrb	r3, [r3, r2]
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d001      	beq.n	8001dd4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e031      	b.n	8001e38 <HAL_TIM_Base_Start_IT+0x7c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	2239      	movs	r2, #57	; 0x39
 8001dd8:	2102      	movs	r1, #2
 8001dda:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	68da      	ldr	r2, [r3, #12]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	2101      	movs	r1, #1
 8001de8:	430a      	orrs	r2, r1
 8001dea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	2380      	movs	r3, #128	; 0x80
 8001df2:	05db      	lsls	r3, r3, #23
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d004      	beq.n	8001e02 <HAL_TIM_Base_Start_IT+0x46>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a10      	ldr	r2, [pc, #64]	; (8001e40 <HAL_TIM_Base_Start_IT+0x84>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d111      	bne.n	8001e26 <HAL_TIM_Base_Start_IT+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	2207      	movs	r2, #7
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	2b06      	cmp	r3, #6
 8001e12:	d010      	beq.n	8001e36 <HAL_TIM_Base_Start_IT+0x7a>
    {
      __HAL_TIM_ENABLE(htim);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2101      	movs	r1, #1
 8001e20:	430a      	orrs	r2, r1
 8001e22:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e24:	e007      	b.n	8001e36 <HAL_TIM_Base_Start_IT+0x7a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681a      	ldr	r2, [r3, #0]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2101      	movs	r1, #1
 8001e32:	430a      	orrs	r2, r1
 8001e34:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e36:	2300      	movs	r3, #0
}
 8001e38:	0018      	movs	r0, r3
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	b004      	add	sp, #16
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40010800 	.word	0x40010800

08001e44 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e032      	b.n	8001ebc <HAL_TIM_PWM_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2239      	movs	r2, #57	; 0x39
 8001e5a:	5c9b      	ldrb	r3, [r3, r2]
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d107      	bne.n	8001e72 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2238      	movs	r2, #56	; 0x38
 8001e66:	2100      	movs	r1, #0
 8001e68:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	f000 f829 	bl	8001ec4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2239      	movs	r2, #57	; 0x39
 8001e76:	2102      	movs	r1, #2
 8001e78:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	3304      	adds	r3, #4
 8001e82:	0019      	movs	r1, r3
 8001e84:	0010      	movs	r0, r2
 8001e86:	f000 fb4b 	bl	8002520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	223e      	movs	r2, #62	; 0x3e
 8001e8e:	2101      	movs	r1, #1
 8001e90:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	223a      	movs	r2, #58	; 0x3a
 8001e96:	2101      	movs	r1, #1
 8001e98:	5499      	strb	r1, [r3, r2]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	223b      	movs	r2, #59	; 0x3b
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	5499      	strb	r1, [r3, r2]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	223c      	movs	r2, #60	; 0x3c
 8001ea6:	2101      	movs	r1, #1
 8001ea8:	5499      	strb	r1, [r3, r2]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	223d      	movs	r2, #61	; 0x3d
 8001eae:	2101      	movs	r1, #1
 8001eb0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2239      	movs	r2, #57	; 0x39
 8001eb6:	2101      	movs	r1, #1
 8001eb8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001eba:	2300      	movs	r3, #0
}
 8001ebc:	0018      	movs	r0, r3
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	b002      	add	sp, #8
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001ecc:	46c0      	nop			; (mov r8, r8)
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	b002      	add	sp, #8
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b084      	sub	sp, #16
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
 8001edc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d108      	bne.n	8001ef6 <HAL_TIM_PWM_Start+0x22>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	223a      	movs	r2, #58	; 0x3a
 8001ee8:	5c9b      	ldrb	r3, [r3, r2]
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	3b01      	subs	r3, #1
 8001eee:	1e5a      	subs	r2, r3, #1
 8001ef0:	4193      	sbcs	r3, r2
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	e01f      	b.n	8001f36 <HAL_TIM_PWM_Start+0x62>
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	2b04      	cmp	r3, #4
 8001efa:	d108      	bne.n	8001f0e <HAL_TIM_PWM_Start+0x3a>
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	223b      	movs	r2, #59	; 0x3b
 8001f00:	5c9b      	ldrb	r3, [r3, r2]
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	3b01      	subs	r3, #1
 8001f06:	1e5a      	subs	r2, r3, #1
 8001f08:	4193      	sbcs	r3, r2
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	e013      	b.n	8001f36 <HAL_TIM_PWM_Start+0x62>
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	2b08      	cmp	r3, #8
 8001f12:	d108      	bne.n	8001f26 <HAL_TIM_PWM_Start+0x52>
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	223c      	movs	r2, #60	; 0x3c
 8001f18:	5c9b      	ldrb	r3, [r3, r2]
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	1e5a      	subs	r2, r3, #1
 8001f20:	4193      	sbcs	r3, r2
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	e007      	b.n	8001f36 <HAL_TIM_PWM_Start+0x62>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	223d      	movs	r2, #61	; 0x3d
 8001f2a:	5c9b      	ldrb	r3, [r3, r2]
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	3b01      	subs	r3, #1
 8001f30:	1e5a      	subs	r2, r3, #1
 8001f32:	4193      	sbcs	r3, r2
 8001f34:	b2db      	uxtb	r3, r3
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d001      	beq.n	8001f3e <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	e048      	b.n	8001fd0 <HAL_TIM_PWM_Start+0xfc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d104      	bne.n	8001f4e <HAL_TIM_PWM_Start+0x7a>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	223a      	movs	r2, #58	; 0x3a
 8001f48:	2102      	movs	r1, #2
 8001f4a:	5499      	strb	r1, [r3, r2]
 8001f4c:	e013      	b.n	8001f76 <HAL_TIM_PWM_Start+0xa2>
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	2b04      	cmp	r3, #4
 8001f52:	d104      	bne.n	8001f5e <HAL_TIM_PWM_Start+0x8a>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	223b      	movs	r2, #59	; 0x3b
 8001f58:	2102      	movs	r1, #2
 8001f5a:	5499      	strb	r1, [r3, r2]
 8001f5c:	e00b      	b.n	8001f76 <HAL_TIM_PWM_Start+0xa2>
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	2b08      	cmp	r3, #8
 8001f62:	d104      	bne.n	8001f6e <HAL_TIM_PWM_Start+0x9a>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	223c      	movs	r2, #60	; 0x3c
 8001f68:	2102      	movs	r1, #2
 8001f6a:	5499      	strb	r1, [r3, r2]
 8001f6c:	e003      	b.n	8001f76 <HAL_TIM_PWM_Start+0xa2>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	223d      	movs	r2, #61	; 0x3d
 8001f72:	2102      	movs	r1, #2
 8001f74:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6839      	ldr	r1, [r7, #0]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	0018      	movs	r0, r3
 8001f80:	f000 fcb6 	bl	80028f0 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	2380      	movs	r3, #128	; 0x80
 8001f8a:	05db      	lsls	r3, r3, #23
 8001f8c:	429a      	cmp	r2, r3
 8001f8e:	d004      	beq.n	8001f9a <HAL_TIM_PWM_Start+0xc6>
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a10      	ldr	r2, [pc, #64]	; (8001fd8 <HAL_TIM_PWM_Start+0x104>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d111      	bne.n	8001fbe <HAL_TIM_PWM_Start+0xea>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	689b      	ldr	r3, [r3, #8]
 8001fa0:	2207      	movs	r2, #7
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	2b06      	cmp	r3, #6
 8001faa:	d010      	beq.n	8001fce <HAL_TIM_PWM_Start+0xfa>
    {
      __HAL_TIM_ENABLE(htim);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fbc:	e007      	b.n	8001fce <HAL_TIM_PWM_Start+0xfa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2101      	movs	r1, #1
 8001fca:	430a      	orrs	r2, r1
 8001fcc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001fce:	2300      	movs	r3, #0
}
 8001fd0:	0018      	movs	r0, r3
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	b004      	add	sp, #16
 8001fd6:	bd80      	pop	{r7, pc}
 8001fd8:	40010800 	.word	0x40010800

08001fdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	2202      	movs	r2, #2
 8001fec:	4013      	ands	r3, r2
 8001fee:	2b02      	cmp	r3, #2
 8001ff0:	d124      	bne.n	800203c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	68db      	ldr	r3, [r3, #12]
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	2b02      	cmp	r3, #2
 8001ffe:	d11d      	bne.n	800203c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2203      	movs	r2, #3
 8002006:	4252      	negs	r2, r2
 8002008:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2201      	movs	r2, #1
 800200e:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	699b      	ldr	r3, [r3, #24]
 8002016:	2203      	movs	r2, #3
 8002018:	4013      	ands	r3, r2
 800201a:	d004      	beq.n	8002026 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	0018      	movs	r0, r3
 8002020:	f000 fa66 	bl	80024f0 <HAL_TIM_IC_CaptureCallback>
 8002024:	e007      	b.n	8002036 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	0018      	movs	r0, r3
 800202a:	f000 fa59 	bl	80024e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	0018      	movs	r0, r3
 8002032:	f000 fa65 	bl	8002500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	691b      	ldr	r3, [r3, #16]
 8002042:	2204      	movs	r2, #4
 8002044:	4013      	ands	r3, r2
 8002046:	2b04      	cmp	r3, #4
 8002048:	d125      	bne.n	8002096 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	2204      	movs	r2, #4
 8002052:	4013      	ands	r3, r2
 8002054:	2b04      	cmp	r3, #4
 8002056:	d11e      	bne.n	8002096 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2205      	movs	r2, #5
 800205e:	4252      	negs	r2, r2
 8002060:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2202      	movs	r2, #2
 8002066:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	699a      	ldr	r2, [r3, #24]
 800206e:	23c0      	movs	r3, #192	; 0xc0
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	4013      	ands	r3, r2
 8002074:	d004      	beq.n	8002080 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	0018      	movs	r0, r3
 800207a:	f000 fa39 	bl	80024f0 <HAL_TIM_IC_CaptureCallback>
 800207e:	e007      	b.n	8002090 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	0018      	movs	r0, r3
 8002084:	f000 fa2c 	bl	80024e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	0018      	movs	r0, r3
 800208c:	f000 fa38 	bl	8002500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	691b      	ldr	r3, [r3, #16]
 800209c:	2208      	movs	r2, #8
 800209e:	4013      	ands	r3, r2
 80020a0:	2b08      	cmp	r3, #8
 80020a2:	d124      	bne.n	80020ee <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	2208      	movs	r2, #8
 80020ac:	4013      	ands	r3, r2
 80020ae:	2b08      	cmp	r3, #8
 80020b0:	d11d      	bne.n	80020ee <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	2209      	movs	r2, #9
 80020b8:	4252      	negs	r2, r2
 80020ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2204      	movs	r2, #4
 80020c0:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	69db      	ldr	r3, [r3, #28]
 80020c8:	2203      	movs	r2, #3
 80020ca:	4013      	ands	r3, r2
 80020cc:	d004      	beq.n	80020d8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	0018      	movs	r0, r3
 80020d2:	f000 fa0d 	bl	80024f0 <HAL_TIM_IC_CaptureCallback>
 80020d6:	e007      	b.n	80020e8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	0018      	movs	r0, r3
 80020dc:	f000 fa00 	bl	80024e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	0018      	movs	r0, r3
 80020e4:	f000 fa0c 	bl	8002500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	691b      	ldr	r3, [r3, #16]
 80020f4:	2210      	movs	r2, #16
 80020f6:	4013      	ands	r3, r2
 80020f8:	2b10      	cmp	r3, #16
 80020fa:	d125      	bne.n	8002148 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	2210      	movs	r2, #16
 8002104:	4013      	ands	r3, r2
 8002106:	2b10      	cmp	r3, #16
 8002108:	d11e      	bne.n	8002148 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	2211      	movs	r2, #17
 8002110:	4252      	negs	r2, r2
 8002112:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2208      	movs	r2, #8
 8002118:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	69da      	ldr	r2, [r3, #28]
 8002120:	23c0      	movs	r3, #192	; 0xc0
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	4013      	ands	r3, r2
 8002126:	d004      	beq.n	8002132 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	0018      	movs	r0, r3
 800212c:	f000 f9e0 	bl	80024f0 <HAL_TIM_IC_CaptureCallback>
 8002130:	e007      	b.n	8002142 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	0018      	movs	r0, r3
 8002136:	f000 f9d3 	bl	80024e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	0018      	movs	r0, r3
 800213e:	f000 f9df 	bl	8002500 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	691b      	ldr	r3, [r3, #16]
 800214e:	2201      	movs	r2, #1
 8002150:	4013      	ands	r3, r2
 8002152:	2b01      	cmp	r3, #1
 8002154:	d10f      	bne.n	8002176 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	68db      	ldr	r3, [r3, #12]
 800215c:	2201      	movs	r2, #1
 800215e:	4013      	ands	r3, r2
 8002160:	2b01      	cmp	r3, #1
 8002162:	d108      	bne.n	8002176 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2202      	movs	r2, #2
 800216a:	4252      	negs	r2, r2
 800216c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	0018      	movs	r0, r3
 8002172:	f7fe fbf1 	bl	8000958 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	691b      	ldr	r3, [r3, #16]
 800217c:	2240      	movs	r2, #64	; 0x40
 800217e:	4013      	ands	r3, r2
 8002180:	2b40      	cmp	r3, #64	; 0x40
 8002182:	d10f      	bne.n	80021a4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	68db      	ldr	r3, [r3, #12]
 800218a:	2240      	movs	r2, #64	; 0x40
 800218c:	4013      	ands	r3, r2
 800218e:	2b40      	cmp	r3, #64	; 0x40
 8002190:	d108      	bne.n	80021a4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	2241      	movs	r2, #65	; 0x41
 8002198:	4252      	negs	r2, r2
 800219a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	0018      	movs	r0, r3
 80021a0:	f000 f9b6 	bl	8002510 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021a4:	46c0      	nop			; (mov r8, r8)
 80021a6:	46bd      	mov	sp, r7
 80021a8:	b002      	add	sp, #8
 80021aa:	bd80      	pop	{r7, pc}

080021ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b086      	sub	sp, #24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021b8:	2317      	movs	r3, #23
 80021ba:	18fb      	adds	r3, r7, r3
 80021bc:	2200      	movs	r2, #0
 80021be:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2238      	movs	r2, #56	; 0x38
 80021c4:	5c9b      	ldrb	r3, [r3, r2]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d101      	bne.n	80021ce <HAL_TIM_PWM_ConfigChannel+0x22>
 80021ca:	2302      	movs	r3, #2
 80021cc:	e0ad      	b.n	800232a <HAL_TIM_PWM_ConfigChannel+0x17e>
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2238      	movs	r2, #56	; 0x38
 80021d2:	2101      	movs	r1, #1
 80021d4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2b0c      	cmp	r3, #12
 80021da:	d100      	bne.n	80021de <HAL_TIM_PWM_ConfigChannel+0x32>
 80021dc:	e076      	b.n	80022cc <HAL_TIM_PWM_ConfigChannel+0x120>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2b0c      	cmp	r3, #12
 80021e2:	d900      	bls.n	80021e6 <HAL_TIM_PWM_ConfigChannel+0x3a>
 80021e4:	e095      	b.n	8002312 <HAL_TIM_PWM_ConfigChannel+0x166>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b08      	cmp	r3, #8
 80021ea:	d04e      	beq.n	800228a <HAL_TIM_PWM_ConfigChannel+0xde>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2b08      	cmp	r3, #8
 80021f0:	d900      	bls.n	80021f4 <HAL_TIM_PWM_ConfigChannel+0x48>
 80021f2:	e08e      	b.n	8002312 <HAL_TIM_PWM_ConfigChannel+0x166>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d003      	beq.n	8002202 <HAL_TIM_PWM_ConfigChannel+0x56>
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2b04      	cmp	r3, #4
 80021fe:	d021      	beq.n	8002244 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002200:	e087      	b.n	8002312 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	68ba      	ldr	r2, [r7, #8]
 8002208:	0011      	movs	r1, r2
 800220a:	0018      	movs	r0, r3
 800220c:	f000 f9d2 	bl	80025b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	699a      	ldr	r2, [r3, #24]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	2108      	movs	r1, #8
 800221c:	430a      	orrs	r2, r1
 800221e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	699a      	ldr	r2, [r3, #24]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	2104      	movs	r1, #4
 800222c:	438a      	bics	r2, r1
 800222e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	6999      	ldr	r1, [r3, #24]
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	68da      	ldr	r2, [r3, #12]
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	430a      	orrs	r2, r1
 8002240:	619a      	str	r2, [r3, #24]
      break;
 8002242:	e06b      	b.n	800231c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	68ba      	ldr	r2, [r7, #8]
 800224a:	0011      	movs	r1, r2
 800224c:	0018      	movs	r0, r3
 800224e:	f000 f9ed 	bl	800262c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	699a      	ldr	r2, [r3, #24]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2180      	movs	r1, #128	; 0x80
 800225e:	0109      	lsls	r1, r1, #4
 8002260:	430a      	orrs	r2, r1
 8002262:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	699a      	ldr	r2, [r3, #24]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4931      	ldr	r1, [pc, #196]	; (8002334 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002270:	400a      	ands	r2, r1
 8002272:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	6999      	ldr	r1, [r3, #24]
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	021a      	lsls	r2, r3, #8
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	430a      	orrs	r2, r1
 8002286:	619a      	str	r2, [r3, #24]
      break;
 8002288:	e048      	b.n	800231c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	68ba      	ldr	r2, [r7, #8]
 8002290:	0011      	movs	r1, r2
 8002292:	0018      	movs	r0, r3
 8002294:	f000 fa0c 	bl	80026b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	69da      	ldr	r2, [r3, #28]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2108      	movs	r1, #8
 80022a4:	430a      	orrs	r2, r1
 80022a6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	69da      	ldr	r2, [r3, #28]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	2104      	movs	r1, #4
 80022b4:	438a      	bics	r2, r1
 80022b6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	69d9      	ldr	r1, [r3, #28]
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	68da      	ldr	r2, [r3, #12]
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	430a      	orrs	r2, r1
 80022c8:	61da      	str	r2, [r3, #28]
      break;
 80022ca:	e027      	b.n	800231c <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	68ba      	ldr	r2, [r7, #8]
 80022d2:	0011      	movs	r1, r2
 80022d4:	0018      	movs	r0, r3
 80022d6:	f000 fa2b 	bl	8002730 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	69da      	ldr	r2, [r3, #28]
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2180      	movs	r1, #128	; 0x80
 80022e6:	0109      	lsls	r1, r1, #4
 80022e8:	430a      	orrs	r2, r1
 80022ea:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	69da      	ldr	r2, [r3, #28]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	490f      	ldr	r1, [pc, #60]	; (8002334 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80022f8:	400a      	ands	r2, r1
 80022fa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	69d9      	ldr	r1, [r3, #28]
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	021a      	lsls	r2, r3, #8
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	430a      	orrs	r2, r1
 800230e:	61da      	str	r2, [r3, #28]
      break;
 8002310:	e004      	b.n	800231c <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002312:	2317      	movs	r3, #23
 8002314:	18fb      	adds	r3, r7, r3
 8002316:	2201      	movs	r2, #1
 8002318:	701a      	strb	r2, [r3, #0]
      break;
 800231a:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2238      	movs	r2, #56	; 0x38
 8002320:	2100      	movs	r1, #0
 8002322:	5499      	strb	r1, [r3, r2]

  return status;
 8002324:	2317      	movs	r3, #23
 8002326:	18fb      	adds	r3, r7, r3
 8002328:	781b      	ldrb	r3, [r3, #0]
}
 800232a:	0018      	movs	r0, r3
 800232c:	46bd      	mov	sp, r7
 800232e:	b006      	add	sp, #24
 8002330:	bd80      	pop	{r7, pc}
 8002332:	46c0      	nop			; (mov r8, r8)
 8002334:	fffffbff 	.word	0xfffffbff

08002338 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002342:	230f      	movs	r3, #15
 8002344:	18fb      	adds	r3, r7, r3
 8002346:	2200      	movs	r2, #0
 8002348:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2238      	movs	r2, #56	; 0x38
 800234e:	5c9b      	ldrb	r3, [r3, r2]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d101      	bne.n	8002358 <HAL_TIM_ConfigClockSource+0x20>
 8002354:	2302      	movs	r3, #2
 8002356:	e0bc      	b.n	80024d2 <HAL_TIM_ConfigClockSource+0x19a>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2238      	movs	r2, #56	; 0x38
 800235c:	2101      	movs	r1, #1
 800235e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2239      	movs	r2, #57	; 0x39
 8002364:	2102      	movs	r1, #2
 8002366:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	2277      	movs	r2, #119	; 0x77
 8002374:	4393      	bics	r3, r2
 8002376:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	4a58      	ldr	r2, [pc, #352]	; (80024dc <HAL_TIM_ConfigClockSource+0x1a4>)
 800237c:	4013      	ands	r3, r2
 800237e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	68ba      	ldr	r2, [r7, #8]
 8002386:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	2280      	movs	r2, #128	; 0x80
 800238e:	0192      	lsls	r2, r2, #6
 8002390:	4293      	cmp	r3, r2
 8002392:	d040      	beq.n	8002416 <HAL_TIM_ConfigClockSource+0xde>
 8002394:	2280      	movs	r2, #128	; 0x80
 8002396:	0192      	lsls	r2, r2, #6
 8002398:	4293      	cmp	r3, r2
 800239a:	d900      	bls.n	800239e <HAL_TIM_ConfigClockSource+0x66>
 800239c:	e088      	b.n	80024b0 <HAL_TIM_ConfigClockSource+0x178>
 800239e:	2280      	movs	r2, #128	; 0x80
 80023a0:	0152      	lsls	r2, r2, #5
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d100      	bne.n	80023a8 <HAL_TIM_ConfigClockSource+0x70>
 80023a6:	e088      	b.n	80024ba <HAL_TIM_ConfigClockSource+0x182>
 80023a8:	2280      	movs	r2, #128	; 0x80
 80023aa:	0152      	lsls	r2, r2, #5
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d900      	bls.n	80023b2 <HAL_TIM_ConfigClockSource+0x7a>
 80023b0:	e07e      	b.n	80024b0 <HAL_TIM_ConfigClockSource+0x178>
 80023b2:	2b70      	cmp	r3, #112	; 0x70
 80023b4:	d018      	beq.n	80023e8 <HAL_TIM_ConfigClockSource+0xb0>
 80023b6:	d900      	bls.n	80023ba <HAL_TIM_ConfigClockSource+0x82>
 80023b8:	e07a      	b.n	80024b0 <HAL_TIM_ConfigClockSource+0x178>
 80023ba:	2b60      	cmp	r3, #96	; 0x60
 80023bc:	d04f      	beq.n	800245e <HAL_TIM_ConfigClockSource+0x126>
 80023be:	d900      	bls.n	80023c2 <HAL_TIM_ConfigClockSource+0x8a>
 80023c0:	e076      	b.n	80024b0 <HAL_TIM_ConfigClockSource+0x178>
 80023c2:	2b50      	cmp	r3, #80	; 0x50
 80023c4:	d03b      	beq.n	800243e <HAL_TIM_ConfigClockSource+0x106>
 80023c6:	d900      	bls.n	80023ca <HAL_TIM_ConfigClockSource+0x92>
 80023c8:	e072      	b.n	80024b0 <HAL_TIM_ConfigClockSource+0x178>
 80023ca:	2b40      	cmp	r3, #64	; 0x40
 80023cc:	d057      	beq.n	800247e <HAL_TIM_ConfigClockSource+0x146>
 80023ce:	d900      	bls.n	80023d2 <HAL_TIM_ConfigClockSource+0x9a>
 80023d0:	e06e      	b.n	80024b0 <HAL_TIM_ConfigClockSource+0x178>
 80023d2:	2b30      	cmp	r3, #48	; 0x30
 80023d4:	d063      	beq.n	800249e <HAL_TIM_ConfigClockSource+0x166>
 80023d6:	d86b      	bhi.n	80024b0 <HAL_TIM_ConfigClockSource+0x178>
 80023d8:	2b20      	cmp	r3, #32
 80023da:	d060      	beq.n	800249e <HAL_TIM_ConfigClockSource+0x166>
 80023dc:	d868      	bhi.n	80024b0 <HAL_TIM_ConfigClockSource+0x178>
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d05d      	beq.n	800249e <HAL_TIM_ConfigClockSource+0x166>
 80023e2:	2b10      	cmp	r3, #16
 80023e4:	d05b      	beq.n	800249e <HAL_TIM_ConfigClockSource+0x166>
 80023e6:	e063      	b.n	80024b0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023f8:	f000 fa5a 	bl	80028b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	2277      	movs	r2, #119	; 0x77
 8002408:	4313      	orrs	r3, r2
 800240a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	68ba      	ldr	r2, [r7, #8]
 8002412:	609a      	str	r2, [r3, #8]
      break;
 8002414:	e052      	b.n	80024bc <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002426:	f000 fa43 	bl	80028b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	689a      	ldr	r2, [r3, #8]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2180      	movs	r1, #128	; 0x80
 8002436:	01c9      	lsls	r1, r1, #7
 8002438:	430a      	orrs	r2, r1
 800243a:	609a      	str	r2, [r3, #8]
      break;
 800243c:	e03e      	b.n	80024bc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800244a:	001a      	movs	r2, r3
 800244c:	f000 f9b6 	bl	80027bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2150      	movs	r1, #80	; 0x50
 8002456:	0018      	movs	r0, r3
 8002458:	f000 fa10 	bl	800287c <TIM_ITRx_SetConfig>
      break;
 800245c:	e02e      	b.n	80024bc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800246a:	001a      	movs	r2, r3
 800246c:	f000 f9d4 	bl	8002818 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	2160      	movs	r1, #96	; 0x60
 8002476:	0018      	movs	r0, r3
 8002478:	f000 fa00 	bl	800287c <TIM_ITRx_SetConfig>
      break;
 800247c:	e01e      	b.n	80024bc <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800248a:	001a      	movs	r2, r3
 800248c:	f000 f996 	bl	80027bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2140      	movs	r1, #64	; 0x40
 8002496:	0018      	movs	r0, r3
 8002498:	f000 f9f0 	bl	800287c <TIM_ITRx_SetConfig>
      break;
 800249c:	e00e      	b.n	80024bc <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	0019      	movs	r1, r3
 80024a8:	0010      	movs	r0, r2
 80024aa:	f000 f9e7 	bl	800287c <TIM_ITRx_SetConfig>
      break;
 80024ae:	e005      	b.n	80024bc <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80024b0:	230f      	movs	r3, #15
 80024b2:	18fb      	adds	r3, r7, r3
 80024b4:	2201      	movs	r2, #1
 80024b6:	701a      	strb	r2, [r3, #0]
      break;
 80024b8:	e000      	b.n	80024bc <HAL_TIM_ConfigClockSource+0x184>
      break;
 80024ba:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2239      	movs	r2, #57	; 0x39
 80024c0:	2101      	movs	r1, #1
 80024c2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2238      	movs	r2, #56	; 0x38
 80024c8:	2100      	movs	r1, #0
 80024ca:	5499      	strb	r1, [r3, r2]

  return status;
 80024cc:	230f      	movs	r3, #15
 80024ce:	18fb      	adds	r3, r7, r3
 80024d0:	781b      	ldrb	r3, [r3, #0]
}
 80024d2:	0018      	movs	r0, r3
 80024d4:	46bd      	mov	sp, r7
 80024d6:	b004      	add	sp, #16
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	46c0      	nop			; (mov r8, r8)
 80024dc:	ffff00ff 	.word	0xffff00ff

080024e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024e8:	46c0      	nop			; (mov r8, r8)
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b002      	add	sp, #8
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80024f8:	46c0      	nop			; (mov r8, r8)
 80024fa:	46bd      	mov	sp, r7
 80024fc:	b002      	add	sp, #8
 80024fe:	bd80      	pop	{r7, pc}

08002500 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002508:	46c0      	nop			; (mov r8, r8)
 800250a:	46bd      	mov	sp, r7
 800250c:	b002      	add	sp, #8
 800250e:	bd80      	pop	{r7, pc}

08002510 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002518:	46c0      	nop			; (mov r8, r8)
 800251a:	46bd      	mov	sp, r7
 800251c:	b002      	add	sp, #8
 800251e:	bd80      	pop	{r7, pc}

08002520 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
 8002528:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	2380      	movs	r3, #128	; 0x80
 8002534:	05db      	lsls	r3, r3, #23
 8002536:	429a      	cmp	r2, r3
 8002538:	d003      	beq.n	8002542 <TIM_Base_SetConfig+0x22>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a1b      	ldr	r2, [pc, #108]	; (80025ac <TIM_Base_SetConfig+0x8c>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d108      	bne.n	8002554 <TIM_Base_SetConfig+0x34>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2270      	movs	r2, #112	; 0x70
 8002546:	4393      	bics	r3, r2
 8002548:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	68fa      	ldr	r2, [r7, #12]
 8002550:	4313      	orrs	r3, r2
 8002552:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	2380      	movs	r3, #128	; 0x80
 8002558:	05db      	lsls	r3, r3, #23
 800255a:	429a      	cmp	r2, r3
 800255c:	d003      	beq.n	8002566 <TIM_Base_SetConfig+0x46>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4a12      	ldr	r2, [pc, #72]	; (80025ac <TIM_Base_SetConfig+0x8c>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d108      	bne.n	8002578 <TIM_Base_SetConfig+0x58>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	4a11      	ldr	r2, [pc, #68]	; (80025b0 <TIM_Base_SetConfig+0x90>)
 800256a:	4013      	ands	r3, r2
 800256c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	68db      	ldr	r3, [r3, #12]
 8002572:	68fa      	ldr	r2, [r7, #12]
 8002574:	4313      	orrs	r3, r2
 8002576:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2280      	movs	r2, #128	; 0x80
 800257c:	4393      	bics	r3, r2
 800257e:	001a      	movs	r2, r3
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	691b      	ldr	r3, [r3, #16]
 8002584:	4313      	orrs	r3, r2
 8002586:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	68fa      	ldr	r2, [r7, #12]
 800258c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	689a      	ldr	r2, [r3, #8]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2201      	movs	r2, #1
 80025a2:	615a      	str	r2, [r3, #20]
}
 80025a4:	46c0      	nop			; (mov r8, r8)
 80025a6:	46bd      	mov	sp, r7
 80025a8:	b004      	add	sp, #16
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	40010800 	.word	0x40010800
 80025b0:	fffffcff 	.word	0xfffffcff

080025b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6a1b      	ldr	r3, [r3, #32]
 80025c2:	2201      	movs	r2, #1
 80025c4:	4393      	bics	r3, r2
 80025c6:	001a      	movs	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6a1b      	ldr	r3, [r3, #32]
 80025d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2270      	movs	r2, #112	; 0x70
 80025e2:	4393      	bics	r3, r2
 80025e4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2203      	movs	r2, #3
 80025ea:	4393      	bics	r3, r2
 80025ec:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	2202      	movs	r2, #2
 80025fc:	4393      	bics	r3, r2
 80025fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	697a      	ldr	r2, [r7, #20]
 8002606:	4313      	orrs	r3, r2
 8002608:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	693a      	ldr	r2, [r7, #16]
 800260e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	685a      	ldr	r2, [r3, #4]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	697a      	ldr	r2, [r7, #20]
 8002622:	621a      	str	r2, [r3, #32]
}
 8002624:	46c0      	nop			; (mov r8, r8)
 8002626:	46bd      	mov	sp, r7
 8002628:	b006      	add	sp, #24
 800262a:	bd80      	pop	{r7, pc}

0800262c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	2210      	movs	r2, #16
 800263c:	4393      	bics	r3, r2
 800263e:	001a      	movs	r2, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6a1b      	ldr	r3, [r3, #32]
 8002648:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	4a13      	ldr	r2, [pc, #76]	; (80026a8 <TIM_OC2_SetConfig+0x7c>)
 800265a:	4013      	ands	r3, r2
 800265c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	4a12      	ldr	r2, [pc, #72]	; (80026ac <TIM_OC2_SetConfig+0x80>)
 8002662:	4013      	ands	r3, r2
 8002664:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	021b      	lsls	r3, r3, #8
 800266c:	68fa      	ldr	r2, [r7, #12]
 800266e:	4313      	orrs	r3, r2
 8002670:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002672:	697b      	ldr	r3, [r7, #20]
 8002674:	2220      	movs	r2, #32
 8002676:	4393      	bics	r3, r2
 8002678:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	011b      	lsls	r3, r3, #4
 8002680:	697a      	ldr	r2, [r7, #20]
 8002682:	4313      	orrs	r3, r2
 8002684:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	68fa      	ldr	r2, [r7, #12]
 8002690:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685a      	ldr	r2, [r3, #4]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	697a      	ldr	r2, [r7, #20]
 800269e:	621a      	str	r2, [r3, #32]
}
 80026a0:	46c0      	nop			; (mov r8, r8)
 80026a2:	46bd      	mov	sp, r7
 80026a4:	b006      	add	sp, #24
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	ffff8fff 	.word	0xffff8fff
 80026ac:	fffffcff 	.word	0xfffffcff

080026b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	6a1b      	ldr	r3, [r3, #32]
 80026be:	4a1a      	ldr	r2, [pc, #104]	; (8002728 <TIM_OC3_SetConfig+0x78>)
 80026c0:	401a      	ands	r2, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a1b      	ldr	r3, [r3, #32]
 80026ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	69db      	ldr	r3, [r3, #28]
 80026d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2270      	movs	r2, #112	; 0x70
 80026dc:	4393      	bics	r3, r2
 80026de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	2203      	movs	r2, #3
 80026e4:	4393      	bics	r3, r2
 80026e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	68fa      	ldr	r2, [r7, #12]
 80026ee:	4313      	orrs	r3, r2
 80026f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	4a0d      	ldr	r2, [pc, #52]	; (800272c <TIM_OC3_SetConfig+0x7c>)
 80026f6:	4013      	ands	r3, r2
 80026f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	021b      	lsls	r3, r3, #8
 8002700:	697a      	ldr	r2, [r7, #20]
 8002702:	4313      	orrs	r3, r2
 8002704:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	693a      	ldr	r2, [r7, #16]
 800270a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	68fa      	ldr	r2, [r7, #12]
 8002710:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685a      	ldr	r2, [r3, #4]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	697a      	ldr	r2, [r7, #20]
 800271e:	621a      	str	r2, [r3, #32]
}
 8002720:	46c0      	nop			; (mov r8, r8)
 8002722:	46bd      	mov	sp, r7
 8002724:	b006      	add	sp, #24
 8002726:	bd80      	pop	{r7, pc}
 8002728:	fffffeff 	.word	0xfffffeff
 800272c:	fffffdff 	.word	0xfffffdff

08002730 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b086      	sub	sp, #24
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6a1b      	ldr	r3, [r3, #32]
 800273e:	4a1b      	ldr	r2, [pc, #108]	; (80027ac <TIM_OC4_SetConfig+0x7c>)
 8002740:	401a      	ands	r2, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6a1b      	ldr	r3, [r3, #32]
 800274a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	69db      	ldr	r3, [r3, #28]
 8002756:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	4a15      	ldr	r2, [pc, #84]	; (80027b0 <TIM_OC4_SetConfig+0x80>)
 800275c:	4013      	ands	r3, r2
 800275e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	4a14      	ldr	r2, [pc, #80]	; (80027b4 <TIM_OC4_SetConfig+0x84>)
 8002764:	4013      	ands	r3, r2
 8002766:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	021b      	lsls	r3, r3, #8
 800276e:	68fa      	ldr	r2, [r7, #12]
 8002770:	4313      	orrs	r3, r2
 8002772:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	4a10      	ldr	r2, [pc, #64]	; (80027b8 <TIM_OC4_SetConfig+0x88>)
 8002778:	4013      	ands	r3, r2
 800277a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	031b      	lsls	r3, r3, #12
 8002782:	697a      	ldr	r2, [r7, #20]
 8002784:	4313      	orrs	r3, r2
 8002786:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	693a      	ldr	r2, [r7, #16]
 800278c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	68fa      	ldr	r2, [r7, #12]
 8002792:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685a      	ldr	r2, [r3, #4]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	697a      	ldr	r2, [r7, #20]
 80027a0:	621a      	str	r2, [r3, #32]
}
 80027a2:	46c0      	nop			; (mov r8, r8)
 80027a4:	46bd      	mov	sp, r7
 80027a6:	b006      	add	sp, #24
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	46c0      	nop			; (mov r8, r8)
 80027ac:	ffffefff 	.word	0xffffefff
 80027b0:	ffff8fff 	.word	0xffff8fff
 80027b4:	fffffcff 	.word	0xfffffcff
 80027b8:	ffffdfff 	.word	0xffffdfff

080027bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b086      	sub	sp, #24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	6a1b      	ldr	r3, [r3, #32]
 80027d2:	2201      	movs	r2, #1
 80027d4:	4393      	bics	r3, r2
 80027d6:	001a      	movs	r2, r3
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	22f0      	movs	r2, #240	; 0xf0
 80027e6:	4393      	bics	r3, r2
 80027e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	011b      	lsls	r3, r3, #4
 80027ee:	693a      	ldr	r2, [r7, #16]
 80027f0:	4313      	orrs	r3, r2
 80027f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	220a      	movs	r2, #10
 80027f8:	4393      	bics	r3, r2
 80027fa:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80027fc:	697a      	ldr	r2, [r7, #20]
 80027fe:	68bb      	ldr	r3, [r7, #8]
 8002800:	4313      	orrs	r3, r2
 8002802:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	693a      	ldr	r2, [r7, #16]
 8002808:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	697a      	ldr	r2, [r7, #20]
 800280e:	621a      	str	r2, [r3, #32]
}
 8002810:	46c0      	nop			; (mov r8, r8)
 8002812:	46bd      	mov	sp, r7
 8002814:	b006      	add	sp, #24
 8002816:	bd80      	pop	{r7, pc}

08002818 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b086      	sub	sp, #24
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	6a1b      	ldr	r3, [r3, #32]
 8002828:	2210      	movs	r2, #16
 800282a:	4393      	bics	r3, r2
 800282c:	001a      	movs	r2, r3
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	699b      	ldr	r3, [r3, #24]
 8002836:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6a1b      	ldr	r3, [r3, #32]
 800283c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	4a0d      	ldr	r2, [pc, #52]	; (8002878 <TIM_TI2_ConfigInputStage+0x60>)
 8002842:	4013      	ands	r3, r2
 8002844:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	031b      	lsls	r3, r3, #12
 800284a:	697a      	ldr	r2, [r7, #20]
 800284c:	4313      	orrs	r3, r2
 800284e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	22a0      	movs	r2, #160	; 0xa0
 8002854:	4393      	bics	r3, r2
 8002856:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002858:	68bb      	ldr	r3, [r7, #8]
 800285a:	011b      	lsls	r3, r3, #4
 800285c:	693a      	ldr	r2, [r7, #16]
 800285e:	4313      	orrs	r3, r2
 8002860:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	697a      	ldr	r2, [r7, #20]
 8002866:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	693a      	ldr	r2, [r7, #16]
 800286c:	621a      	str	r2, [r3, #32]
}
 800286e:	46c0      	nop			; (mov r8, r8)
 8002870:	46bd      	mov	sp, r7
 8002872:	b006      	add	sp, #24
 8002874:	bd80      	pop	{r7, pc}
 8002876:	46c0      	nop			; (mov r8, r8)
 8002878:	ffff0fff 	.word	0xffff0fff

0800287c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	2270      	movs	r2, #112	; 0x70
 8002890:	4393      	bics	r3, r2
 8002892:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002894:	683a      	ldr	r2, [r7, #0]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	4313      	orrs	r3, r2
 800289a:	2207      	movs	r2, #7
 800289c:	4313      	orrs	r3, r2
 800289e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	609a      	str	r2, [r3, #8]
}
 80028a6:	46c0      	nop			; (mov r8, r8)
 80028a8:	46bd      	mov	sp, r7
 80028aa:	b004      	add	sp, #16
 80028ac:	bd80      	pop	{r7, pc}
	...

080028b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
 80028bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028c4:	697b      	ldr	r3, [r7, #20]
 80028c6:	4a09      	ldr	r2, [pc, #36]	; (80028ec <TIM_ETR_SetConfig+0x3c>)
 80028c8:	4013      	ands	r3, r2
 80028ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	021a      	lsls	r2, r3, #8
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	431a      	orrs	r2, r3
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	4313      	orrs	r3, r2
 80028d8:	697a      	ldr	r2, [r7, #20]
 80028da:	4313      	orrs	r3, r2
 80028dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	697a      	ldr	r2, [r7, #20]
 80028e2:	609a      	str	r2, [r3, #8]
}
 80028e4:	46c0      	nop			; (mov r8, r8)
 80028e6:	46bd      	mov	sp, r7
 80028e8:	b006      	add	sp, #24
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	ffff00ff 	.word	0xffff00ff

080028f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b086      	sub	sp, #24
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	60f8      	str	r0, [r7, #12]
 80028f8:	60b9      	str	r1, [r7, #8]
 80028fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	221f      	movs	r2, #31
 8002900:	4013      	ands	r3, r2
 8002902:	2201      	movs	r2, #1
 8002904:	409a      	lsls	r2, r3
 8002906:	0013      	movs	r3, r2
 8002908:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	6a1b      	ldr	r3, [r3, #32]
 800290e:	697a      	ldr	r2, [r7, #20]
 8002910:	43d2      	mvns	r2, r2
 8002912:	401a      	ands	r2, r3
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6a1a      	ldr	r2, [r3, #32]
 800291c:	68bb      	ldr	r3, [r7, #8]
 800291e:	211f      	movs	r1, #31
 8002920:	400b      	ands	r3, r1
 8002922:	6879      	ldr	r1, [r7, #4]
 8002924:	4099      	lsls	r1, r3
 8002926:	000b      	movs	r3, r1
 8002928:	431a      	orrs	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	621a      	str	r2, [r3, #32]
}
 800292e:	46c0      	nop			; (mov r8, r8)
 8002930:	46bd      	mov	sp, r7
 8002932:	b006      	add	sp, #24
 8002934:	bd80      	pop	{r7, pc}
	...

08002938 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2238      	movs	r2, #56	; 0x38
 8002946:	5c9b      	ldrb	r3, [r3, r2]
 8002948:	2b01      	cmp	r3, #1
 800294a:	d101      	bne.n	8002950 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800294c:	2302      	movs	r3, #2
 800294e:	e03d      	b.n	80029cc <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2238      	movs	r2, #56	; 0x38
 8002954:	2101      	movs	r1, #1
 8002956:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2239      	movs	r2, #57	; 0x39
 800295c:	2102      	movs	r1, #2
 800295e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	2270      	movs	r2, #112	; 0x70
 8002974:	4393      	bics	r3, r2
 8002976:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	68fa      	ldr	r2, [r7, #12]
 800297e:	4313      	orrs	r3, r2
 8002980:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	68fa      	ldr	r2, [r7, #12]
 8002988:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	2380      	movs	r3, #128	; 0x80
 8002990:	05db      	lsls	r3, r3, #23
 8002992:	429a      	cmp	r2, r3
 8002994:	d004      	beq.n	80029a0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a0e      	ldr	r2, [pc, #56]	; (80029d4 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d10c      	bne.n	80029ba <HAL_TIMEx_MasterConfigSynchronization+0x82>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	2280      	movs	r2, #128	; 0x80
 80029a4:	4393      	bics	r3, r2
 80029a6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	68ba      	ldr	r2, [r7, #8]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68ba      	ldr	r2, [r7, #8]
 80029b8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2239      	movs	r2, #57	; 0x39
 80029be:	2101      	movs	r1, #1
 80029c0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2238      	movs	r2, #56	; 0x38
 80029c6:	2100      	movs	r1, #0
 80029c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029ca:	2300      	movs	r3, #0
}
 80029cc:	0018      	movs	r0, r3
 80029ce:	46bd      	mov	sp, r7
 80029d0:	b004      	add	sp, #16
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	40010800 	.word	0x40010800

080029d8 <memset>:
 80029d8:	0003      	movs	r3, r0
 80029da:	1882      	adds	r2, r0, r2
 80029dc:	4293      	cmp	r3, r2
 80029de:	d100      	bne.n	80029e2 <memset+0xa>
 80029e0:	4770      	bx	lr
 80029e2:	7019      	strb	r1, [r3, #0]
 80029e4:	3301      	adds	r3, #1
 80029e6:	e7f9      	b.n	80029dc <memset+0x4>

080029e8 <__libc_init_array>:
 80029e8:	b570      	push	{r4, r5, r6, lr}
 80029ea:	2600      	movs	r6, #0
 80029ec:	4c0c      	ldr	r4, [pc, #48]	; (8002a20 <__libc_init_array+0x38>)
 80029ee:	4d0d      	ldr	r5, [pc, #52]	; (8002a24 <__libc_init_array+0x3c>)
 80029f0:	1b64      	subs	r4, r4, r5
 80029f2:	10a4      	asrs	r4, r4, #2
 80029f4:	42a6      	cmp	r6, r4
 80029f6:	d109      	bne.n	8002a0c <__libc_init_array+0x24>
 80029f8:	2600      	movs	r6, #0
 80029fa:	f000 f819 	bl	8002a30 <_init>
 80029fe:	4c0a      	ldr	r4, [pc, #40]	; (8002a28 <__libc_init_array+0x40>)
 8002a00:	4d0a      	ldr	r5, [pc, #40]	; (8002a2c <__libc_init_array+0x44>)
 8002a02:	1b64      	subs	r4, r4, r5
 8002a04:	10a4      	asrs	r4, r4, #2
 8002a06:	42a6      	cmp	r6, r4
 8002a08:	d105      	bne.n	8002a16 <__libc_init_array+0x2e>
 8002a0a:	bd70      	pop	{r4, r5, r6, pc}
 8002a0c:	00b3      	lsls	r3, r6, #2
 8002a0e:	58eb      	ldr	r3, [r5, r3]
 8002a10:	4798      	blx	r3
 8002a12:	3601      	adds	r6, #1
 8002a14:	e7ee      	b.n	80029f4 <__libc_init_array+0xc>
 8002a16:	00b3      	lsls	r3, r6, #2
 8002a18:	58eb      	ldr	r3, [r5, r3]
 8002a1a:	4798      	blx	r3
 8002a1c:	3601      	adds	r6, #1
 8002a1e:	e7f2      	b.n	8002a06 <__libc_init_array+0x1e>
 8002a20:	08002a6c 	.word	0x08002a6c
 8002a24:	08002a6c 	.word	0x08002a6c
 8002a28:	08002a70 	.word	0x08002a70
 8002a2c:	08002a6c 	.word	0x08002a6c

08002a30 <_init>:
 8002a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a32:	46c0      	nop			; (mov r8, r8)
 8002a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a36:	bc08      	pop	{r3}
 8002a38:	469e      	mov	lr, r3
 8002a3a:	4770      	bx	lr

08002a3c <_fini>:
 8002a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a3e:	46c0      	nop			; (mov r8, r8)
 8002a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a42:	bc08      	pop	{r3}
 8002a44:	469e      	mov	lr, r3
 8002a46:	4770      	bx	lr
