<map id="lib/Target/AMDGPU/AMDGPUMachineFunction.h" name="lib/Target/AMDGPU/AMDGPUMachineFunction.h">
<area shape="rect" id="node1" title=" " alt="" coords="886,5,1149,47"/>
<area shape="rect" id="node2" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="987,184,1219,225"/>
<area shape="rect" id="node3" href="$AMDGPUMachineFunction_8cpp.html" title=" " alt="" coords="802,95,1065,136"/>
<area shape="rect" id="node4" href="$R600MachineFunctionInfo_8h.html" title=" " alt="" coords="497,95,735,136"/>
<area shape="rect" id="node9" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="4407,95,4623,136"/>
<area shape="rect" id="node5" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="267,184,477,225"/>
<area shape="rect" id="node6" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="501,184,731,225"/>
<area shape="rect" id="node7" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="755,184,962,225"/>
<area shape="rect" id="node8" href="$R600MachineFunctionInfo_8cpp.html" title=" " alt="" coords="5,184,243,225"/>
<area shape="rect" id="node10" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="6597,184,6835,225"/>
<area shape="rect" id="node11" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="6859,184,7093,225"/>
<area shape="rect" id="node12" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="7117,184,7416,225"/>
<area shape="rect" id="node13" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="7440,184,7717,225"/>
<area shape="rect" id="node14" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="7741,184,7973,225"/>
<area shape="rect" id="node15" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="1243,184,1509,225"/>
<area shape="rect" id="node16" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="1533,191,1856,218"/>
<area shape="rect" id="node17" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="1881,184,2143,225"/>
<area shape="rect" id="node18" href="$AMDGPUResourceUsageAnalysis_8cpp.html" title="Analyzes how many registers and other resources are used by functions." alt="" coords="2167,184,2435,225"/>
<area shape="rect" id="node19" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="2460,191,2759,218"/>
<area shape="rect" id="node20" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="2783,184,3031,225"/>
<area shape="rect" id="node21" href="$GCNIterativeScheduler_8cpp.html" title="This file implements the class GCNIterativeScheduler." alt="" coords="3055,184,3289,225"/>
<area shape="rect" id="node22" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="3313,191,3605,218"/>
<area shape="rect" id="node23" href="$GCNSchedStrategy_8cpp.html" title="This contains a MachineSchedStrategy implementation for maximizing wave occupancy on GCN hardware." alt="" coords="3629,184,3846,225"/>
<area shape="rect" id="node24" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="3870,184,4058,225"/>
<area shape="rect" id="node25" href="$SIFormMemoryClauses_8cpp.html" title=" " alt="" coords="4083,184,4277,225"/>
<area shape="rect" id="node26" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="4301,184,4504,225"/>
<area shape="rect" id="node27" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="4529,184,4727,225"/>
<area shape="rect" id="node28" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="4751,184,4942,225"/>
<area shape="rect" id="node29" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="4966,184,5151,225"/>
<area shape="rect" id="node30" href="$SILateBranchLowering_8cpp.html" title="This pass mainly lowers early terminate pseudo instructions." alt="" coords="5176,184,5365,225"/>
<area shape="rect" id="node31" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="5389,184,5589,225"/>
<area shape="rect" id="node32" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="5613,184,5829,225"/>
<area shape="rect" id="node33" href="$SIOptimizeVGPRLiveRange_8cpp.html" title="This pass tries to remove unnecessary VGPR live ranges in divergent if&#45;else structures and waterfall ..." alt="" coords="5854,184,6074,225"/>
<area shape="rect" id="node34" href="$SIPreAllocateWWMRegs_8cpp.html" title="Pass to pre&#45;allocated WWM registers." alt="" coords="6099,184,6333,225"/>
<area shape="rect" id="node35" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class." alt="" coords="6358,184,6573,225"/>
</map>
