{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555622835960 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555622835964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 05:27:15 2019 " "Processing started: Fri Apr 19 05:27:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555622835964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622835964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rv32i_core_udp -c rv32i_core_udp " "Command: quartus_map --read_settings_files=on --write_settings_files=off rv32i_core_udp -c rv32i_core_udp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622835964 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555622836698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cache/udp_icache.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cache/udp_icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp_icache " "Found entity 1: udp_icache" {  } { { "rtl/cache/udp_icache.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/cache/udp_icache.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622844797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622844797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet_udp/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet_udp/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "rtl/ethernet_udp/udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/udp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622844800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622844800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet_udp/ipsend.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet_udp/ipsend.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipsend " "Found entity 1: ipsend" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622844805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622844805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet_udp/iprecieve.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet_udp/iprecieve.v" { { "Info" "ISGN_ENTITY_NAME" "1 iprecieve " "Found entity 1: iprecieve" {  } { { "rtl/ethernet_udp/iprecieve.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/iprecieve.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622844811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622844811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet_udp/ethernet.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet_udp/ethernet.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethernet " "Found entity 1: ethernet" {  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622844814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622844814 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "rtl/ethernet_udp/data_num.v " "Can't analyze file -- file rtl/ethernet_udp/data_num.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1555622844817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet_udp/crc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ethernet_udp/crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Found entity 1: crc" {  } { { "rtl/ethernet_udp/crc.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/crc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622844819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622844819 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IP_layer udp.v(84) " "Verilog HDL Implicit Net warning at udp.v(84): created implicit net for \"IP_layer\"" {  } { { "rtl/ethernet_udp/udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/udp.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622844820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IP_Ptrcl udp.v(85) " "Verilog HDL Implicit Net warning at udp.v(85): created implicit net for \"IP_Ptrcl\"" {  } { { "rtl/ethernet_udp/udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/udp.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622844820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_IP udp.v(88) " "Verilog HDL Implicit Net warning at udp.v(88): created implicit net for \"pc_IP\"" {  } { { "rtl/ethernet_udp/udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/udp.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622844820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_mac udp.v(89) " "Verilog HDL Implicit Net warning at udp.v(89): created implicit net for \"pc_mac\"" {  } { { "rtl/ethernet_udp/udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/udp.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622844820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UDP_layer udp.v(94) " "Verilog HDL Implicit Net warning at udp.v(94): created implicit net for \"UDP_layer\"" {  } { { "rtl/ethernet_udp/udp.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/udp.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622844820 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data_o_valid ethernet.v(53) " "Verilog HDL Implicit Net warning at ethernet.v(53): created implicit net for \"data_o_valid\"" {  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622844820 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ethernet " "Elaborating entity \"ethernet\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555622844854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ethernet.v(93) " "Verilog HDL assignment warning at ethernet.v(93): truncated value with size 32 to match size of target (9)" {  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844855 "|ethernet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ethernet.v(116) " "Verilog HDL assignment warning at ethernet.v(116): truncated value with size 32 to match size of target (9)" {  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844855 "|ethernet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp udp:udp_inst " "Elaborating entity \"udp\" for hierarchy \"udp:udp_inst\"" {  } { { "rtl/ethernet_udp/ethernet.v" "udp_inst" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622844862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipsend udp:udp_inst\|ipsend:b2v_inst " "Elaborating entity \"ipsend\" for hierarchy \"udp:udp_inst\|ipsend:b2v_inst\"" {  } { { "rtl/ethernet_udp/udp.v" "b2v_inst" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/udp.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622844869 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count2 ipsend.v(43) " "Verilog HDL or VHDL warning at ipsend.v(43): object \"count2\" assigned a value but never read" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555622844871 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r ipsend.v(53) " "Verilog HDL or VHDL warning at ipsend.v(53): object \"r\" assigned a value but never read" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1555622844871 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "mema ipsend.v(58) " "Verilog HDL warning at ipsend.v(58): initial value for variable mema should be constant" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 58 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1555622844872 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(189) " "Verilog HDL assignment warning at ipsend.v(189): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844873 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(192) " "Verilog HDL assignment warning at ipsend.v(192): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844874 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ipsend.v(209) " "Verilog HDL assignment warning at ipsend.v(209): truncated value with size 32 to match size of target (6)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844874 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ipsend.v(214) " "Verilog HDL assignment warning at ipsend.v(214): truncated value with size 32 to match size of target (6)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844874 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(224) " "Verilog HDL assignment warning at ipsend.v(224): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844874 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(227) " "Verilog HDL assignment warning at ipsend.v(227): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844874 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(230) " "Verilog HDL assignment warning at ipsend.v(230): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844875 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(233) " "Verilog HDL assignment warning at ipsend.v(233): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844875 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(236) " "Verilog HDL assignment warning at ipsend.v(236): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844875 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(239) " "Verilog HDL assignment warning at ipsend.v(239): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844875 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(242) " "Verilog HDL assignment warning at ipsend.v(242): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844875 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ipsend.v(248) " "Verilog HDL assignment warning at ipsend.v(248): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844875 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(255) " "Verilog HDL assignment warning at ipsend.v(255): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844876 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(258) " "Verilog HDL assignment warning at ipsend.v(258): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844876 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(261) " "Verilog HDL assignment warning at ipsend.v(261): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844876 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(264) " "Verilog HDL assignment warning at ipsend.v(264): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844876 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(267) " "Verilog HDL assignment warning at ipsend.v(267): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844876 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(270) " "Verilog HDL assignment warning at ipsend.v(270): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844876 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(273) " "Verilog HDL assignment warning at ipsend.v(273): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844876 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(277) " "Verilog HDL assignment warning at ipsend.v(277): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844876 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(288) " "Verilog HDL assignment warning at ipsend.v(288): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844877 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(291) " "Verilog HDL assignment warning at ipsend.v(291): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844877 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(294) " "Verilog HDL assignment warning at ipsend.v(294): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844877 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(297) " "Verilog HDL assignment warning at ipsend.v(297): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844877 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(300) " "Verilog HDL assignment warning at ipsend.v(300): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844877 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(303) " "Verilog HDL assignment warning at ipsend.v(303): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844877 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(306) " "Verilog HDL assignment warning at ipsend.v(306): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844877 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ipsend.v(320) " "Verilog HDL assignment warning at ipsend.v(320): truncated value with size 32 to match size of target (4)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844878 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(333) " "Verilog HDL assignment warning at ipsend.v(333): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844878 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(336) " "Verilog HDL assignment warning at ipsend.v(336): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844878 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(339) " "Verilog HDL assignment warning at ipsend.v(339): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844878 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(342) " "Verilog HDL assignment warning at ipsend.v(342): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844878 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(345) " "Verilog HDL assignment warning at ipsend.v(345): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844879 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(348) " "Verilog HDL assignment warning at ipsend.v(348): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844879 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(351) " "Verilog HDL assignment warning at ipsend.v(351): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844879 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ipsend.v(354) " "Verilog HDL assignment warning at ipsend.v(354): truncated value with size 32 to match size of target (5)" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1555622844879 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mema2.data_a 0 ipsend.v(40) " "Net \"mema2.data_a\" at ipsend.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555622844886 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mema2.waddr_a 0 ipsend.v(40) " "Net \"mema2.waddr_a\" at ipsend.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555622844886 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mema2.we_a 0 ipsend.v(40) " "Net \"mema2.we_a\" at ipsend.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/ethernet_udp/ipsend.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1555622844886 "|ethernet|udp:udp_inst|ipsend:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc udp:udp_inst\|crc:b2v_inst4 " "Elaborating entity \"crc\" for hierarchy \"udp:udp_inst\|crc:b2v_inst4\"" {  } { { "rtl/ethernet_udp/udp.v" "b2v_inst4" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/udp.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622844933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iprecieve udp:udp_inst\|iprecieve:b2v_inst8 " "Elaborating entity \"iprecieve\" for hierarchy \"udp:udp_inst\|iprecieve:b2v_inst8\"" {  } { { "rtl/ethernet_udp/udp.v" "b2v_inst8" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/udp.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622844939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "udp_icache udp_icache:udp_icache_inst0 " "Elaborating entity \"udp_icache\" for hierarchy \"udp_icache:udp_icache_inst0\"" {  } { { "rtl/ethernet_udp/ethernet.v" "udp_icache_inst0" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622845024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component\"" {  } { { "rtl/cache/udp_icache.v" "altsyncram_component" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/cache/udp_icache.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622845097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component\"" {  } { { "rtl/cache/udp_icache.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/cache/udp_icache.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622845107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component " "Instantiated megafunction \"udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555622845108 ""}  } { { "rtl/cache/udp_icache.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/cache/udp_icache.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555622845108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ur1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ur1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ur1 " "Found entity 1: altsyncram_1ur1" {  } { { "db/altsyncram_1ur1.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/altsyncram_1ur1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622845157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622845157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ur1 udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component\|altsyncram_1ur1:auto_generated " "Elaborating entity \"altsyncram_1ur1\" for hierarchy \"udp_icache:udp_icache_inst0\|altsyncram:altsyncram_component\|altsyncram_1ur1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622845157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g824 " "Found entity 1: altsyncram_g824" {  } { { "db/altsyncram_g824.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/altsyncram_g824.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622847580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622847580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622847822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622847822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622847922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622847922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ii " "Found entity 1: cntr_9ii" {  } { { "db/cntr_9ii.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/cntr_9ii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622848061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622848061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/cmpr_ugc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622848108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622848108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622848178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622848178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622848275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622848275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622848322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622848322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622848390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622848390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622848436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622848436 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622848983 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1555622849120 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.04.19.05:27:32 Progress: Loading slddcc90d70/alt_sld_fab_wrapper_hw.tcl " "2019.04.19.05:27:32 Progress: Loading slddcc90d70/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622852423 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622854264 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622854390 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622855432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622855537 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622855643 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622855762 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622855766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622855766 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1555622856432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddcc90d70/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddcc90d70/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddcc90d70/alt_sld_fab.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/ip/slddcc90d70/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622856644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622856644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622856723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622856723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622856725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622856725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622856789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622856789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622856870 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622856870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622856870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/ip/slddcc90d70/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555622856941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622856941 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "udp:udp_inst\|ipsend:b2v_inst\|mema2 " "RAM logic \"udp:udp_inst\|ipsend:b2v_inst\|mema2\" is uninferred due to inappropriate RAM size" {  } { { "rtl/ethernet_udp/ipsend.v" "mema2" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ipsend.v" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1555622858253 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1555622858253 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 44 E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/rv32i_core_udp.ram0_ipsend_dcf860f0.hdl.mif " "Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File \"E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/db/rv32i_core_udp.ram0_ipsend_dcf860f0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1555622858254 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555622859984 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/ethernet_udp/crc.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/crc.v" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1555622860081 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1555622860081 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "E_RESET VCC " "Pin \"E_RESET\" is stuck at VCC" {  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1555622860357 "|ethernet|E_RESET"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1555622860357 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622860453 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1555622861681 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1555622861683 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622862201 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1555622863505 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1555622863505 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622863618 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 347 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 347 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1555622865207 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555622865253 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555622865253 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_GCLK1 " "No output dependent on input pin \"FPGA_GCLK1\"" {  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555622865604 "|ethernet|FPGA_GCLK1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "E_RXER " "No output dependent on input pin \"E_RXER\"" {  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1555622865604 "|ethernet|E_RXER"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1555622865604 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3718 " "Implemented 3718 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555622865604 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555622865604 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3508 " "Implemented 3508 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555622865604 ""} { "Info" "ICUT_CUT_TM_RAMS" "189 " "Implemented 189 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555622865604 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555622865604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "718 " "Peak virtual memory: 718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555622865627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 05:27:45 2019 " "Processing ended: Fri Apr 19 05:27:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555622865627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555622865627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555622865627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622865627 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 58 s " "Quartus Prime Flow was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555622866278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1555622866906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555622866909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 05:27:46 2019 " "Processing started: Fri Apr 19 05:27:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555622866909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1555622866909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rv32i_core_udp -c rv32i_core_udp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rv32i_core_udp -c rv32i_core_udp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1555622866909 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1555622867095 ""}
{ "Info" "0" "" "Project  = rv32i_core_udp" {  } {  } 0 0 "Project  = rv32i_core_udp" 0 0 "Fitter" 0 0 1555622867096 ""}
{ "Info" "0" "" "Revision = rv32i_core_udp" {  } {  } 0 0 "Revision = rv32i_core_udp" 0 0 "Fitter" 0 0 1555622867096 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1555622867204 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rv32i_core_udp EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"rv32i_core_udp\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1555622867250 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555622867303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1555622867303 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1555622867422 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555622867992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555622867992 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1555622867992 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1555622867992 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 10391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1555622867999 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 10393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1555622867999 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 10395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1555622867999 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 10397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1555622867999 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1555622867999 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1555622868001 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1555622868002 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1555622868042 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555622868617 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1555622868617 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1555622868617 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1555622868617 ""}
{ "Info" "ISTA_SDC_FOUND" "rv32i_core_udp.sdc " "Reading SDC File: 'rv32i_core_udp.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1555622868634 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1555622868668 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1555622868668 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_TXC (Rise) E_TXC (Rise) setup and hold " "From E_TXC (Rise) to E_TXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1555622868668 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_RXC (Rise) setup and hold " "From E_RXC (Rise) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1555622868668 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) E_RXC (Rise) setup and hold " "From E_RXC (Fall) to E_RXC (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1555622868668 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Rise) E_RXC (Fall) setup and hold " "From E_RXC (Rise) to E_RXC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1555622868668 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "E_RXC (Fall) E_RXC (Fall) setup and hold " "From E_RXC (Fall) to E_RXC (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1555622868668 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1555622868668 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1555622868668 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555622868669 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555622868669 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555622868669 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        E_RXC " "  20.000        E_RXC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555622868669 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        E_TXC " "  20.000        E_TXC" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1555622868669 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1555622868669 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555622868919 ""}  } { { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 2660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555622868919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node rst~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555622868919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icache_rd_en " "Destination node icache_rd_en" {  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555622868919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icache_wr_en " "Destination node icache_wr_en" {  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 1026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555622868919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icache_rd_addr\[0\]~11 " "Destination node icache_rd_addr\[0\]~11" {  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555622868919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icache_rd_addr\[0\]~12 " "Destination node icache_rd_addr\[0\]~12" {  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 1327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555622868919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icache_wr_addr\[3\]~11 " "Destination node icache_wr_addr\[3\]~11" {  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 1346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555622868919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "icache_wr_addr\[3\]~13 " "Destination node icache_wr_addr\[3\]~13" {  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 75 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 1348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555622868919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_o_valid_reg1~0 " "Destination node data_o_valid_reg1~0" {  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 1593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555622868919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_o_valid_reg2~0 " "Destination node data_o_valid_reg2~0" {  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 1594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555622868919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1555622868919 ""}  } { { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 10375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555622868919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1555622868920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 6953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555622868920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 6973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555622868920 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 3347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1555622868920 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1555622868920 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 5008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1555622868920 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1555622869277 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555622869282 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1555622869282 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555622869288 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1555622869300 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1555622869309 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1555622869309 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1555622869313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1555622869711 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "5 I/O Output Buffer " "Packed 5 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1555622869717 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "5 " "Created 5 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1555622869717 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1555622869717 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555622869847 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1555622869853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1555622870357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555622870933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1555622870965 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1555622871877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555622871877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1555622872434 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1555622874603 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1555622874603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1555622874824 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1555622874824 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1555622874824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555622874826 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.91 " "Total time spent on timing analysis during the Fitter is 1.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1555622874996 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555622875025 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555622875332 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1555622875333 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1555622875793 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1555622876591 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "10 Cyclone IV E " "10 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_GCLK1 3.3-V LVCMOS E1 " "Pin FPGA_GCLK1 uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { FPGA_GCLK1 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_GCLK1" } } } } { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1555622876904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXER 2.5 V F11 " "Pin E_RXER uses I/O standard 2.5 V at F11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXER } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXER" } } } } { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1555622876904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_TXC 3.3-V LVCMOS D11 " "Pin E_TXC uses I/O standard 3.3-V LVCMOS at D11" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_TXC } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_TXC" } } } } { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1555622876904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXC 3.3-V LVCMOS A13 " "Pin E_RXC uses I/O standard 3.3-V LVCMOS at A13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXC } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXC" } } } } { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1555622876904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVCMOS E16 " "Pin rst uses I/O standard 3.3-V LVCMOS at E16" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1555622876904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXDV 3.3-V LVCMOS A15 " "Pin E_RXDV uses I/O standard 3.3-V LVCMOS at A15" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXDV } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXDV" } } } } { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1555622876904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXD\[0\] 3.3-V LVCMOS E10 " "Pin E_RXD\[0\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXD[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXD\[0\]" } } } } { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1555622876904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXD\[1\] 3.3-V LVCMOS B14 " "Pin E_RXD\[1\] uses I/O standard 3.3-V LVCMOS at B14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXD[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXD\[1\]" } } } } { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1555622876904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXD\[2\] 3.3-V LVCMOS A14 " "Pin E_RXD\[2\] uses I/O standard 3.3-V LVCMOS at A14" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXD[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXD\[2\]" } } } } { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1555622876904 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "E_RXD\[3\] 3.3-V LVCMOS B13 " "Pin E_RXD\[3\] uses I/O standard 3.3-V LVCMOS at B13" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { E_RXD[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "E_RXD\[3\]" } } } } { "rtl/ethernet_udp/ethernet.v" "" { Text "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rtl/ethernet_udp/ethernet.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1555622876904 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1555622876904 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rv32i_core_udp.fit.smsg " "Generated suppressed messages file E:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_UDP/rv32i_core_udp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1555622877132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1371 " "Peak virtual memory: 1371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555622878033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 05:27:58 2019 " "Processing ended: Fri Apr 19 05:27:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555622878033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555622878033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555622878033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555622878033 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 68 s " "Quartus Prime Flow was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1555622878682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1555622879049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555622879053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 05:27:58 2019 " "Processing started: Fri Apr 19 05:27:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555622879053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1555622879053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rv32i_core_udp -c rv32i_core_udp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rv32i_core_udp -c rv32i_core_udp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1555622879053 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1555622880288 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1555622880304 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "543 " "Peak virtual memory: 543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555622880572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 05:28:00 2019 " "Processing ended: Fri Apr 19 05:28:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555622880572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555622880572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555622880572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1555622880572 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 68 s " "Quartus Prime Flow was successful. 0 errors, 68 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1555622881193 ""}
