# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Verilog_Snake.srcs/sources_1/new/Font_ROM.v" \
"../../../../Verilog_Snake.srcs/sources_1/new/text_screen_gen.v" \
"../../../../Verilog_Snake.srcs/sources_1/new/text_top.v" \
"../../../../Verilog_Snake.srcs/sources_1/new/vga_sync.v" \
"../../../../Verilog_Snake.srcs/sources_1/new/xilinx_dual_port_ram_sync.v" \
"../../../../Verilog_Snake.srcs/sim_1/new/Char_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
