# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.1 win64 Jan 23 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do FibonacciSeq_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is robin@CRLT7557.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.1 Lib Mapping Utility 2023.01 Jan 23 2023
# vmap work rtl_work 
# Copying C:/intelFPGA_pro/23.2/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/CST455_Final/CustomIP/FibonacciSeq {C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/CST455_Final/CustomIP/FibonacciSeq/FibonacciSeq.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:39:33 on Dec 05,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/CST455_Final/CustomIP/FibonacciSeq" C:/Users/robin/OneDrive/Desktop/CST455/cst455-labs/CST455_Final/CustomIP/FibonacciSeq/FibonacciSeq.v 
# -- Compiling module FibonacciSeq
# 
# Top level modules:
# 	FibonacciSeq
# End time: 10:39:33 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
do testbench.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:39:54 on Dec 05,2023
# vlog -reportprogress 300 ../../FibonacciSeq.v 
# -- Compiling module FibonacciSeq
# 
# Top level modules:
# 	FibonacciSeq
# End time: 10:39:54 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:39:54 on Dec 05,2023
# vlog -reportprogress 300 testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:39:55 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.testbench -Lf 220model -Lf altera_mf_ver -Lf verilog -L work -voptargs=""+acc"" 
# Start time: 10:39:55 on Dec 05,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.FibonacciSeq(fast)
do testbench.tcl
# End time: 10:42:19 on Dec 05,2023, Elapsed time: 0:02:24
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:42:19 on Dec 05,2023
# vlog -reportprogress 300 ../../FibonacciSeq.v 
# -- Compiling module FibonacciSeq
# 
# Top level modules:
# 	FibonacciSeq
# End time: 10:42:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:42:19 on Dec 05,2023
# vlog -reportprogress 300 testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:42:19 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench -Lf 220model -Lf altera_mf_ver -Lf verilog -L work -voptargs=""+acc"" 
# Start time: 10:42:19 on Dec 05,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.testbench(fast)
# Loading work.FibonacciSeq(fast)
do testbench.tcl
# End time: 10:46:18 on Dec 05,2023, Elapsed time: 0:03:59
# Errors: 0, Warnings: 0
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:46:18 on Dec 05,2023
# vlog -reportprogress 300 ../../FibonacciSeq.v 
# -- Compiling module FibonacciSeq
# 
# Top level modules:
# 	FibonacciSeq
# End time: 10:46:18 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:46:18 on Dec 05,2023
# vlog -reportprogress 300 testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:46:18 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench -Lf 220model -Lf altera_mf_ver -Lf verilog -L work -voptargs=""+acc"" 
# Start time: 10:46:18 on Dec 05,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.FibonacciSeq(fast)
do testbench.tcl
# End time: 10:48:50 on Dec 05,2023, Elapsed time: 0:02:32
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:48:50 on Dec 05,2023
# vlog -reportprogress 300 ../../FibonacciSeq.v 
# -- Compiling module FibonacciSeq
# 
# Top level modules:
# 	FibonacciSeq
# End time: 10:48:50 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:48:50 on Dec 05,2023
# vlog -reportprogress 300 testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:48:51 on Dec 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim work.testbench -Lf 220model -Lf altera_mf_ver -Lf verilog -L work -voptargs=""+acc"" 
# Start time: 10:48:51 on Dec 05,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.FibonacciSeq(fast)
do testbench.tcl
# End time: 10:54:30 on Dec 05,2023, Elapsed time: 0:05:39
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:54:30 on Dec 05,2023
# vlog -reportprogress 300 ../../FibonacciSeq.v 
# -- Compiling module FibonacciSeq
# 
# Top level modules:
# 	FibonacciSeq
# End time: 10:54:30 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:54:31 on Dec 05,2023
# vlog -reportprogress 300 testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:54:31 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench -Lf 220model -Lf altera_mf_ver -Lf verilog -L work -voptargs=""+acc"" 
# Start time: 10:54:31 on Dec 05,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench(fast)
# Loading work.FibonacciSeq(fast)
run 400
run 400
do testbench.tcl
# End time: 10:55:38 on Dec 05,2023, Elapsed time: 0:01:07
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:55:38 on Dec 05,2023
# vlog -reportprogress 300 ../../FibonacciSeq.v 
# -- Compiling module FibonacciSeq
# 
# Top level modules:
# 	FibonacciSeq
# End time: 10:55:38 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.1 Compiler 2023.01 Jan 23 2023
# Start time: 10:55:38 on Dec 05,2023
# vlog -reportprogress 300 testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 10:55:38 on Dec 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.testbench -Lf 220model -Lf altera_mf_ver -Lf verilog -L work -voptargs=""+acc"" 
# Start time: 10:55:38 on Dec 05,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.testbench(fast)
# Loading work.FibonacciSeq(fast)
# End time: 11:00:16 on Dec 05,2023, Elapsed time: 0:04:38
# Errors: 0, Warnings: 0
