m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
Ecounter_syc
Z0 w1757340904
Z1 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/2_EXEMPLO_CONTADOR_VHDL/testbench
Z6 8C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/2_EXEMPLO_CONTADOR_VHDL/counter_syc.vhd
Z7 FC:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/2_EXEMPLO_CONTADOR_VHDL/counter_syc.vhd
l0
L8
VC:SJBh0gjF=Zb=AO?<^cb2
!s100 @Q^1Sj8[WNf@n44kMok]m1
Z8 OV;C;10.5b;63
32
Z9 !s110 1757342267
!i10b 1
Z10 !s108 1757342267.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/2_EXEMPLO_CONTADOR_VHDL/counter_syc.vhd|
Z12 !s107 C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/2_EXEMPLO_CONTADOR_VHDL/counter_syc.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Abehavioral
R1
R2
R3
R4
Z15 DEx4 work 11 counter_syc 0 22 C:SJBh0gjF=Zb=AO?<^cb2
l22
L19
Z16 V6<@ZR7bQb7D1ONlTi<@cZ3
Z17 !s100 T2VRZ2M14Z;i7UzF?<OI;2
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ecounter_syc_tb
Z18 w1757342254
Z19 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R3
R4
R5
Z20 8C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/2_EXEMPLO_CONTADOR_VHDL/counter_syc _tb.vhd
Z21 FC:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/2_EXEMPLO_CONTADOR_VHDL/counter_syc _tb.vhd
l0
L7
Va<QZnK4>9Jb9:BZklK<M41
!s100 XLSK<K6PTRdUNDIzU<WNI2
R8
32
R9
!i10b 1
R10
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/2_EXEMPLO_CONTADOR_VHDL/counter_syc _tb.vhd|
Z23 !s107 C:/curso_HDL_Vanderlei/Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL/1_LINGUAGENS_HDL_E_VHDL/2_EXEMPLO_CONTADOR_VHDL/counter_syc _tb.vhd|
!i113 1
R13
R14
Abehavioral
R19
R3
R4
DEx4 work 14 counter_syc_tb 0 22 a<QZnK4>9Jb9:BZklK<M41
l31
L12
VIVi]0XSjZR>H?4Ul^U9M30
!s100 _[eZiPZ@:kCbaM=DUQ0k53
R8
32
R9
!i10b 1
R10
R22
R23
!i113 1
R13
R14
