{
  "Top": "inter",
  "RtlTop": "inter",
  "RtlPrefix": "",
  "RtlSubPrefix": "inter_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "data_left": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_int<24>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "data_left",
          "name": "data_left",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rate_left": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<5>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "rate_left",
          "name": "rate_left",
          "usage": "data",
          "direction": "in"
        }]
    },
    "data_right": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_int<24>",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "data_right",
          "name": "data_right",
          "usage": "data",
          "direction": "in"
        }]
    },
    "rate_right": {
      "index": "3",
      "direction": "in",
      "srcType": "ap_uint<6>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "rate_right",
          "name": "rate_right",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "ReturnValue": {
    "srcType": "ap_int<24>",
    "srcSize": "32",
    "hwRefs": [{
        "type": "port",
        "interface": "ap_return",
        "name": "ap_return",
        "usage": "data",
        "direction": "out"
      }]
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -trace_level=all",
      "config_cosim -wave_debug=1",
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "inter"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4.167",
    "Uncertainty": "1.12509",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "10"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.167 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "inter",
    "Version": "1.0",
    "DisplayName": "Inter",
    "Revision": "2113816634",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_inter_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/src\/inter.cpp"],
    "TestBench": ["..\/..\/..\/src\/tb_inter.cpp"],
    "Vhdl": [
      "impl\/vhdl\/inter_mac_muladd_24s_5ns_29s_29_4_1.vhd",
      "impl\/vhdl\/inter_mul_24s_6ns_29_5_1.vhd",
      "impl\/vhdl\/inter_round_fixed_29_24_s.vhd",
      "impl\/vhdl\/inter.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/inter_mac_muladd_24s_5ns_29s_29_4_1.v",
      "impl\/verilog\/inter_mul_24s_6ns_29_5_1.v",
      "impl\/verilog\/inter_round_fixed_29_24_s.v",
      "impl\/verilog\/inter.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/inter.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_return": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_ctrl_none",
      "mode": "master",
      "dataWidth": "24",
      "portMap": {"ap_return": "DATA"},
      "ports": ["ap_return"]
    },
    "data_left": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"data_left": "DATA"},
      "ports": ["data_left"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "data_left"
        }]
    },
    "rate_left": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "5",
      "portMap": {"rate_left": "DATA"},
      "ports": ["rate_left"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "rate_left"
        }]
    },
    "data_right": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "24",
      "portMap": {"data_right": "DATA"},
      "ports": ["data_right"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "data_right"
        }]
    },
    "rate_right": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "6",
      "portMap": {"rate_right": "DATA"},
      "ports": ["rate_right"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "rate_right"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "24"
    },
    "data_left": {
      "dir": "in",
      "width": "24"
    },
    "rate_left": {
      "dir": "in",
      "width": "5"
    },
    "data_right": {
      "dir": "in",
      "width": "24"
    },
    "rate_right": {
      "dir": "in",
      "width": "6"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "inter",
      "BindInstances": "mac_muladd_24s_5ns_29s_29_4_1_U3 mul_24s_6ns_29_5_1_U2 mac_muladd_24s_5ns_29s_29_4_1_U3 icmp_ln13_fu_120_p2 add_ln13_fu_125_p2 select_ln13_fu_130_p3 ap_return",
      "Instances": [{
          "ModuleName": "round_fixed_29_24_s",
          "InstanceName": "grp_round_fixed_29_24_s_fu_74",
          "BindInstances": "sub_ln152_fu_36_p2 x_pos_fu_59_p3 r_fu_69_p2 sub_ln188_fu_91_p2 ap_return"
        }]
    },
    "Info": {
      "round_fixed_29_24_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "inter": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "round_fixed_29_24_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "4.17",
          "Uncertainty": "1.13",
          "Estimate": "2.561"
        },
        "Area": {
          "FF": "92",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "148",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "inter": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "1",
          "PipelineDepth": "11",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "4.17",
          "Uncertainty": "1.13",
          "Estimate": "2.817"
        },
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "496",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "294",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-10 15:14:23 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
