`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    15:49:15 03/17/2016 
// Design Name: 
// Module Name:    pulse_strecher 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//	strech fast trig to wTrig. gclk0 = 100MHZ, clk = 10MHZ
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module pulse_strecher(
   input rst,
	input trig,
	input gclk0,
	input clk,
	output reg wTrig
    );
	 
reg [4:0] cnt;
reg tempTrig;

always @ (posedge gclk0)
  begin
    if (rst ) begin cnt <= 0; tempTrig <=0; end
	 else if (trig) tempTrig <= 1;
	      else begin
	            cnt <= cnt + 1;
			      if (cnt >= 5'd15) begin cnt <=0;  tempTrig <=0; end  
				  end
  end

reg [2:0] state;

always @ (posedge clk)
  begin
    if (rst ) begin state <= 0; wTrig <=0; end
	 else
		begin
			case(state)
			0:
			if(tempTrig)
				begin
					wTrig <= 1;
					state <= 1;
				end
			1:
			begin
				wTrig <= 0;
				state <= 2;
			end
			
			2:
			state <= 3;
			
			3:
			state <= 0;
			
			default:
			state <= 0;
			endcase
		end		 		 
  end

endmodule
