ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"system_stm32f10x.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.SetSysClockTo24,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	SetSysClockTo24:
  24              	.LFB32:
  25              		.file 1 "Src/system_stm32f10x.c"
   1:Src/system_stm32f10x.c **** /**
   2:Src/system_stm32f10x.c ****   ******************************************************************************
   3:Src/system_stm32f10x.c ****   * @file    system_stm32f10x.c
   4:Src/system_stm32f10x.c ****   * @author  MCD Application Team
   5:Src/system_stm32f10x.c ****   * @version V3.5.0
   6:Src/system_stm32f10x.c ****   * @date    11-March-2011
   7:Src/system_stm32f10x.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:Src/system_stm32f10x.c ****   * 
   9:Src/system_stm32f10x.c ****   * 1.  This file provides two functions and one global variable to be called from 
  10:Src/system_stm32f10x.c ****   *     user application:
  11:Src/system_stm32f10x.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:Src/system_stm32f10x.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  13:Src/system_stm32f10x.c ****   *                      This function is called at startup just after reset and 
  14:Src/system_stm32f10x.c ****   *                      before branch to main program. This call is made inside
  15:Src/system_stm32f10x.c ****   *                      the "startup_stm32f10x_xx.s" file.
  16:Src/system_stm32f10x.c ****   *
  17:Src/system_stm32f10x.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:Src/system_stm32f10x.c ****   *                                  by the user application to setup the SysTick 
  19:Src/system_stm32f10x.c ****   *                                  timer or configure other parameters.
  20:Src/system_stm32f10x.c ****   *                                     
  21:Src/system_stm32f10x.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:Src/system_stm32f10x.c ****   *                                 be called whenever the core clock is changed
  23:Src/system_stm32f10x.c ****   *                                 during program execution.
  24:Src/system_stm32f10x.c ****   *
  25:Src/system_stm32f10x.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:Src/system_stm32f10x.c ****   *    Then SystemInit() function is called, in "startup_stm32f10x_xx.s" file, to
  27:Src/system_stm32f10x.c ****   *    configure the system clock before to branch to main program.
  28:Src/system_stm32f10x.c ****   *
  29:Src/system_stm32f10x.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  30:Src/system_stm32f10x.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  31:Src/system_stm32f10x.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  32:Src/system_stm32f10x.c ****   *
  33:Src/system_stm32f10x.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depedning on
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 2


  34:Src/system_stm32f10x.c ****   *    the product used), refer to "HSE_VALUE" define in "stm32f10x.h" file. 
  35:Src/system_stm32f10x.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  36:Src/system_stm32f10x.c ****   *    are using different crystal you have to adapt the HSE value to your own
  37:Src/system_stm32f10x.c ****   *    configuration.
  38:Src/system_stm32f10x.c ****   *        
  39:Src/system_stm32f10x.c ****   ******************************************************************************
  40:Src/system_stm32f10x.c ****   * @attention
  41:Src/system_stm32f10x.c ****   *
  42:Src/system_stm32f10x.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  43:Src/system_stm32f10x.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  44:Src/system_stm32f10x.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  45:Src/system_stm32f10x.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  46:Src/system_stm32f10x.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  47:Src/system_stm32f10x.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  48:Src/system_stm32f10x.c ****   *
  49:Src/system_stm32f10x.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  50:Src/system_stm32f10x.c ****   ******************************************************************************
  51:Src/system_stm32f10x.c ****   */
  52:Src/system_stm32f10x.c **** 
  53:Src/system_stm32f10x.c **** /** @addtogroup CMSIS
  54:Src/system_stm32f10x.c ****   * @{
  55:Src/system_stm32f10x.c ****   */
  56:Src/system_stm32f10x.c **** 
  57:Src/system_stm32f10x.c **** /** @addtogroup stm32f10x_system
  58:Src/system_stm32f10x.c ****   * @{
  59:Src/system_stm32f10x.c ****   */  
  60:Src/system_stm32f10x.c ****   
  61:Src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Includes
  62:Src/system_stm32f10x.c ****   * @{
  63:Src/system_stm32f10x.c ****   */
  64:Src/system_stm32f10x.c **** 
  65:Src/system_stm32f10x.c **** #include "stm32f10x.h"
  66:Src/system_stm32f10x.c **** 
  67:Src/system_stm32f10x.c **** /**
  68:Src/system_stm32f10x.c ****   * @}
  69:Src/system_stm32f10x.c ****   */
  70:Src/system_stm32f10x.c **** 
  71:Src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_TypesDefinitions
  72:Src/system_stm32f10x.c ****   * @{
  73:Src/system_stm32f10x.c ****   */
  74:Src/system_stm32f10x.c **** 
  75:Src/system_stm32f10x.c **** /**
  76:Src/system_stm32f10x.c ****   * @}
  77:Src/system_stm32f10x.c ****   */
  78:Src/system_stm32f10x.c **** 
  79:Src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Defines
  80:Src/system_stm32f10x.c ****   * @{
  81:Src/system_stm32f10x.c ****   */
  82:Src/system_stm32f10x.c **** 
  83:Src/system_stm32f10x.c **** /*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
  84:Src/system_stm32f10x.c ****    frequency (after reset the HSI is used as SYSCLK source)
  85:Src/system_stm32f10x.c ****    
  86:Src/system_stm32f10x.c ****    IMPORTANT NOTE:
  87:Src/system_stm32f10x.c ****    ============== 
  88:Src/system_stm32f10x.c ****    1. After each device reset the HSI is used as System clock source.
  89:Src/system_stm32f10x.c **** 
  90:Src/system_stm32f10x.c ****    2. Please make sure that the selected System clock doesn't exceed your device's
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 3


  91:Src/system_stm32f10x.c ****       maximum frequency.
  92:Src/system_stm32f10x.c ****       
  93:Src/system_stm32f10x.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  94:Src/system_stm32f10x.c ****     source.
  95:Src/system_stm32f10x.c **** 
  96:Src/system_stm32f10x.c ****    4. The System clock configuration functions provided within this file assume that:
  97:Src/system_stm32f10x.c ****         - For Low, Medium and High density Value line devices an external 8MHz 
  98:Src/system_stm32f10x.c ****           crystal is used to drive the System clock.
  99:Src/system_stm32f10x.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
 100:Src/system_stm32f10x.c ****           used to drive the System clock.
 101:Src/system_stm32f10x.c ****         - For Connectivity line devices an external 25MHz crystal is used to drive
 102:Src/system_stm32f10x.c ****           the System clock.
 103:Src/system_stm32f10x.c ****      If you are using different crystal you have to adapt those functions accordingly.
 104:Src/system_stm32f10x.c ****     */
 105:Src/system_stm32f10x.c ****     
 106:Src/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 107:Src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 108:Src/system_stm32f10x.c ****  #define SYSCLK_FREQ_24MHz  24000000
 109:Src/system_stm32f10x.c **** #else
 110:Src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 111:Src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_24MHz  24000000 */ 
 112:Src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_36MHz  36000000 */
 113:Src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_48MHz  48000000 */
 114:Src/system_stm32f10x.c **** /* #define SYSCLK_FREQ_56MHz  56000000 */
 115:Src/system_stm32f10x.c **** #define SYSCLK_FREQ_72MHz  72000000
 116:Src/system_stm32f10x.c **** #endif
 117:Src/system_stm32f10x.c **** 
 118:Src/system_stm32f10x.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 119:Src/system_stm32f10x.c ****      on STM3210E-EVAL board (STM32 High density and XL-density devices) or on 
 120:Src/system_stm32f10x.c ****      STM32100E-EVAL board (STM32 High-density value line devices) as data memory */ 
 121:Src/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 122:Src/system_stm32f10x.c **** /* #define DATA_IN_ExtSRAM */
 123:Src/system_stm32f10x.c **** #endif
 124:Src/system_stm32f10x.c **** 
 125:Src/system_stm32f10x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 126:Src/system_stm32f10x.c ****      Internal SRAM. */ 
 127:Src/system_stm32f10x.c **** /* #define VECT_TAB_SRAM */
 128:Src/system_stm32f10x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 129:Src/system_stm32f10x.c ****                                   This value must be a multiple of 0x200. */
 130:Src/system_stm32f10x.c **** 
 131:Src/system_stm32f10x.c **** 
 132:Src/system_stm32f10x.c **** /**
 133:Src/system_stm32f10x.c ****   * @}
 134:Src/system_stm32f10x.c ****   */
 135:Src/system_stm32f10x.c **** 
 136:Src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Macros
 137:Src/system_stm32f10x.c ****   * @{
 138:Src/system_stm32f10x.c ****   */
 139:Src/system_stm32f10x.c **** 
 140:Src/system_stm32f10x.c **** /**
 141:Src/system_stm32f10x.c ****   * @}
 142:Src/system_stm32f10x.c ****   */
 143:Src/system_stm32f10x.c **** 
 144:Src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Variables
 145:Src/system_stm32f10x.c ****   * @{
 146:Src/system_stm32f10x.c ****   */
 147:Src/system_stm32f10x.c **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 4


 148:Src/system_stm32f10x.c **** /*******************************************************************************
 149:Src/system_stm32f10x.c **** *  Clock Definitions
 150:Src/system_stm32f10x.c **** *******************************************************************************/
 151:Src/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 152:Src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Cloc
 153:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 154:Src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Cl
 155:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 156:Src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Cl
 157:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 158:Src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Cl
 159:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 160:Src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Cl
 161:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 162:Src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Cl
 163:Src/system_stm32f10x.c **** #else /*!< HSI Selected as System Clock source */
 164:Src/system_stm32f10x.c ****   uint32_t SystemCoreClock         = HSI_VALUE;        /*!< System Clock Frequency (Core Clock) */
 165:Src/system_stm32f10x.c **** #endif
 166:Src/system_stm32f10x.c **** 
 167:Src/system_stm32f10x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 168:Src/system_stm32f10x.c **** /**
 169:Src/system_stm32f10x.c ****   * @}
 170:Src/system_stm32f10x.c ****   */
 171:Src/system_stm32f10x.c **** 
 172:Src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_FunctionPrototypes
 173:Src/system_stm32f10x.c ****   * @{
 174:Src/system_stm32f10x.c ****   */
 175:Src/system_stm32f10x.c **** 
 176:Src/system_stm32f10x.c **** static void SetSysClock(void);
 177:Src/system_stm32f10x.c **** 
 178:Src/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 179:Src/system_stm32f10x.c ****   static void SetSysClockToHSE(void);
 180:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 181:Src/system_stm32f10x.c ****   static void SetSysClockTo24(void);
 182:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 183:Src/system_stm32f10x.c ****   static void SetSysClockTo36(void);
 184:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 185:Src/system_stm32f10x.c ****   static void SetSysClockTo48(void);
 186:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 187:Src/system_stm32f10x.c ****   static void SetSysClockTo56(void);  
 188:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 189:Src/system_stm32f10x.c ****   static void SetSysClockTo72(void);
 190:Src/system_stm32f10x.c **** #endif
 191:Src/system_stm32f10x.c **** 
 192:Src/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 193:Src/system_stm32f10x.c ****   static void SystemInit_ExtMemCtl(void); 
 194:Src/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 195:Src/system_stm32f10x.c **** 
 196:Src/system_stm32f10x.c **** /**
 197:Src/system_stm32f10x.c ****   * @}
 198:Src/system_stm32f10x.c ****   */
 199:Src/system_stm32f10x.c **** 
 200:Src/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Functions
 201:Src/system_stm32f10x.c ****   * @{
 202:Src/system_stm32f10x.c ****   */
 203:Src/system_stm32f10x.c **** 
 204:Src/system_stm32f10x.c **** /**
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 5


 205:Src/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
 206:Src/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 207:Src/system_stm32f10x.c ****   *         SystemCoreClock variable.
 208:Src/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 209:Src/system_stm32f10x.c ****   * @param  None
 210:Src/system_stm32f10x.c ****   * @retval None
 211:Src/system_stm32f10x.c ****   */
 212:Src/system_stm32f10x.c **** void SystemInit (void)
 213:Src/system_stm32f10x.c **** {
 214:Src/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 215:Src/system_stm32f10x.c ****   /* Set HSION bit */
 216:Src/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
 217:Src/system_stm32f10x.c **** 
 218:Src/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 219:Src/system_stm32f10x.c **** #ifndef STM32F10X_CL
 220:Src/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
 221:Src/system_stm32f10x.c **** #else
 222:Src/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 223:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */   
 224:Src/system_stm32f10x.c ****   
 225:Src/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 226:Src/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 227:Src/system_stm32f10x.c **** 
 228:Src/system_stm32f10x.c ****   /* Reset HSEBYP bit */
 229:Src/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 230:Src/system_stm32f10x.c **** 
 231:Src/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 232:Src/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 233:Src/system_stm32f10x.c **** 
 234:Src/system_stm32f10x.c **** #ifdef STM32F10X_CL
 235:Src/system_stm32f10x.c ****   /* Reset PLL2ON and PLL3ON bits */
 236:Src/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 237:Src/system_stm32f10x.c **** 
 238:Src/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 239:Src/system_stm32f10x.c ****   RCC->CIR = 0x00FF0000;
 240:Src/system_stm32f10x.c **** 
 241:Src/system_stm32f10x.c ****   /* Reset CFGR2 register */
 242:Src/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;
 243:Src/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 244:Src/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 245:Src/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 246:Src/system_stm32f10x.c **** 
 247:Src/system_stm32f10x.c ****   /* Reset CFGR2 register */
 248:Src/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;      
 249:Src/system_stm32f10x.c **** #else
 250:Src/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 251:Src/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 252:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 253:Src/system_stm32f10x.c ****     
 254:Src/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 255:Src/system_stm32f10x.c ****   #ifdef DATA_IN_ExtSRAM
 256:Src/system_stm32f10x.c ****     SystemInit_ExtMemCtl(); 
 257:Src/system_stm32f10x.c ****   #endif /* DATA_IN_ExtSRAM */
 258:Src/system_stm32f10x.c **** #endif 
 259:Src/system_stm32f10x.c **** 
 260:Src/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 261:Src/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 6


 262:Src/system_stm32f10x.c ****   SetSysClock();
 263:Src/system_stm32f10x.c **** 
 264:Src/system_stm32f10x.c **** #ifdef VECT_TAB_SRAM
 265:Src/system_stm32f10x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 266:Src/system_stm32f10x.c **** #else
 267:Src/system_stm32f10x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 268:Src/system_stm32f10x.c **** #endif 
 269:Src/system_stm32f10x.c **** }
 270:Src/system_stm32f10x.c **** 
 271:Src/system_stm32f10x.c **** /**
 272:Src/system_stm32f10x.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 273:Src/system_stm32f10x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 274:Src/system_stm32f10x.c ****   *         be used by the user application to setup the SysTick timer or configure
 275:Src/system_stm32f10x.c ****   *         other parameters.
 276:Src/system_stm32f10x.c ****   *           
 277:Src/system_stm32f10x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 278:Src/system_stm32f10x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 279:Src/system_stm32f10x.c ****   *         based on this variable will be incorrect.         
 280:Src/system_stm32f10x.c ****   *     
 281:Src/system_stm32f10x.c ****   * @note   - The system frequency computed by this function is not the real 
 282:Src/system_stm32f10x.c ****   *           frequency in the chip. It is calculated based on the predefined 
 283:Src/system_stm32f10x.c ****   *           constant and the selected clock source:
 284:Src/system_stm32f10x.c ****   *             
 285:Src/system_stm32f10x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 286:Src/system_stm32f10x.c ****   *                                              
 287:Src/system_stm32f10x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 288:Src/system_stm32f10x.c ****   *                          
 289:Src/system_stm32f10x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 290:Src/system_stm32f10x.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 291:Src/system_stm32f10x.c ****   *         
 292:Src/system_stm32f10x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 293:Src/system_stm32f10x.c ****   *             8 MHz) but the real value may vary depending on the variations
 294:Src/system_stm32f10x.c ****   *             in voltage and temperature.   
 295:Src/system_stm32f10x.c ****   *    
 296:Src/system_stm32f10x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 297:Src/system_stm32f10x.c ****   *              8 MHz or 25 MHz, depedning on the product used), user has to ensure
 298:Src/system_stm32f10x.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 299:Src/system_stm32f10x.c ****   *              Otherwise, this function may have wrong result.
 300:Src/system_stm32f10x.c ****   *                
 301:Src/system_stm32f10x.c ****   *         - The result of this function could be not correct when using fractional
 302:Src/system_stm32f10x.c ****   *           value for HSE crystal.
 303:Src/system_stm32f10x.c ****   * @param  None
 304:Src/system_stm32f10x.c ****   * @retval None
 305:Src/system_stm32f10x.c ****   */
 306:Src/system_stm32f10x.c **** void SystemCoreClockUpdate (void)
 307:Src/system_stm32f10x.c **** {
 308:Src/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 309:Src/system_stm32f10x.c **** 
 310:Src/system_stm32f10x.c **** #ifdef  STM32F10X_CL
 311:Src/system_stm32f10x.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 312:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 313:Src/system_stm32f10x.c **** 
 314:Src/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 315:Src/system_stm32f10x.c ****   uint32_t prediv1factor = 0;
 316:Src/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
 317:Src/system_stm32f10x.c ****     
 318:Src/system_stm32f10x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 7


 319:Src/system_stm32f10x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 320:Src/system_stm32f10x.c ****   
 321:Src/system_stm32f10x.c ****   switch (tmp)
 322:Src/system_stm32f10x.c ****   {
 323:Src/system_stm32f10x.c ****     case 0x00:  /* HSI used as system clock */
 324:Src/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 325:Src/system_stm32f10x.c ****       break;
 326:Src/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 327:Src/system_stm32f10x.c ****       SystemCoreClock = HSE_VALUE;
 328:Src/system_stm32f10x.c ****       break;
 329:Src/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 330:Src/system_stm32f10x.c **** 
 331:Src/system_stm32f10x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 332:Src/system_stm32f10x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 333:Src/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 334:Src/system_stm32f10x.c ****       
 335:Src/system_stm32f10x.c **** #ifndef STM32F10X_CL      
 336:Src/system_stm32f10x.c ****       pllmull = ( pllmull >> 18) + 2;
 337:Src/system_stm32f10x.c ****       
 338:Src/system_stm32f10x.c ****       if (pllsource == 0x00)
 339:Src/system_stm32f10x.c ****       {
 340:Src/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 341:Src/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 342:Src/system_stm32f10x.c ****       }
 343:Src/system_stm32f10x.c ****       else
 344:Src/system_stm32f10x.c ****       {
 345:Src/system_stm32f10x.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 346:Src/system_stm32f10x.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 347:Src/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 348:Src/system_stm32f10x.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 349:Src/system_stm32f10x.c ****  #else
 350:Src/system_stm32f10x.c ****         /* HSE selected as PLL clock entry */
 351:Src/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 352:Src/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 353:Src/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 354:Src/system_stm32f10x.c ****         }
 355:Src/system_stm32f10x.c ****         else
 356:Src/system_stm32f10x.c ****         {
 357:Src/system_stm32f10x.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 358:Src/system_stm32f10x.c ****         }
 359:Src/system_stm32f10x.c ****  #endif
 360:Src/system_stm32f10x.c ****       }
 361:Src/system_stm32f10x.c **** #else
 362:Src/system_stm32f10x.c ****       pllmull = pllmull >> 18;
 363:Src/system_stm32f10x.c ****       
 364:Src/system_stm32f10x.c ****       if (pllmull != 0x0D)
 365:Src/system_stm32f10x.c ****       {
 366:Src/system_stm32f10x.c ****          pllmull += 2;
 367:Src/system_stm32f10x.c ****       }
 368:Src/system_stm32f10x.c ****       else
 369:Src/system_stm32f10x.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 370:Src/system_stm32f10x.c ****         pllmull = 13 / 2; 
 371:Src/system_stm32f10x.c ****       }
 372:Src/system_stm32f10x.c ****             
 373:Src/system_stm32f10x.c ****       if (pllsource == 0x00)
 374:Src/system_stm32f10x.c ****       {
 375:Src/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 8


 376:Src/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 377:Src/system_stm32f10x.c ****       }
 378:Src/system_stm32f10x.c ****       else
 379:Src/system_stm32f10x.c ****       {/* PREDIV1 selected as PLL clock entry */
 380:Src/system_stm32f10x.c ****         
 381:Src/system_stm32f10x.c ****         /* Get PREDIV1 clock source and division factor */
 382:Src/system_stm32f10x.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 383:Src/system_stm32f10x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 384:Src/system_stm32f10x.c ****         
 385:Src/system_stm32f10x.c ****         if (prediv1source == 0)
 386:Src/system_stm32f10x.c ****         { 
 387:Src/system_stm32f10x.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 388:Src/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 389:Src/system_stm32f10x.c ****         }
 390:Src/system_stm32f10x.c ****         else
 391:Src/system_stm32f10x.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 392:Src/system_stm32f10x.c ****           
 393:Src/system_stm32f10x.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 394:Src/system_stm32f10x.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 395:Src/system_stm32f10x.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 396:Src/system_stm32f10x.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 397:Src/system_stm32f10x.c ****         }
 398:Src/system_stm32f10x.c ****       }
 399:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */ 
 400:Src/system_stm32f10x.c ****       break;
 401:Src/system_stm32f10x.c **** 
 402:Src/system_stm32f10x.c ****     default:
 403:Src/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 404:Src/system_stm32f10x.c ****       break;
 405:Src/system_stm32f10x.c ****   }
 406:Src/system_stm32f10x.c ****   
 407:Src/system_stm32f10x.c ****   /* Compute HCLK clock frequency ----------------*/
 408:Src/system_stm32f10x.c ****   /* Get HCLK prescaler */
 409:Src/system_stm32f10x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 410:Src/system_stm32f10x.c ****   /* HCLK clock frequency */
 411:Src/system_stm32f10x.c ****   SystemCoreClock >>= tmp;  
 412:Src/system_stm32f10x.c **** }
 413:Src/system_stm32f10x.c **** 
 414:Src/system_stm32f10x.c **** /**
 415:Src/system_stm32f10x.c ****   * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 416:Src/system_stm32f10x.c ****   * @param  None
 417:Src/system_stm32f10x.c ****   * @retval None
 418:Src/system_stm32f10x.c ****   */
 419:Src/system_stm32f10x.c **** static void SetSysClock(void)
 420:Src/system_stm32f10x.c **** {
 421:Src/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 422:Src/system_stm32f10x.c ****   SetSysClockToHSE();
 423:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 424:Src/system_stm32f10x.c ****   SetSysClockTo24();
 425:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 426:Src/system_stm32f10x.c ****   SetSysClockTo36();
 427:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 428:Src/system_stm32f10x.c ****   SetSysClockTo48();
 429:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 430:Src/system_stm32f10x.c ****   SetSysClockTo56();  
 431:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 432:Src/system_stm32f10x.c ****   SetSysClockTo72();
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 9


 433:Src/system_stm32f10x.c **** #endif
 434:Src/system_stm32f10x.c ****  
 435:Src/system_stm32f10x.c ****  /* If none of the define above is enabled, the HSI is used as System clock
 436:Src/system_stm32f10x.c ****     source (default after reset) */ 
 437:Src/system_stm32f10x.c **** }
 438:Src/system_stm32f10x.c **** 
 439:Src/system_stm32f10x.c **** /**
 440:Src/system_stm32f10x.c ****   * @brief  Setup the external memory controller. Called in startup_stm32f10x.s 
 441:Src/system_stm32f10x.c ****   *          before jump to __main
 442:Src/system_stm32f10x.c ****   * @param  None
 443:Src/system_stm32f10x.c ****   * @retval None
 444:Src/system_stm32f10x.c ****   */ 
 445:Src/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 446:Src/system_stm32f10x.c **** /**
 447:Src/system_stm32f10x.c ****   * @brief  Setup the external memory controller. 
 448:Src/system_stm32f10x.c ****   *         Called in startup_stm32f10x_xx.s/.c before jump to main.
 449:Src/system_stm32f10x.c ****   * 	      This function configures the external SRAM mounted on STM3210E-EVAL
 450:Src/system_stm32f10x.c ****   *         board (STM32 High density devices). This SRAM will be used as program
 451:Src/system_stm32f10x.c ****   *         data memory (including heap and stack).
 452:Src/system_stm32f10x.c ****   * @param  None
 453:Src/system_stm32f10x.c ****   * @retval None
 454:Src/system_stm32f10x.c ****   */ 
 455:Src/system_stm32f10x.c **** void SystemInit_ExtMemCtl(void) 
 456:Src/system_stm32f10x.c **** {
 457:Src/system_stm32f10x.c **** /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
 458:Src/system_stm32f10x.c ****   required, then adjust the Register Addresses */
 459:Src/system_stm32f10x.c **** 
 460:Src/system_stm32f10x.c ****   /* Enable FSMC clock */
 461:Src/system_stm32f10x.c ****   RCC->AHBENR = 0x00000114;
 462:Src/system_stm32f10x.c ****   
 463:Src/system_stm32f10x.c ****   /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
 464:Src/system_stm32f10x.c ****   RCC->APB2ENR = 0x000001E0;
 465:Src/system_stm32f10x.c ****   
 466:Src/system_stm32f10x.c **** /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
 467:Src/system_stm32f10x.c **** /*----------------  SRAM Address lines configuration -------------------------*/
 468:Src/system_stm32f10x.c **** /*----------------  NOE and NWE configuration --------------------------------*/  
 469:Src/system_stm32f10x.c **** /*----------------  NE3 configuration ----------------------------------------*/
 470:Src/system_stm32f10x.c **** /*----------------  NBL0, NBL1 configuration ---------------------------------*/
 471:Src/system_stm32f10x.c ****   
 472:Src/system_stm32f10x.c ****   GPIOD->CRL = 0x44BB44BB;  
 473:Src/system_stm32f10x.c ****   GPIOD->CRH = 0xBBBBBBBB;
 474:Src/system_stm32f10x.c **** 
 475:Src/system_stm32f10x.c ****   GPIOE->CRL = 0xB44444BB;  
 476:Src/system_stm32f10x.c ****   GPIOE->CRH = 0xBBBBBBBB;
 477:Src/system_stm32f10x.c **** 
 478:Src/system_stm32f10x.c ****   GPIOF->CRL = 0x44BBBBBB;  
 479:Src/system_stm32f10x.c ****   GPIOF->CRH = 0xBBBB4444;
 480:Src/system_stm32f10x.c **** 
 481:Src/system_stm32f10x.c ****   GPIOG->CRL = 0x44BBBBBB;  
 482:Src/system_stm32f10x.c ****   GPIOG->CRH = 0x44444B44;
 483:Src/system_stm32f10x.c ****    
 484:Src/system_stm32f10x.c **** /*----------------  FSMC Configuration ---------------------------------------*/  
 485:Src/system_stm32f10x.c **** /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
 486:Src/system_stm32f10x.c ****   
 487:Src/system_stm32f10x.c ****   FSMC_Bank1->BTCR[4] = 0x00001011;
 488:Src/system_stm32f10x.c ****   FSMC_Bank1->BTCR[5] = 0x00000200;
 489:Src/system_stm32f10x.c **** }
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 10


 490:Src/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 491:Src/system_stm32f10x.c **** 
 492:Src/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 493:Src/system_stm32f10x.c **** /**
 494:Src/system_stm32f10x.c ****   * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
 495:Src/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 496:Src/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 497:Src/system_stm32f10x.c ****   * @param  None
 498:Src/system_stm32f10x.c ****   * @retval None
 499:Src/system_stm32f10x.c ****   */
 500:Src/system_stm32f10x.c **** static void SetSysClockToHSE(void)
 501:Src/system_stm32f10x.c **** {
 502:Src/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 503:Src/system_stm32f10x.c ****   
 504:Src/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 505:Src/system_stm32f10x.c ****   /* Enable HSE */    
 506:Src/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 507:Src/system_stm32f10x.c ****  
 508:Src/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 509:Src/system_stm32f10x.c ****   do
 510:Src/system_stm32f10x.c ****   {
 511:Src/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 512:Src/system_stm32f10x.c ****     StartUpCounter++;  
 513:Src/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 514:Src/system_stm32f10x.c **** 
 515:Src/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 516:Src/system_stm32f10x.c ****   {
 517:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 518:Src/system_stm32f10x.c ****   }
 519:Src/system_stm32f10x.c ****   else
 520:Src/system_stm32f10x.c ****   {
 521:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 522:Src/system_stm32f10x.c ****   }  
 523:Src/system_stm32f10x.c **** 
 524:Src/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 525:Src/system_stm32f10x.c ****   {
 526:Src/system_stm32f10x.c **** 
 527:Src/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
 528:Src/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 529:Src/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 530:Src/system_stm32f10x.c **** 
 531:Src/system_stm32f10x.c ****     /* Flash 0 wait state */
 532:Src/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 533:Src/system_stm32f10x.c **** 
 534:Src/system_stm32f10x.c **** #ifndef STM32F10X_CL
 535:Src/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 536:Src/system_stm32f10x.c **** #else
 537:Src/system_stm32f10x.c ****     if (HSE_VALUE <= 24000000)
 538:Src/system_stm32f10x.c **** 	{
 539:Src/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 540:Src/system_stm32f10x.c **** 	}
 541:Src/system_stm32f10x.c **** 	else
 542:Src/system_stm32f10x.c **** 	{
 543:Src/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
 544:Src/system_stm32f10x.c **** 	}
 545:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 546:Src/system_stm32f10x.c **** #endif
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 11


 547:Src/system_stm32f10x.c ****  
 548:Src/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 549:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 550:Src/system_stm32f10x.c ****       
 551:Src/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 552:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 553:Src/system_stm32f10x.c ****     
 554:Src/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 555:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 556:Src/system_stm32f10x.c ****     
 557:Src/system_stm32f10x.c ****     /* Select HSE as system clock source */
 558:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 559:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 560:Src/system_stm32f10x.c **** 
 561:Src/system_stm32f10x.c ****     /* Wait till HSE is used as system clock source */
 562:Src/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 563:Src/system_stm32f10x.c ****     {
 564:Src/system_stm32f10x.c ****     }
 565:Src/system_stm32f10x.c ****   }
 566:Src/system_stm32f10x.c ****   else
 567:Src/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 568:Src/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 569:Src/system_stm32f10x.c ****   }  
 570:Src/system_stm32f10x.c **** }
 571:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 572:Src/system_stm32f10x.c **** /**
 573:Src/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2 
 574:Src/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 575:Src/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 576:Src/system_stm32f10x.c ****   * @param  None
 577:Src/system_stm32f10x.c ****   * @retval None
 578:Src/system_stm32f10x.c ****   */
 579:Src/system_stm32f10x.c **** static void SetSysClockTo24(void)
 580:Src/system_stm32f10x.c **** {
  26              		.loc 1 580 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 82B0     		sub	sp, sp, #8
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
 581:Src/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
  34              		.loc 1 581 3 view .LVU1
  35              		.loc 1 581 17 is_stmt 0 view .LVU2
  36 0002 0023     		movs	r3, #0
  37 0004 0193     		str	r3, [sp, #4]
  38              		.loc 1 581 37 view .LVU3
  39 0006 0093     		str	r3, [sp]
 582:Src/system_stm32f10x.c ****   
 583:Src/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 584:Src/system_stm32f10x.c ****   /* Enable HSE */    
 585:Src/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
  40              		.loc 1 585 3 is_stmt 1 view .LVU4
  41              		.loc 1 585 11 is_stmt 0 view .LVU5
  42 0008 244A     		ldr	r2, .L11
  43 000a 1368     		ldr	r3, [r2]
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 12


  44 000c 43F48033 		orr	r3, r3, #65536
  45 0010 1360     		str	r3, [r2]
  46              	.L3:
 586:Src/system_stm32f10x.c ****  
 587:Src/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 588:Src/system_stm32f10x.c ****   do
  47              		.loc 1 588 3 is_stmt 1 discriminator 2 view .LVU6
 589:Src/system_stm32f10x.c ****   {
 590:Src/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
  48              		.loc 1 590 5 discriminator 2 view .LVU7
  49              		.loc 1 590 20 is_stmt 0 discriminator 2 view .LVU8
  50 0012 224B     		ldr	r3, .L11
  51 0014 1B68     		ldr	r3, [r3]
  52              		.loc 1 590 25 discriminator 2 view .LVU9
  53 0016 03F40033 		and	r3, r3, #131072
  54              		.loc 1 590 15 discriminator 2 view .LVU10
  55 001a 0093     		str	r3, [sp]
 591:Src/system_stm32f10x.c ****     StartUpCounter++;  
  56              		.loc 1 591 5 is_stmt 1 discriminator 2 view .LVU11
  57              		.loc 1 591 19 is_stmt 0 discriminator 2 view .LVU12
  58 001c 019B     		ldr	r3, [sp, #4]
  59 001e 0133     		adds	r3, r3, #1
  60 0020 0193     		str	r3, [sp, #4]
 592:Src/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
  61              		.loc 1 592 10 is_stmt 1 discriminator 2 view .LVU13
  62              		.loc 1 592 22 is_stmt 0 discriminator 2 view .LVU14
  63 0022 009B     		ldr	r3, [sp]
  64              		.loc 1 592 3 discriminator 2 view .LVU15
  65 0024 1BB9     		cbnz	r3, .L2
  66              		.loc 1 592 47 discriminator 1 view .LVU16
  67 0026 019B     		ldr	r3, [sp, #4]
  68              		.loc 1 592 28 discriminator 1 view .LVU17
  69 0028 B3F5A06F 		cmp	r3, #1280
  70 002c F1D1     		bne	.L3
  71              	.L2:
 593:Src/system_stm32f10x.c **** 
 594:Src/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
  72              		.loc 1 594 3 is_stmt 1 view .LVU18
  73              		.loc 1 594 11 is_stmt 0 view .LVU19
  74 002e 1B4B     		ldr	r3, .L11
  75 0030 1B68     		ldr	r3, [r3]
  76              		.loc 1 594 6 view .LVU20
  77 0032 13F4003F 		tst	r3, #131072
  78 0036 06D0     		beq	.L4
 595:Src/system_stm32f10x.c ****   {
 596:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
  79              		.loc 1 596 5 is_stmt 1 view .LVU21
  80              		.loc 1 596 15 is_stmt 0 view .LVU22
  81 0038 0123     		movs	r3, #1
  82 003a 0093     		str	r3, [sp]
  83              	.L5:
 597:Src/system_stm32f10x.c ****   }
 598:Src/system_stm32f10x.c ****   else
 599:Src/system_stm32f10x.c ****   {
 600:Src/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 601:Src/system_stm32f10x.c ****   }  
 602:Src/system_stm32f10x.c **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 13


 603:Src/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
  84              		.loc 1 603 3 is_stmt 1 view .LVU23
  85              		.loc 1 603 17 is_stmt 0 view .LVU24
  86 003c 009B     		ldr	r3, [sp]
  87              		.loc 1 603 6 view .LVU25
  88 003e 012B     		cmp	r3, #1
  89 0040 04D0     		beq	.L10
  90              	.L1:
 604:Src/system_stm32f10x.c ****   {
 605:Src/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL 
 606:Src/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 607:Src/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 608:Src/system_stm32f10x.c **** 
 609:Src/system_stm32f10x.c ****     /* Flash 0 wait state */
 610:Src/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 611:Src/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 612:Src/system_stm32f10x.c **** #endif
 613:Src/system_stm32f10x.c ****  
 614:Src/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 615:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 616:Src/system_stm32f10x.c ****       
 617:Src/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 618:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 619:Src/system_stm32f10x.c ****     
 620:Src/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 621:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 622:Src/system_stm32f10x.c ****     
 623:Src/system_stm32f10x.c **** #ifdef STM32F10X_CL
 624:Src/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 625:Src/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ 
 626:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 627:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 628:Src/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 629:Src/system_stm32f10x.c **** 
 630:Src/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 631:Src/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */       
 632:Src/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 633:Src/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 634:Src/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 635:Src/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 636:Src/system_stm32f10x.c ****   
 637:Src/system_stm32f10x.c ****     /* Enable PLL2 */
 638:Src/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 639:Src/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 640:Src/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 641:Src/system_stm32f10x.c ****     {
 642:Src/system_stm32f10x.c ****     }   
 643:Src/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 644:Src/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 645:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 646:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
 647:Src/system_stm32f10x.c **** #else    
 648:Src/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 649:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 650:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 651:Src/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 652:Src/system_stm32f10x.c **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 14


 653:Src/system_stm32f10x.c ****     /* Enable PLL */
 654:Src/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 655:Src/system_stm32f10x.c **** 
 656:Src/system_stm32f10x.c ****     /* Wait till PLL is ready */
 657:Src/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 658:Src/system_stm32f10x.c ****     {
 659:Src/system_stm32f10x.c ****     }
 660:Src/system_stm32f10x.c **** 
 661:Src/system_stm32f10x.c ****     /* Select PLL as system clock source */
 662:Src/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 663:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 664:Src/system_stm32f10x.c **** 
 665:Src/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 666:Src/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 667:Src/system_stm32f10x.c ****     {
 668:Src/system_stm32f10x.c ****     }
 669:Src/system_stm32f10x.c ****   }
 670:Src/system_stm32f10x.c ****   else
 671:Src/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 672:Src/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 673:Src/system_stm32f10x.c ****   } 
 674:Src/system_stm32f10x.c **** }
  91              		.loc 1 674 1 view .LVU26
  92 0042 02B0     		add	sp, sp, #8
  93              	.LCFI1:
  94              		.cfi_remember_state
  95              		.cfi_def_cfa_offset 0
  96              		@ sp needed
  97 0044 7047     		bx	lr
  98              	.L4:
  99              	.LCFI2:
 100              		.cfi_restore_state
 600:Src/system_stm32f10x.c ****   }  
 101              		.loc 1 600 5 is_stmt 1 view .LVU27
 600:Src/system_stm32f10x.c ****   }  
 102              		.loc 1 600 15 is_stmt 0 view .LVU28
 103 0046 0023     		movs	r3, #0
 104 0048 0093     		str	r3, [sp]
 105 004a F7E7     		b	.L5
 106              	.L10:
 615:Src/system_stm32f10x.c ****       
 107              		.loc 1 615 5 is_stmt 1 view .LVU29
 615:Src/system_stm32f10x.c ****       
 108              		.loc 1 615 15 is_stmt 0 view .LVU30
 109 004c 134B     		ldr	r3, .L11
 110 004e 5A68     		ldr	r2, [r3, #4]
 111 0050 5A60     		str	r2, [r3, #4]
 618:Src/system_stm32f10x.c ****     
 112              		.loc 1 618 5 is_stmt 1 view .LVU31
 618:Src/system_stm32f10x.c ****     
 113              		.loc 1 618 15 is_stmt 0 view .LVU32
 114 0052 5A68     		ldr	r2, [r3, #4]
 115 0054 5A60     		str	r2, [r3, #4]
 621:Src/system_stm32f10x.c ****     
 116              		.loc 1 621 5 is_stmt 1 view .LVU33
 621:Src/system_stm32f10x.c ****     
 117              		.loc 1 621 15 is_stmt 0 view .LVU34
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 15


 118 0056 5A68     		ldr	r2, [r3, #4]
 119 0058 5A60     		str	r2, [r3, #4]
 645:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
 120              		.loc 1 645 5 is_stmt 1 view .LVU35
 645:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
 121              		.loc 1 645 15 is_stmt 0 view .LVU36
 122 005a 5A68     		ldr	r2, [r3, #4]
 123 005c 22F47C12 		bic	r2, r2, #4128768
 124 0060 5A60     		str	r2, [r3, #4]
 646:Src/system_stm32f10x.c **** #else    
 125              		.loc 1 646 5 is_stmt 1 view .LVU37
 646:Src/system_stm32f10x.c **** #else    
 126              		.loc 1 646 15 is_stmt 0 view .LVU38
 127 0062 5A68     		ldr	r2, [r3, #4]
 128 0064 42F49812 		orr	r2, r2, #1245184
 129 0068 5A60     		str	r2, [r3, #4]
 654:Src/system_stm32f10x.c **** 
 130              		.loc 1 654 5 is_stmt 1 view .LVU39
 654:Src/system_stm32f10x.c **** 
 131              		.loc 1 654 13 is_stmt 0 view .LVU40
 132 006a 1A68     		ldr	r2, [r3]
 133 006c 42F08072 		orr	r2, r2, #16777216
 134 0070 1A60     		str	r2, [r3]
 657:Src/system_stm32f10x.c ****     {
 135              		.loc 1 657 5 is_stmt 1 view .LVU41
 136              	.L7:
 659:Src/system_stm32f10x.c **** 
 137              		.loc 1 659 5 discriminator 1 view .LVU42
 657:Src/system_stm32f10x.c ****     {
 138              		.loc 1 657 10 discriminator 1 view .LVU43
 657:Src/system_stm32f10x.c ****     {
 139              		.loc 1 657 15 is_stmt 0 discriminator 1 view .LVU44
 140 0072 0A4B     		ldr	r3, .L11
 141 0074 1B68     		ldr	r3, [r3]
 657:Src/system_stm32f10x.c ****     {
 142              		.loc 1 657 10 discriminator 1 view .LVU45
 143 0076 13F0007F 		tst	r3, #33554432
 144 007a FAD0     		beq	.L7
 662:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 145              		.loc 1 662 5 is_stmt 1 view .LVU46
 662:Src/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 146              		.loc 1 662 15 is_stmt 0 view .LVU47
 147 007c 074B     		ldr	r3, .L11
 148 007e 5A68     		ldr	r2, [r3, #4]
 149 0080 22F00302 		bic	r2, r2, #3
 150 0084 5A60     		str	r2, [r3, #4]
 663:Src/system_stm32f10x.c **** 
 151              		.loc 1 663 5 is_stmt 1 view .LVU48
 663:Src/system_stm32f10x.c **** 
 152              		.loc 1 663 15 is_stmt 0 view .LVU49
 153 0086 5A68     		ldr	r2, [r3, #4]
 154 0088 42F00202 		orr	r2, r2, #2
 155 008c 5A60     		str	r2, [r3, #4]
 666:Src/system_stm32f10x.c ****     {
 156              		.loc 1 666 5 is_stmt 1 view .LVU50
 157              	.L8:
 668:Src/system_stm32f10x.c ****   }
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 16


 158              		.loc 1 668 5 discriminator 1 view .LVU51
 666:Src/system_stm32f10x.c ****     {
 159              		.loc 1 666 11 discriminator 1 view .LVU52
 666:Src/system_stm32f10x.c ****     {
 160              		.loc 1 666 16 is_stmt 0 discriminator 1 view .LVU53
 161 008e 034B     		ldr	r3, .L11
 162 0090 5B68     		ldr	r3, [r3, #4]
 666:Src/system_stm32f10x.c ****     {
 163              		.loc 1 666 23 discriminator 1 view .LVU54
 164 0092 03F00C03 		and	r3, r3, #12
 666:Src/system_stm32f10x.c ****     {
 165              		.loc 1 666 11 discriminator 1 view .LVU55
 166 0096 082B     		cmp	r3, #8
 167 0098 F9D1     		bne	.L8
 168 009a D2E7     		b	.L1
 169              	.L12:
 170              		.align	2
 171              	.L11:
 172 009c 00100240 		.word	1073876992
 173              		.cfi_endproc
 174              	.LFE32:
 176              		.section	.text.SetSysClock,"ax",%progbits
 177              		.align	1
 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 181              		.fpu softvfp
 183              	SetSysClock:
 184              	.LFB31:
 420:Src/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 185              		.loc 1 420 1 is_stmt 1 view -0
 186              		.cfi_startproc
 187              		@ args = 0, pretend = 0, frame = 0
 188              		@ frame_needed = 0, uses_anonymous_args = 0
 189 0000 08B5     		push	{r3, lr}
 190              	.LCFI3:
 191              		.cfi_def_cfa_offset 8
 192              		.cfi_offset 3, -8
 193              		.cfi_offset 14, -4
 424:Src/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 194              		.loc 1 424 3 view .LVU57
 195 0002 FFF7FEFF 		bl	SetSysClockTo24
 196              	.LVL0:
 437:Src/system_stm32f10x.c **** 
 197              		.loc 1 437 1 is_stmt 0 view .LVU58
 198 0006 08BD     		pop	{r3, pc}
 199              		.cfi_endproc
 200              	.LFE31:
 202              		.section	.text.SystemInit,"ax",%progbits
 203              		.align	1
 204              		.global	SystemInit
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 208              		.fpu softvfp
 210              	SystemInit:
 211              	.LFB29:
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 17


 213:Src/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 212              		.loc 1 213 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216 0000 08B5     		push	{r3, lr}
 217              	.LCFI4:
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 3, -8
 220              		.cfi_offset 14, -4
 216:Src/system_stm32f10x.c **** 
 221              		.loc 1 216 3 view .LVU60
 216:Src/system_stm32f10x.c **** 
 222              		.loc 1 216 11 is_stmt 0 view .LVU61
 223 0002 114B     		ldr	r3, .L17
 224 0004 1A68     		ldr	r2, [r3]
 225 0006 42F00102 		orr	r2, r2, #1
 226 000a 1A60     		str	r2, [r3]
 220:Src/system_stm32f10x.c **** #else
 227              		.loc 1 220 3 is_stmt 1 view .LVU62
 220:Src/system_stm32f10x.c **** #else
 228              		.loc 1 220 13 is_stmt 0 view .LVU63
 229 000c 5968     		ldr	r1, [r3, #4]
 230 000e 0F4A     		ldr	r2, .L17+4
 231 0010 0A40     		ands	r2, r2, r1
 232 0012 5A60     		str	r2, [r3, #4]
 226:Src/system_stm32f10x.c **** 
 233              		.loc 1 226 3 is_stmt 1 view .LVU64
 226:Src/system_stm32f10x.c **** 
 234              		.loc 1 226 11 is_stmt 0 view .LVU65
 235 0014 1A68     		ldr	r2, [r3]
 236 0016 22F08472 		bic	r2, r2, #17301504
 237 001a 22F48032 		bic	r2, r2, #65536
 238 001e 1A60     		str	r2, [r3]
 229:Src/system_stm32f10x.c **** 
 239              		.loc 1 229 3 is_stmt 1 view .LVU66
 229:Src/system_stm32f10x.c **** 
 240              		.loc 1 229 11 is_stmt 0 view .LVU67
 241 0020 1A68     		ldr	r2, [r3]
 242 0022 22F48022 		bic	r2, r2, #262144
 243 0026 1A60     		str	r2, [r3]
 232:Src/system_stm32f10x.c **** 
 244              		.loc 1 232 3 is_stmt 1 view .LVU68
 232:Src/system_stm32f10x.c **** 
 245              		.loc 1 232 13 is_stmt 0 view .LVU69
 246 0028 5A68     		ldr	r2, [r3, #4]
 247 002a 22F4FE02 		bic	r2, r2, #8323072
 248 002e 5A60     		str	r2, [r3, #4]
 245:Src/system_stm32f10x.c **** 
 249              		.loc 1 245 3 is_stmt 1 view .LVU70
 245:Src/system_stm32f10x.c **** 
 250              		.loc 1 245 12 is_stmt 0 view .LVU71
 251 0030 4FF41F02 		mov	r2, #10420224
 252 0034 9A60     		str	r2, [r3, #8]
 248:Src/system_stm32f10x.c **** #else
 253              		.loc 1 248 3 is_stmt 1 view .LVU72
 248:Src/system_stm32f10x.c **** #else
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 18


 254              		.loc 1 248 14 is_stmt 0 view .LVU73
 255 0036 0022     		movs	r2, #0
 256 0038 DA62     		str	r2, [r3, #44]
 262:Src/system_stm32f10x.c **** 
 257              		.loc 1 262 3 is_stmt 1 view .LVU74
 258 003a FFF7FEFF 		bl	SetSysClock
 259              	.LVL1:
 267:Src/system_stm32f10x.c **** #endif 
 260              		.loc 1 267 3 view .LVU75
 267:Src/system_stm32f10x.c **** #endif 
 261              		.loc 1 267 13 is_stmt 0 view .LVU76
 262 003e 044B     		ldr	r3, .L17+8
 263 0040 4FF00062 		mov	r2, #134217728
 264 0044 9A60     		str	r2, [r3, #8]
 269:Src/system_stm32f10x.c **** 
 265              		.loc 1 269 1 view .LVU77
 266 0046 08BD     		pop	{r3, pc}
 267              	.L18:
 268              		.align	2
 269              	.L17:
 270 0048 00100240 		.word	1073876992
 271 004c 0000FFF8 		.word	-117506048
 272 0050 00ED00E0 		.word	-536810240
 273              		.cfi_endproc
 274              	.LFE29:
 276              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 277              		.align	1
 278              		.global	SystemCoreClockUpdate
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 282              		.fpu softvfp
 284              	SystemCoreClockUpdate:
 285              	.LFB30:
 307:Src/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 286              		.loc 1 307 1 is_stmt 1 view -0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 0
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290              		@ link register save eliminated.
 308:Src/system_stm32f10x.c **** 
 291              		.loc 1 308 3 view .LVU79
 292              	.LVL2:
 315:Src/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
 293              		.loc 1 315 3 view .LVU80
 319:Src/system_stm32f10x.c ****   
 294              		.loc 1 319 3 view .LVU81
 319:Src/system_stm32f10x.c ****   
 295              		.loc 1 319 12 is_stmt 0 view .LVU82
 296 0000 1D4B     		ldr	r3, .L26
 297 0002 5B68     		ldr	r3, [r3, #4]
 319:Src/system_stm32f10x.c ****   
 298              		.loc 1 319 7 view .LVU83
 299 0004 03F00C03 		and	r3, r3, #12
 300              	.LVL3:
 321:Src/system_stm32f10x.c ****   {
 301              		.loc 1 321 3 is_stmt 1 view .LVU84
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 19


 302 0008 042B     		cmp	r3, #4
 303 000a 15D0     		beq	.L20
 304 000c 082B     		cmp	r3, #8
 305 000e 17D0     		beq	.L21
 306 0010 1BB1     		cbz	r3, .L25
 403:Src/system_stm32f10x.c ****       break;
 307              		.loc 1 403 7 view .LVU85
 403:Src/system_stm32f10x.c ****       break;
 308              		.loc 1 403 23 is_stmt 0 view .LVU86
 309 0012 1A4B     		ldr	r3, .L26+4
 310              	.LVL4:
 403:Src/system_stm32f10x.c ****       break;
 311              		.loc 1 403 23 view .LVU87
 312 0014 1A4A     		ldr	r2, .L26+8
 313 0016 1A60     		str	r2, [r3]
 404:Src/system_stm32f10x.c ****   }
 314              		.loc 1 404 7 is_stmt 1 view .LVU88
 315 0018 02E0     		b	.L23
 316              	.LVL5:
 317              	.L25:
 324:Src/system_stm32f10x.c ****       break;
 318              		.loc 1 324 7 view .LVU89
 324:Src/system_stm32f10x.c ****       break;
 319              		.loc 1 324 23 is_stmt 0 view .LVU90
 320 001a 184B     		ldr	r3, .L26+4
 321              	.LVL6:
 324:Src/system_stm32f10x.c ****       break;
 322              		.loc 1 324 23 view .LVU91
 323 001c 184A     		ldr	r2, .L26+8
 324 001e 1A60     		str	r2, [r3]
 325:Src/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 325              		.loc 1 325 7 is_stmt 1 view .LVU92
 326              	.LVL7:
 327              	.L23:
 409:Src/system_stm32f10x.c ****   /* HCLK clock frequency */
 328              		.loc 1 409 3 view .LVU93
 409:Src/system_stm32f10x.c ****   /* HCLK clock frequency */
 329              		.loc 1 409 28 is_stmt 0 view .LVU94
 330 0020 154B     		ldr	r3, .L26
 331 0022 5B68     		ldr	r3, [r3, #4]
 409:Src/system_stm32f10x.c ****   /* HCLK clock frequency */
 332              		.loc 1 409 52 view .LVU95
 333 0024 C3F30313 		ubfx	r3, r3, #4, #4
 409:Src/system_stm32f10x.c ****   /* HCLK clock frequency */
 334              		.loc 1 409 22 view .LVU96
 335 0028 164A     		ldr	r2, .L26+12
 336 002a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 337 002c DAB2     		uxtb	r2, r3
 338              	.LVL8:
 411:Src/system_stm32f10x.c **** }
 339              		.loc 1 411 3 is_stmt 1 view .LVU97
 411:Src/system_stm32f10x.c **** }
 340              		.loc 1 411 19 is_stmt 0 view .LVU98
 341 002e 1349     		ldr	r1, .L26+4
 342 0030 0B68     		ldr	r3, [r1]
 343 0032 D340     		lsrs	r3, r3, r2
 344 0034 0B60     		str	r3, [r1]
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 20


 412:Src/system_stm32f10x.c **** 
 345              		.loc 1 412 1 view .LVU99
 346 0036 7047     		bx	lr
 347              	.LVL9:
 348              	.L20:
 327:Src/system_stm32f10x.c ****       break;
 349              		.loc 1 327 7 is_stmt 1 view .LVU100
 327:Src/system_stm32f10x.c ****       break;
 350              		.loc 1 327 23 is_stmt 0 view .LVU101
 351 0038 104B     		ldr	r3, .L26+4
 352              	.LVL10:
 327:Src/system_stm32f10x.c ****       break;
 353              		.loc 1 327 23 view .LVU102
 354 003a 114A     		ldr	r2, .L26+8
 355 003c 1A60     		str	r2, [r3]
 328:Src/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 356              		.loc 1 328 7 is_stmt 1 view .LVU103
 357 003e EFE7     		b	.L23
 358              	.LVL11:
 359              	.L21:
 332:Src/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 360              		.loc 1 332 7 view .LVU104
 332:Src/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 361              		.loc 1 332 20 is_stmt 0 view .LVU105
 362 0040 0D4A     		ldr	r2, .L26
 363 0042 5368     		ldr	r3, [r2, #4]
 364              	.LVL12:
 333:Src/system_stm32f10x.c ****       
 365              		.loc 1 333 7 is_stmt 1 view .LVU106
 333:Src/system_stm32f10x.c ****       
 366              		.loc 1 333 22 is_stmt 0 view .LVU107
 367 0044 5268     		ldr	r2, [r2, #4]
 368              	.LVL13:
 336:Src/system_stm32f10x.c ****       
 369              		.loc 1 336 7 is_stmt 1 view .LVU108
 336:Src/system_stm32f10x.c ****       
 370              		.loc 1 336 27 is_stmt 0 view .LVU109
 371 0046 C3F38343 		ubfx	r3, r3, #18, #4
 372              	.LVL14:
 336:Src/system_stm32f10x.c ****       
 373              		.loc 1 336 15 view .LVU110
 374 004a 0233     		adds	r3, r3, #2
 375              	.LVL15:
 338:Src/system_stm32f10x.c ****       {
 376              		.loc 1 338 7 is_stmt 1 view .LVU111
 338:Src/system_stm32f10x.c ****       {
 377              		.loc 1 338 10 is_stmt 0 view .LVU112
 378 004c 12F4803F 		tst	r2, #65536
 379 0050 05D1     		bne	.L24
 341:Src/system_stm32f10x.c ****       }
 380              		.loc 1 341 9 is_stmt 1 view .LVU113
 341:Src/system_stm32f10x.c ****       }
 381              		.loc 1 341 44 is_stmt 0 view .LVU114
 382 0052 0D4A     		ldr	r2, .L26+16
 383              	.LVL16:
 341:Src/system_stm32f10x.c ****       }
 384              		.loc 1 341 44 view .LVU115
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 21


 385 0054 02FB03F3 		mul	r3, r2, r3
 386              	.LVL17:
 341:Src/system_stm32f10x.c ****       }
 387              		.loc 1 341 25 view .LVU116
 388 0058 084A     		ldr	r2, .L26+4
 389 005a 1360     		str	r3, [r2]
 390 005c E0E7     		b	.L23
 391              	.LVL18:
 392              	.L24:
 346:Src/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 393              		.loc 1 346 8 is_stmt 1 view .LVU117
 346:Src/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 394              		.loc 1 346 28 is_stmt 0 view .LVU118
 395 005e 064A     		ldr	r2, .L26
 396              	.LVL19:
 346:Src/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 397              		.loc 1 346 28 view .LVU119
 398 0060 D26A     		ldr	r2, [r2, #44]
 346:Src/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 399              		.loc 1 346 36 view .LVU120
 400 0062 02F00F02 		and	r2, r2, #15
 346:Src/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 401              		.loc 1 346 22 view .LVU121
 402 0066 0132     		adds	r2, r2, #1
 403              	.LVL20:
 348:Src/system_stm32f10x.c ****  #else
 404              		.loc 1 348 8 is_stmt 1 view .LVU122
 348:Src/system_stm32f10x.c ****  #else
 405              		.loc 1 348 37 is_stmt 0 view .LVU123
 406 0068 0549     		ldr	r1, .L26+8
 407 006a B1FBF2F2 		udiv	r2, r1, r2
 408              	.LVL21:
 348:Src/system_stm32f10x.c ****  #else
 409              		.loc 1 348 54 view .LVU124
 410 006e 03FB02F3 		mul	r3, r3, r2
 411              	.LVL22:
 348:Src/system_stm32f10x.c ****  #else
 412              		.loc 1 348 24 view .LVU125
 413 0072 024A     		ldr	r2, .L26+4
 414 0074 1360     		str	r3, [r2]
 415 0076 D3E7     		b	.L23
 416              	.L27:
 417              		.align	2
 418              	.L26:
 419 0078 00100240 		.word	1073876992
 420 007c 00000000 		.word	.LANCHOR0
 421 0080 00127A00 		.word	8000000
 422 0084 00000000 		.word	.LANCHOR1
 423 0088 00093D00 		.word	4000000
 424              		.cfi_endproc
 425              	.LFE30:
 427              		.global	AHBPrescTable
 428              		.global	SystemCoreClock
 429              		.section	.data.AHBPrescTable,"aw"
 430              		.align	2
 431              		.set	.LANCHOR1,. + 0
 434              	AHBPrescTable:
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 22


 435 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 435      00000000 
 435      01020304 
 435      06
 436 000d 070809   		.ascii	"\007\010\011"
 437              		.section	.data.SystemCoreClock,"aw"
 438              		.align	2
 439              		.set	.LANCHOR0,. + 0
 442              	SystemCoreClock:
 443 0000 00366E01 		.word	24000000
 444              		.text
 445              	.Letext0:
 446              		.file 2 "c:\\software\\embeddedgcc\\arm_gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 447              		.file 3 "c:\\software\\embeddedgcc\\arm_gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 448              		.file 4 "Inc/core_cm3.h"
 449              		.file 5 "Inc/system_stm32f10x.h"
 450              		.file 6 "Inc/stm32f10x.h"
ARM GAS  C:\Users\User\AppData\Local\Temp\cctxlKi0.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f10x.c
C:\Users\User\AppData\Local\Temp\cctxlKi0.s:16     .text.SetSysClockTo24:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\cctxlKi0.s:23     .text.SetSysClockTo24:0000000000000000 SetSysClockTo24
C:\Users\User\AppData\Local\Temp\cctxlKi0.s:172    .text.SetSysClockTo24:000000000000009c $d
C:\Users\User\AppData\Local\Temp\cctxlKi0.s:177    .text.SetSysClock:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\cctxlKi0.s:183    .text.SetSysClock:0000000000000000 SetSysClock
C:\Users\User\AppData\Local\Temp\cctxlKi0.s:203    .text.SystemInit:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\cctxlKi0.s:210    .text.SystemInit:0000000000000000 SystemInit
C:\Users\User\AppData\Local\Temp\cctxlKi0.s:270    .text.SystemInit:0000000000000048 $d
C:\Users\User\AppData\Local\Temp\cctxlKi0.s:277    .text.SystemCoreClockUpdate:0000000000000000 $t
C:\Users\User\AppData\Local\Temp\cctxlKi0.s:284    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
C:\Users\User\AppData\Local\Temp\cctxlKi0.s:419    .text.SystemCoreClockUpdate:0000000000000078 $d
C:\Users\User\AppData\Local\Temp\cctxlKi0.s:434    .data.AHBPrescTable:0000000000000000 AHBPrescTable
C:\Users\User\AppData\Local\Temp\cctxlKi0.s:442    .data.SystemCoreClock:0000000000000000 SystemCoreClock
C:\Users\User\AppData\Local\Temp\cctxlKi0.s:430    .data.AHBPrescTable:0000000000000000 $d
C:\Users\User\AppData\Local\Temp\cctxlKi0.s:438    .data.SystemCoreClock:0000000000000000 $d

NO UNDEFINED SYMBOLS
