// Seed: 2558063641
module module_0 (
    input uwire id_0,
    output supply1 id_1,
    output wor id_2,
    output tri id_3,
    output tri0 id_4,
    input supply1 id_5,
    input wor id_6,
    output wor id_7,
    output tri1 id_8,
    output wand id_9
);
  wire id_11;
  id_12(
      .id_0(1), .id_1(id_3), .id_2(1 == 1), .id_3(id_6)
  );
endmodule
module module_1 (
    input  wire id_0,
    output tri0 id_1,
    output wor  id_2
);
  wire id_4;
  module_0(
      id_0, id_2, id_1, id_2, id_2, id_0, id_0, id_1, id_2, id_2
  );
endmodule
