[INF:CM0023] Creating log file ../../../build/tests/Scr1/slpp_all/surelog.log.

Scan libraries took 0.000s

[INF:PP0122] Preprocessing source file "builtin.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_hdu.sv".

[INF:PP0123] Preprocessing include file "src/includes/scr1_arch_description.svh".

[WRN:PP0103] src/includes/scr1_arch_description.svh:57: Undefining an unknown macro "SCR1_RVE_EXT".

[WRN:PP0103] src/includes/scr1_arch_description.svh:63: Undefining an unknown macro "SCR1_CLKCTRL_EN".

[INF:PP0123] Preprocessing include file "src/includes/scr1_arch_types.svh".

[INF:PP0123] Preprocessing include file "src/includes/scr1_riscv_isa_decoding.svh".

[INF:PP0123] Preprocessing include file "src/includes/scr1_hdu.svh".

[INF:PP0123] Preprocessing include file "src/includes/scr1_csr.svh".

[INF:PP0123] Preprocessing include file "src/includes/scr1_ipic.svh".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_tdu.sv".

[INF:PP0123] Preprocessing include file "src/includes/scr1_tdu.svh".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_ipic.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_csr.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_exu.sv".

[INF:PP0123] Preprocessing include file "src/includes/scr1_memif.svh".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_ialu.sv".

[INF:PP0123] Preprocessing include file "src/includes/scr1_search_ms1.svh".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_idu.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_ifu.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_lsu.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_mprf.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_pipe_top.sv".

[INF:PP0122] Preprocessing source file "src/core/primitives/scr1_reset_cells.sv".

[INF:PP0122] Preprocessing source file "src/core/primitives/scr1_cg.sv".

[INF:PP0122] Preprocessing source file "src/core/scr1_clk_ctrl.sv".

[INF:PP0122] Preprocessing source file "src/core/scr1_tapc_shift_reg.sv".

[INF:PP0122] Preprocessing source file "src/core/scr1_tapc.sv".

[INF:PP0123] Preprocessing include file "src/includes/scr1_tapc.svh".

[INF:PP0123] Preprocessing include file "src/includes/scr1_dm.svh".

[INF:PP0122] Preprocessing source file "src/core/scr1_tapc_synchronizer.sv".

[INF:PP0122] Preprocessing source file "src/core/scr1_core_top.sv".

[INF:PP0122] Preprocessing source file "src/core/scr1_dm.sv".

[INF:PP0122] Preprocessing source file "src/core/scr1_dmi.sv".

[INF:PP0122] Preprocessing source file "src/core/scr1_scu.sv".

[INF:PP0122] Preprocessing source file "src/top/scr1_dmem_router.sv".

[INF:PP0122] Preprocessing source file "src/top/scr1_imem_router.sv".

[INF:PP0122] Preprocessing source file "src/top/scr1_dp_memory.sv".

[INF:PP0122] Preprocessing source file "src/top/scr1_tcm.sv".

[INF:PP0122] Preprocessing source file "src/top/scr1_timer.sv".

[INF:PP0122] Preprocessing source file "src/top/scr1_mem_axi.sv".

[INF:PP0122] Preprocessing source file "src/top/scr1_top_axi.sv".

[INF:PP0122] Preprocessing source file "src/pipeline/scr1_tracelog.sv".

[INF:PP0122] Preprocessing source file "src/tb/scr1_memory_tb_axi.sv".

[INF:PP0122] Preprocessing source file "src/tb/scr1_top_tb_axi.sv".

Preprocessing took 2.370s

Preprocessing took 2.370s
PP SSL Parsing: 0.002 /home/alain/Surelog/build/bin/sv/builtin.sv
PP SSL Parsing: 0.012 src/pipeline/scr1_pipe_hdu.sv
PP SSL Parsing: 0.006 src/pipeline/scr1_pipe_tdu.sv
PP SSL Parsing: 0.004 src/pipeline/scr1_ipic.sv
PP SSL Parsing: 0.010 src/pipeline/scr1_pipe_csr.sv
PP SSL Parsing: 0.008 src/pipeline/scr1_pipe_exu.sv
PP SSL Parsing: 0.006 src/pipeline/scr1_pipe_ialu.sv
PP SSL Parsing: 0.012 src/pipeline/scr1_pipe_idu.sv
PP SSL Parsing: 0.008 src/pipeline/scr1_pipe_ifu.sv
PP SSL Parsing: 0.002 src/pipeline/scr1_pipe_lsu.sv
PP SSL Parsing: 0.000 src/pipeline/scr1_pipe_mprf.sv
PP SSL Parsing: 0.008 src/pipeline/scr1_pipe_top.sv
PP SSL Parsing: 0.002 src/core/primitives/scr1_reset_cells.sv
PP SSL Parsing: 0.000 src/core/primitives/scr1_cg.sv
PP SSL Parsing: 0.000 src/core/scr1_clk_ctrl.sv
PP SSL Parsing: 0.000 src/core/scr1_tapc_shift_reg.sv
PP SSL Parsing: 0.004 src/core/scr1_tapc.sv
PP SSL Parsing: 0.002 src/core/scr1_tapc_synchronizer.sv
PP SSL Parsing: 0.004 src/core/scr1_core_top.sv
PP SSL Parsing: 0.014 src/core/scr1_dm.sv
PP SSL Parsing: 0.002 src/core/scr1_dmi.sv
PP SSL Parsing: 0.004 src/core/scr1_scu.sv
PP SSL Parsing: 0.002 src/top/scr1_dmem_router.sv
PP SSL Parsing: 0.002 src/top/scr1_imem_router.sv
PP SSL Parsing: 0.002 src/top/scr1_dp_memory.sv
PP SSL Parsing: 0.002 src/top/scr1_tcm.sv
PP SSL Parsing: 0.002 src/top/scr1_timer.sv
PP SSL Parsing: 0.006 src/top/scr1_mem_axi.sv
PP SSL Parsing: 0.008 src/top/scr1_top_axi.sv
PP SSL Parsing: 0.006 src/pipeline/scr1_tracelog.sv
PP SSL Parsing: 0.004 src/tb/scr1_memory_tb_axi.sv
PP SSL Parsing: 0.006 src/tb/scr1_top_tb_axi.sv

[INF:PA0201] Parsing source file "builtin.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_hdu.sv".

Cache saving: 0.008000
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_tdu.sv".

Cache saving: 0.006000
[INF:PA0201] Parsing source file "src/pipeline/scr1_ipic.sv".

Cache saving: 0.006000
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_csr.sv".

Cache saving: 0.006000
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_exu.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_ialu.sv".

Cache saving: 0.006000
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_idu.sv".

Cache saving: 0.006000
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_ifu.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_lsu.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_mprf.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/pipeline/scr1_pipe_top.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/core/primitives/scr1_reset_cells.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/core/primitives/scr1_cg.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/core/scr1_clk_ctrl.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/core/scr1_tapc_shift_reg.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/core/scr1_tapc.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/core/scr1_tapc_synchronizer.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/core/scr1_core_top.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/core/scr1_dm.sv".

Cache saving: 0.006000
[INF:PA0201] Parsing source file "src/core/scr1_dmi.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/core/scr1_scu.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/top/scr1_dmem_router.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/top/scr1_imem_router.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/top/scr1_dp_memory.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/top/scr1_tcm.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/top/scr1_timer.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/top/scr1_mem_axi.sv".

Cache saving: 0.006000
[INF:PA0201] Parsing source file "src/top/scr1_top_axi.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/pipeline/scr1_tracelog.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/tb/scr1_memory_tb_axi.sv".

Cache saving: 0.004000
[INF:PA0201] Parsing source file "src/tb/scr1_top_tb_axi.sv".

Cache saving: 0.004000
Parsing took 28.658s
SLL Parsing: 0.080 ../../../build/tests/Scr1/slpp_all/work//home/alain/Surelog/build/bin/sv/builtin.sv
Cache saving: 0.004000
SLL Parsing: 5.498 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_hdu.sv
Cache saving: 0.008000
SLL Parsing: 1.720 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_tdu.sv
Cache saving: 0.006000
LL  Parsing: 1.954 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_ipic.sv
Cache saving: 0.006000
SLL Parsing: 0.510 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_csr.sv
Cache saving: 0.006000
SLL Parsing: 0.812 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_exu.sv
Cache saving: 0.004000
LL  Parsing: 2.668 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_ialu.sv
Cache saving: 0.006000
SLL Parsing: 1.124 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_idu.sv
Cache saving: 0.006000
SLL Parsing: 0.798 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_ifu.sv
Cache saving: 0.004000
LL  Parsing: 0.326 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_lsu.sv
Cache saving: 0.004000
SLL Parsing: 0.096 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_mprf.sv
Cache saving: 0.004000
SLL Parsing: 0.218 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_top.sv
Cache saving: 0.004000
SLL Parsing: 0.076 ../../../build/tests/Scr1/slpp_all/work/src/core/primitives/scr1_reset_cells.sv
Cache saving: 0.004000
SLL Parsing: 0.000 ../../../build/tests/Scr1/slpp_all/work/src/core/primitives/scr1_cg.sv
Cache saving: 0.004000
SLL Parsing: 0.000 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_clk_ctrl.sv
Cache saving: 0.004000
SLL Parsing: 0.182 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_tapc_shift_reg.sv
Cache saving: 0.004000
SLL Parsing: 0.412 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_tapc.sv
Cache saving: 0.004000
SLL Parsing: 0.098 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_tapc_synchronizer.sv
Cache saving: 0.004000
SLL Parsing: 0.024 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_core_top.sv
Cache saving: 0.004000
SLL Parsing: 1.044 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_dm.sv
Cache saving: 0.006000
SLL Parsing: 0.070 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_dmi.sv
Cache saving: 0.004000
SLL Parsing: 0.652 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_scu.sv
Cache saving: 0.004000
SLL Parsing: 0.080 ../../../build/tests/Scr1/slpp_all/work/src/top/scr1_dmem_router.sv
Cache saving: 0.004000
SLL Parsing: 0.014 ../../../build/tests/Scr1/slpp_all/work/src/top/scr1_imem_router.sv
Cache saving: 0.004000
SLL Parsing: 0.116 ../../../build/tests/Scr1/slpp_all/work/src/top/scr1_dp_memory.sv
Cache saving: 0.004000
SLL Parsing: 0.106 ../../../build/tests/Scr1/slpp_all/work/src/top/scr1_tcm.sv
Cache saving: 0.004000
SLL Parsing: 0.220 ../../../build/tests/Scr1/slpp_all/work/src/top/scr1_timer.sv
Cache saving: 0.004000
LL  Parsing: 1.788 ../../../build/tests/Scr1/slpp_all/work/src/top/scr1_mem_axi.sv
Cache saving: 0.006000
SLL Parsing: 0.150 ../../../build/tests/Scr1/slpp_all/work/src/top/scr1_top_axi.sv
Cache saving: 0.004000
SLL Parsing: 0.684 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_tracelog.sv
Cache saving: 0.004000
LL  Parsing: 4.598 ../../../build/tests/Scr1/slpp_all/work/src/tb/scr1_memory_tb_axi.sv
Cache saving: 0.004000
SLL Parsing: 1.836 ../../../build/tests/Scr1/slpp_all/work/src/tb/scr1_top_tb_axi.sv
Cache saving: 0.004000

[WRN:PA0205] src/pipeline/scr1_pipe_hdu.sv:14: No timescale set for "scr1_pipe_hdu".

[WRN:PA0205] src/pipeline/scr1_pipe_tdu.sv:12: No timescale set for "scr1_pipe_tdu".

[WRN:PA0205] src/pipeline/scr1_ipic.sv:12: No timescale set for "scr1_ipic".

[WRN:PA0205] src/pipeline/scr1_pipe_csr.sv:19: No timescale set for "scr1_pipe_csr".

[WRN:PA0205] src/pipeline/scr1_pipe_exu.sv:19: No timescale set for "scr1_pipe_exu".

[WRN:PA0205] src/pipeline/scr1_pipe_ialu.sv:11: No timescale set for "scr1_pipe_ialu".

[WRN:PA0205] src/pipeline/scr1_pipe_idu.sv:11: No timescale set for "scr1_pipe_idu".

[WRN:PA0205] src/pipeline/scr1_pipe_ifu.sv:11: No timescale set for "scr1_pipe_ifu".

[WRN:PA0205] src/pipeline/scr1_pipe_lsu.sv:13: No timescale set for "scr1_pipe_lsu".

[WRN:PA0205] src/pipeline/scr1_pipe_mprf.sv:9: No timescale set for "scr1_pipe_mprf".

[WRN:PA0205] src/pipeline/scr1_pipe_top.sv:22: No timescale set for "scr1_pipe_top".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:6: No timescale set for "scr1_reset_buf_cell".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:44: No timescale set for "scr1_reset_sync_cell".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:71: No timescale set for "scr1_reset_buf_qlfy_cell".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:132: No timescale set for "scr1_reset_and2_cell".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:144: No timescale set for "scr1_reset_and3_cell".

[WRN:PA0205] src/core/primitives/scr1_reset_cells.sv:156: No timescale set for "scr1_reset_mux2_cell".

[WRN:PA0205] src/core/scr1_tapc_shift_reg.sv:9: No timescale set for "scr1_tapc_shift_reg".

[WRN:PA0205] src/core/scr1_tapc.sv:12: No timescale set for "scr1_tapc".

[WRN:PA0205] src/core/scr1_tapc_synchronizer.sv:12: No timescale set for "scr1_tapc_synchronizer".

[WRN:PA0205] src/core/scr1_core_top.sv:19: No timescale set for "scr1_core_top".

[WRN:PA0205] src/core/scr1_dm.sv:12: No timescale set for "scr1_dm".

[WRN:PA0205] src/core/scr1_dmi.sv:11: No timescale set for "scr1_dmi".

[WRN:PA0205] src/core/scr1_scu.sv:10: No timescale set for "scr1_scu".

[WRN:PA0205] src/top/scr1_dmem_router.sv:8: No timescale set for "scr1_dmem_router".

[WRN:PA0205] src/top/scr1_imem_router.sv:8: No timescale set for "scr1_imem_router".

[WRN:PA0205] src/top/scr1_dp_memory.sv:9: No timescale set for "scr1_dp_memory".

[WRN:PA0205] src/top/scr1_tcm.sv:10: No timescale set for "scr1_tcm".

[WRN:PA0205] src/top/scr1_timer.sv:9: No timescale set for "scr1_timer".

[WRN:PA0205] src/top/scr1_mem_axi.sv:9: No timescale set for "scr1_mem_axi".

[WRN:PA0205] src/top/scr1_top_axi.sv:13: No timescale set for "scr1_top_axi".

[WRN:PA0205] src/pipeline/scr1_tracelog.sv:10: No timescale set for "scr1_tracelog".

[WRN:PA0205] src/tb/scr1_memory_tb_axi.sv:8: No timescale set for "scr1_memory_tb_axi".

[WRN:PA0205] src/tb/scr1_top_tb_axi.sv:10: No timescale set for "scr1_top_tb_axi".

[INF:CP0300] Compilation...

[INF:CP0303] src/core/scr1_core_top.sv:19: Compile module "work@scr1_core_top".

[INF:CP0303] src/core/scr1_dm.sv:12: Compile module "work@scr1_dm".

[INF:CP0303] src/top/scr1_dmem_router.sv:8: Compile module "work@scr1_dmem_router".

[INF:CP0303] src/core/scr1_dmi.sv:11: Compile module "work@scr1_dmi".

[INF:CP0303] src/top/scr1_dp_memory.sv:9: Compile module "work@scr1_dp_memory".

[INF:CP0303] src/top/scr1_imem_router.sv:8: Compile module "work@scr1_imem_router".

[INF:CP0303] src/pipeline/scr1_ipic.sv:12: Compile module "work@scr1_ipic".

[INF:CP0303] src/top/scr1_mem_axi.sv:9: Compile module "work@scr1_mem_axi".

[INF:CP0303] src/tb/scr1_memory_tb_axi.sv:8: Compile module "work@scr1_memory_tb_axi".

[INF:CP0303] src/pipeline/scr1_pipe_csr.sv:19: Compile module "work@scr1_pipe_csr".

[INF:CP0303] src/pipeline/scr1_pipe_exu.sv:19: Compile module "work@scr1_pipe_exu".

[INF:CP0303] src/pipeline/scr1_pipe_hdu.sv:14: Compile module "work@scr1_pipe_hdu".

[INF:CP0303] src/pipeline/scr1_pipe_ialu.sv:11: Compile module "work@scr1_pipe_ialu".

[INF:CP0303] src/pipeline/scr1_pipe_idu.sv:11: Compile module "work@scr1_pipe_idu".

[INF:CP0303] src/pipeline/scr1_pipe_ifu.sv:11: Compile module "work@scr1_pipe_ifu".

[INF:CP0303] src/pipeline/scr1_pipe_lsu.sv:13: Compile module "work@scr1_pipe_lsu".

[INF:CP0303] src/pipeline/scr1_pipe_mprf.sv:9: Compile module "work@scr1_pipe_mprf".

[INF:CP0303] src/pipeline/scr1_pipe_tdu.sv:12: Compile module "work@scr1_pipe_tdu".

[INF:CP0303] src/pipeline/scr1_pipe_top.sv:22: Compile module "work@scr1_pipe_top".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:132: Compile module "work@scr1_reset_and2_cell".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:144: Compile module "work@scr1_reset_and3_cell".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:6: Compile module "work@scr1_reset_buf_cell".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:71: Compile module "work@scr1_reset_buf_qlfy_cell".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:156: Compile module "work@scr1_reset_mux2_cell".

[INF:CP0303] src/core/primitives/scr1_reset_cells.sv:44: Compile module "work@scr1_reset_sync_cell".

[INF:CP0303] src/core/scr1_scu.sv:10: Compile module "work@scr1_scu".

[INF:CP0303] src/core/scr1_tapc.sv:12: Compile module "work@scr1_tapc".

[INF:CP0303] src/core/scr1_tapc_shift_reg.sv:9: Compile module "work@scr1_tapc_shift_reg".

[INF:CP0303] src/core/scr1_tapc_synchronizer.sv:12: Compile module "work@scr1_tapc_synchronizer".

[INF:CP0303] src/top/scr1_tcm.sv:10: Compile module "work@scr1_tcm".

[INF:CP0303] src/top/scr1_timer.sv:9: Compile module "work@scr1_timer".

[INF:CP0303] src/top/scr1_top_axi.sv:13: Compile module "work@scr1_top_axi".

[INF:CP0303] src/tb/scr1_top_tb_axi.sv:10: Compile module "work@scr1_top_tb_axi".

[INF:CP0303] src/pipeline/scr1_tracelog.sv:10: Compile module "work@scr1_tracelog".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] src/core/scr1_core_top.sv:67: Implicit port type (wire) for "imem_cmd",
there are 2 more instances of this message.

[NTE:CP0309] src/core/scr1_dm.sv:30: Implicit port type (wire) for "hart_cmd".

[NTE:CP0309] src/top/scr1_dmem_router.sv:29: Implicit port type (wire) for "dmem_resp",
there are 6 more instances of this message.

[NTE:CP0309] src/top/scr1_imem_router.sv:25: Implicit port type (wire) for "imem_resp",
there are 2 more instances of this message.

[NTE:CP0309] src/top/scr1_mem_axi.sv:31: Implicit port type (wire) for "core_resp".

[NTE:CP0309] src/pipeline/scr1_pipe_csr.sv:79: Implicit port type (wire) for "csr2hdu_cmd",
there are 1 more instances of this message.

[NTE:CP0309] src/pipeline/scr1_pipe_exu.sv:55: Implicit port type (wire) for "exu2csr_w_cmd",
there are 5 more instances of this message.

[NTE:CP0309] src/pipeline/scr1_pipe_hdu.sv:28: Implicit port type (wire) for "csr_resp",
there are 1 more instances of this message.

[NTE:CP0309] src/pipeline/scr1_pipe_idu.sv:28: Implicit port type (wire) for "idu2exu_cmd".

[NTE:CP0309] src/pipeline/scr1_pipe_ifu.sv:21: Implicit port type (wire) for "imem_cmd".

[NTE:CP0309] src/pipeline/scr1_pipe_lsu.sv:28: Implicit port type (wire) for "lsu2exu_exc_code",
there are 3 more instances of this message.

[NTE:CP0309] src/pipeline/scr1_pipe_tdu.sv:24: Implicit port type (wire) for "csr2tdu_resp".

[NTE:CP0309] src/pipeline/scr1_pipe_top.sv:35: Implicit port type (wire) for "imem_cmd",
there are 3 more instances of this message.

[NTE:CP0309] src/top/scr1_tcm.sv:25: Implicit port type (wire) for "imem_resp",
there are 1 more instances of this message.

[NTE:CP0309] src/top/scr1_timer.sv:24: Implicit port type (wire) for "dmem_resp".

Compilation took 0.032s

[INF:EL0526] Design Elaboration...

[INF:CP0335] src/core/scr1_scu.sv:316: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_scu.gen_rst_inputs_sync".

[INF:CP0335] src/core/scr1_core_top.sv:222: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.gen_rst_inputs_sync".

[INF:CP0335] src/pipeline/scr1_pipe_csr.sv:729: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_pipe_top.i_pipe_csr.mtvec_base_ro".

[INF:CP0335] src/pipeline/scr1_pipe_hdu.sv:634: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_pipe_top.i_pipe_hdu.genblk1".

[INF:CP0335] src/core/scr1_tapc_shift_reg.sv:59: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_tapc.i_bypass_reg.dr_shift_reg".

[INF:CP0335] src/core/scr1_tapc_shift_reg.sv:59: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_tapc.i_tap_idcode_reg.dr_shift_reg".

[INF:CP0335] src/core/scr1_tapc_shift_reg.sv:59: Compile generate block "work@scr1_top_tb_axi.i_top.i_core_top.i_tapc.i_tap_dr_bld_id_reg.dr_shift_reg".

[INF:CP0335] src/top/scr1_mem_axi.sv:301: Compile generate block "work@scr1_top_tb_axi.i_top.i_imem_axi.axi_resp_bp".

[INF:CP0335] src/top/scr1_mem_axi.sv:301: Compile generate block "work@scr1_top_tb_axi.i_top.i_dmem_axi.axi_resp_bp".

[INF:CP0335] src/tb/scr1_memory_tb_axi.sv:156: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[0]".

[INF:CP0335] src/tb/scr1_memory_tb_axi.sv:287: Compile generate block "work@scr1_top_tb_axi.i_memory_tb.rw_if[0].SVA_TBMEM_X_WSTRB[0]".

[NTE:EL0503] src/core/primitives/scr1_reset_cells.sv:144: Top level module "work@scr1_reset_and3_cell".

[NTE:EL0503] src/core/primitives/scr1_reset_cells.sv:156: Top level module "work@scr1_reset_mux2_cell".

[NTE:EL0503] src/pipeline/scr1_tracelog.sv:10: Top level module "work@scr1_tracelog".

[NTE:EL0503] src/tb/scr1_top_tb_axi.sv:10: Top level module "work@scr1_top_tb_axi".

[NTE:EL0504] Multiple top level modules in design.

[ERR:CP0317] src/core/scr1_core_top.sv:138: Undefined type "type_scr1_hdu_dbgstates_e".

[ERR:CP0317] src/core/scr1_core_top.sv:145: Undefined type "type_scr1_hdu_hartstatus_s".

[ERR:CP0317] src/core/scr1_core_top.sv:146: Undefined type "type_scr1_hdu_hartstatus_s".

[ERR:CP0317] src/core/scr1_dm.sv:246: Undefined type "type_scr1_hdu_dbgstates_e".

[ERR:CP0317] src/top/scr1_dmem_router.sv:83: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_imem_router.sv:59: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_mem_axi.sv:120: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/pipeline/scr1_pipe_csr.sv:118: Undefined type "type_scr1_exc_code_e".

[ERR:CP0317] src/pipeline/scr1_pipe_csr.sv:122: Undefined type "type_scr1_exc_code_e".

[ERR:CP0317] src/pipeline/scr1_pipe_exu.sv:139: Undefined type "type_scr1_exu_cmd_s".

[ERR:CP0317] src/pipeline/scr1_pipe_exu.sv:167: Undefined type "type_scr1_exc_code_e".

[ERR:CP0317] src/pipeline/scr1_pipe_exu.sv:175: Undefined type "type_scr1_exc_code_e".

[ERR:CP0317] src/pipeline/scr1_pipe_idu.sv:48: Undefined type "type_scr1_instr_type_e".

[ERR:CP0317] src/pipeline/scr1_pipe_idu.sv:49: Undefined type "type_scr1_rvi_opcode_e".

[ERR:CP0317] src/pipeline/scr1_pipe_lsu.sv:57: Undefined type "type_scr1_lsu_cmd_sel_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:137: Undefined type "type_scr1_exu_cmd_s".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:158: Undefined type "type_scr1_csr_cmd_sel_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:167: Undefined type "type_scr1_exc_code_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:185: Undefined type "type_scr1_csr_cmd_sel_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:190: Undefined type "type_scr1_csr_resp_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:195: Undefined type "type_scr1_csr_cmd_sel_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:200: Undefined type "type_scr1_brkm_instr_mon_s".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:201: Undefined type "type_scr1_brkm_lsu_mon_s".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:211: Undefined type "type_scr1_brkm_instr_mon_s".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:212: Undefined type "type_scr1_brkm_lsu_mon_s".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:219: Undefined type "type_scr1_csr_cmd_sel_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:226: Undefined type "type_scr1_csr_resp_e".

[ERR:CP0317] src/pipeline/scr1_pipe_top.sv:230: Undefined type "type_scr1_csr_cmd_sel_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:161: Undefined type "type_scr1_mem_cmd_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:164: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:169: Undefined type "type_scr1_mem_cmd_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:170: Undefined type "type_scr1_mem_width_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:174: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:179: Undefined type "type_scr1_mem_cmd_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:182: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:187: Undefined type "type_scr1_mem_cmd_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:188: Undefined type "type_scr1_mem_width_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:192: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:198: Undefined type "type_scr1_mem_cmd_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:201: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:206: Undefined type "type_scr1_mem_cmd_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:207: Undefined type "type_scr1_mem_width_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:211: Undefined type "type_scr1_mem_resp_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:216: Undefined type "type_scr1_mem_cmd_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:218: Undefined type "type_scr1_mem_width_e".

[ERR:CP0317] src/top/scr1_top_axi.sv:222: Undefined type "type_scr1_mem_resp_e".

[ERR:EL0514] src/pipeline/scr1_pipe_csr.sv:729: Undefined variable: SCR1_CSR_MTVEC_BASE_RW_BITS.

[ERR:EL0514] src/pipeline/scr1_pipe_tdu.sv:42: Undefined variable: SCR1_TDU_MTRIG_NUM.

[ERR:EL0514] src/pipeline/scr1_pipe_tdu.sv:43: Undefined variable: SCR1_TDU_ALLTRIG_NUM.

[ERR:EL0514] src/core/scr1_tapc.sv:327: Undefined variable: SCR1_TAP_DR_BYPASS_WIDTH.

[ERR:EL0514] src/core/scr1_tapc.sv:347: Undefined variable: SCR1_TAP_DR_IDCODE_WIDTH.

[ERR:EL0514] src/core/scr1_tapc.sv:367: Undefined variable: SCR1_TAP_DR_BLD_ID_WIDTH.

[ERR:EL0514] src/core/scr1_dmi.sv:55: Undefined variable: SCR1_DBG_DMI_OP_WIDTH.

[ERR:EL0514] src/core/scr1_dmi.sv:57: Undefined variable: SCR1_DBG_DMI_DATA_WIDTH.

[ERR:EL0514] src/core/scr1_dmi.sv:59: Undefined variable: SCR1_DBG_DMI_ADDR_WIDTH.

[ERR:EL0514] src/top/scr1_top_axi.sv:384: Undefined variable: SCR1_TCM_ADDR_MASK.

[ERR:EL0514] src/top/scr1_top_axi.sv:385: Undefined variable: SCR1_TCM_ADDR_PATTERN.

[ERR:EL0514] src/top/scr1_top_axi.sv:428: Undefined variable: SCR1_TCM_ADDR_MASK.

[ERR:EL0514] src/top/scr1_top_axi.sv:429: Undefined variable: SCR1_TCM_ADDR_PATTERN.

[ERR:EL0514] src/top/scr1_top_axi.sv:433: Undefined variable: SCR1_TIMER_ADDR_MASK.

[ERR:EL0514] src/top/scr1_top_axi.sv:434: Undefined variable: SCR1_TIMER_ADDR_PATTERN.

[NTE:EL0508] Nb Top level modules: 4.

[NTE:EL0509] Max instance depth: 6.

[NTE:EL0510] Nb instances: 42.

[NTE:EL0511] Nb leaf instances: 3.

[ERR:EL0514] src/tb/scr1_top_tb_axi.sv:35: Undefined variable: SCR1_IRQ_LINES_NUM.

[ERR:EL0514] src/top/scr1_top_axi.sv:37: Undefined variable: SCR1_IRQ_LINES_NUM.

[ERR:EL0514] src/core/scr1_core_top.sv:43: Undefined variable: SCR1_IRQ_LINES_NUM.

[ERR:EL0514] src/core/scr1_core_top.sv:99: Undefined variable: SCR1_DBG_DMI_CH_ID_WIDTH.

[ERR:EL0514] src/core/scr1_core_top.sv:107: Undefined variable: SCR1_DBG_DMI_CH_ID_WIDTH.

[ERR:EL0514] src/core/scr1_core_top.sv:116: Undefined variable: SCR1_DBG_DMI_ADDR_WIDTH.

[ERR:EL0514] src/core/scr1_core_top.sv:117: Undefined variable: SCR1_DBG_DMI_DATA_WIDTH.

[ERR:EL0514] src/core/scr1_core_top.sv:119: Undefined variable: SCR1_DBG_DMI_DATA_WIDTH.

[ERR:EL0514] src/core/scr1_core_top.sv:148: Undefined variable: SCR1_HDU_PBUF_ADDR_WIDTH.

[ERR:EL0514] src/core/scr1_core_top.sv:149: Undefined variable: SCR1_HDU_PBUF_ADDR_WIDTH.

[ERR:EL0514] src/core/scr1_core_top.sv:150: Undefined variable: SCR1_HDU_CORE_INSTR_WIDTH.

[ERR:EL0514] src/core/scr1_core_top.sv:156: Undefined variable: SCR1_HDU_DATA_REG_WIDTH.

[ERR:EL0514] src/core/scr1_core_top.sv:157: Undefined variable: SCR1_HDU_DATA_REG_WIDTH.

[ERR:EL0514] src/core/scr1_core_top.sv:160: Undefined variable: SCR1_HDU_DATA_REG_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_top.sv:62: Undefined variable: SCR1_HDU_PBUF_ADDR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_top.sv:63: Undefined variable: SCR1_HDU_CORE_INSTR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_top.sv:76: Undefined variable: SCR1_IRQ_LINES_NUM.

[ERR:EL0514] src/pipeline/scr1_pipe_top.sv:154: Undefined variable: SCR1_CSR_ADDR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_top.sv:187: Undefined variable: SCR1_CSR_ADDR_TDU_OFFS_W.

[ERR:EL0514] src/pipeline/scr1_pipe_top.sv:196: Undefined variable: SCR1_CSR_ADDR_TDU_OFFS_W.

[ERR:EL0514] src/pipeline/scr1_pipe_top.sv:202: Undefined variable: SCR1_TDU_ALLTRIG_NUM.

[ERR:EL0514] src/pipeline/scr1_pipe_top.sv:203: Undefined variable: SCR1_TDU_MTRIG_NUM.

[ERR:EL0514] src/pipeline/scr1_pipe_top.sv:207: Undefined variable: SCR1_TDU_ALLTRIG_NUM.

[ERR:EL0514] src/pipeline/scr1_pipe_top.sv:213: Undefined variable: SCR1_TDU_ALLTRIG_NUM.

[ERR:EL0514] src/pipeline/scr1_pipe_top.sv:223: Undefined variable: SCR1_HDU_DEBUGCSR_ADDR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_top.sv:231: Undefined variable: SCR1_HDU_DEBUGCSR_ADDR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_top.sv:251: Undefined variable: SCR1_HDU_CORE_INSTR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_ifu.sv:34: Undefined variable: SCR1_HDU_CORE_INSTR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_exu.sv:51: Undefined variable: SCR1_CSR_ADDR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_exu.sv:106: Undefined variable: SCR1_TDU_ALLTRIG_NUM.

[ERR:EL0514] src/pipeline/scr1_pipe_exu.sv:110: Undefined variable: SCR1_TDU_MTRIG_NUM.

[ERR:EL0514] src/pipeline/scr1_pipe_exu.sv:112: Undefined variable: SCR1_TDU_ALLTRIG_NUM.

[ERR:EL0514] src/pipeline/scr1_pipe_csr.sv:31: Undefined variable: SCR1_CSR_ADDR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_csr.sv:81: Undefined variable: SCR1_HDU_DEBUGCSR_ADDR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_csr.sv:91: Undefined variable: SCR1_CSR_ADDR_TDU_OFFS_W.

[ERR:EL0514] src/pipeline/scr1_pipe_csr.sv:124: Undefined variable: SCR1_CSR_MTVEC_BASE_ZERO_BITS.

[ERR:EL0514] src/pipeline/scr1_pipe_csr.sv:132: Undefined variable: SCR1_CSR_COUNTERS_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_csr.sv:133: Undefined variable: SCR1_CSR_COUNTERS_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_csr.sv:134: Undefined variable: SCR1_CSR_COUNTERS_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_csr.sv:138: Undefined variable: SCR1_CSR_COUNTERS_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_csr.sv:139: Undefined variable: SCR1_CSR_COUNTERS_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_csr.sv:140: Undefined variable: SCR1_CSR_COUNTERS_WIDTH.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:19: Undefined variable: SCR1_IRQ_LINES_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:123: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:124: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:125: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:126: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:127: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:128: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:129: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:130: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:132: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:135: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:136: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:137: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:139: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:140: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:143: Undefined variable: SCR1_IRQ_VECT_WIDTH.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:144: Undefined variable: SCR1_IRQ_IDX_WIDTH.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:145: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:154: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_ipic.sv:323: Undefined variable: SCR1_IRQ_VECT_NUM.

[ERR:EL0514] src/pipeline/scr1_pipe_tdu.sv:21: Undefined variable: SCR1_CSR_ADDR_TDU_OFFS_W.

[ERR:EL0514] src/pipeline/scr1_pipe_tdu.sv:22: Undefined variable: SCR1_TDU_DATA_W.

[ERR:EL0514] src/pipeline/scr1_pipe_tdu.sv:23: Undefined variable: SCR1_TDU_DATA_W.

[ERR:EL0514] src/pipeline/scr1_pipe_tdu.sv:28: Undefined variable: SCR1_TDU_ALLTRIG_NUM.

[ERR:EL0514] src/pipeline/scr1_pipe_tdu.sv:34: Undefined variable: SCR1_TDU_MTRIG_NUM.

[ERR:EL0514] src/pipeline/scr1_pipe_tdu.sv:37: Undefined variable: SCR1_TDU_ALLTRIG_NUM.

[ERR:EL0514] src/pipeline/scr1_pipe_tdu.sv:47: Undefined variable: SCR1_TDU_DATA_W.

[ERR:EL0514] src/pipeline/scr1_pipe_tdu.sv:53: Undefined variable: SCR1_TDU_DATA_W.

[ERR:EL0514] src/pipeline/scr1_pipe_tdu.sv:81: Undefined variable: SCR1_TDU_ICOUNT_COUNT_HI.

[ERR:EL0514] src/pipeline/scr1_pipe_tdu.sv:81: Undefined variable: SCR1_TDU_ICOUNT_COUNT_LO.

[ERR:EL0514] src/pipeline/scr1_pipe_hdu.sv:26: Undefined variable: SCR1_HDU_DEBUGCSR_ADDR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_hdu.sv:39: Undefined variable: SCR1_HDU_PBUF_ADDR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_hdu.sv:40: Undefined variable: SCR1_HDU_CORE_INSTR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_hdu.sv:84: Undefined variable: SCR1_HDU_CORE_INSTR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_hdu.sv:141: Undefined variable: SCR1_HDU_PBUF_ADDR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_hdu.sv:142: Undefined variable: SCR1_HDU_PBUF_ADDR_WIDTH.

[ERR:EL0514] src/pipeline/scr1_pipe_hdu.sv:164: Undefined variable: SCR1_HDU_DCSR_CAUSE_BIT_L.

[ERR:EL0514] src/pipeline/scr1_pipe_hdu.sv:165: Undefined variable: SCR1_HDU_DCSR_CAUSE_BIT_R.

[ERR:EL0514] src/core/scr1_tapc.sv:26: Undefined variable: SCR1_DBG_DMI_CH_ID_WIDTH.

[ERR:EL0514] src/core/scr1_tapc.sv:47: Undefined variable: SCR1_TAP_INSTRUCTION_WIDTH.

[ERR:EL0514] src/core/scr1_tapc.sv:48: Undefined variable: SCR1_TAP_INSTRUCTION_WIDTH.

[ERR:EL0514] src/core/scr1_tapc.sv:49: Undefined variable: SCR1_TAP_INSTRUCTION_WIDTH.

[ERR:EL0514] src/core/scr1_tapc.sv:59: Undefined variable: SCR1_TAP_DR_BLD_ID_WIDTH.

[ERR:EL0514] src/core/scr1_tapc.sv:60: Undefined variable: SCR1_TAP_DR_IDCODE_WIDTH.

[ERR:EL0514] src/core/scr1_tapc_synchronizer.sv:28: Undefined variable: SCR1_DBG_DMI_CH_ID_WIDTH.

[ERR:EL0514] src/core/scr1_tapc_synchronizer.sv:29: Undefined variable: SCR1_DBG_DMI_CH_ID_WIDTH.

[ERR:EL0514] src/core/scr1_dmi.sv:18: Undefined variable: SCR1_DBG_DMI_CH_ID_WIDTH.

[ERR:EL0514] src/core/scr1_dmi.sv:27: Undefined variable: SCR1_DBG_DMI_DATA_WIDTH.

[ERR:EL0514] src/core/scr1_dmi.sv:31: Undefined variable: SCR1_DBG_DMI_ADDR_WIDTH.

[ERR:EL0514] src/core/scr1_dmi.sv:32: Undefined variable: SCR1_DBG_DMI_DATA_WIDTH.

[ERR:EL0514] src/core/scr1_dmi.sv:61: Undefined variable: SCR1_DBG_DMI_DATA_WIDTH.

[ERR:EL0514] src/core/scr1_dmi.sv:64: Undefined variable: SCR1_DBG_DMI_DR_DMI_ACCESS_WIDTH.

[ERR:EL0514] src/core/scr1_dmi.sv:65: Undefined variable: SCR1_DBG_DMI_DR_DMI_ACCESS_WIDTH.

[ERR:EL0514] src/core/scr1_dmi.sv:66: Undefined variable: SCR1_DBG_DMI_DR_DMI_ACCESS_WIDTH.

[ERR:EL0514] src/core/scr1_dm.sv:20: Undefined variable: SCR1_DBG_DMI_ADDR_WIDTH.

[ERR:EL0514] src/core/scr1_dm.sv:21: Undefined variable: SCR1_DBG_DMI_DATA_WIDTH.

[ERR:EL0514] src/core/scr1_dm.sv:23: Undefined variable: SCR1_DBG_DMI_DATA_WIDTH.

[ERR:EL0514] src/core/scr1_dm.sv:41: Undefined variable: SCR1_HDU_PBUF_ADDR_WIDTH.

[ERR:EL0514] src/core/scr1_dm.sv:42: Undefined variable: SCR1_HDU_CORE_INSTR_WIDTH.

[ERR:EL0514] src/core/scr1_dm.sv:103: Undefined variable: SCR1_DBG_ABSTRACTCS_CMDERR_HI.

[ERR:EL0514] src/core/scr1_dm.sv:104: Undefined variable: SCR1_DBG_ABSTRACTCS_CMDERR_LO.

[ERR:EL0514] src/core/scr1_dm.sv:172: Undefined variable: SCR1_DBG_COMMAND_TYPE_HI.

[ERR:EL0514] src/core/scr1_dm.sv:172: Undefined variable: SCR1_DBG_COMMAND_TYPE_LO.

[ERR:EL0514] src/core/scr1_dm.sv:178: Undefined variable: SCR1_DBG_COMMAND_ACCESSREG_REGNO_HI.

[ERR:EL0514] src/core/scr1_dm.sv:185: Undefined variable: SCR1_DBG_COMMAND_ACCESSREG_SIZE_HI.

[ERR:EL0514] src/core/scr1_dm.sv:186: Undefined variable: SCR1_DBG_COMMAND_ACCESSREG_SIZE_LO.

[ERR:EL0514] src/core/scr1_dm.sv:223: Undefined variable: SCR1_DBG_ABSTRACTCS_CMDERR_HI.

[ERR:EL0514] src/core/scr1_dm.sv:223: Undefined variable: SCR1_DBG_ABSTRACTCS_CMDERR_LO.

[ERR:EL0514] src/tb/scr1_memory_tb_axi.sv:20: Undefined variable: SCR1_IRQ_LINES_NUM.

Elaboration took 0.022s

==============
PROFILE
==============
Scan libraries took 0.000s
Preprocessing took 2.370s
PP SSL Parsing: 0.002 /home/alain/Surelog/build/bin/sv/builtin.sv
PP SSL Parsing: 0.012 src/pipeline/scr1_pipe_hdu.sv
PP SSL Parsing: 0.006 src/pipeline/scr1_pipe_tdu.sv
PP SSL Parsing: 0.004 src/pipeline/scr1_ipic.sv
PP SSL Parsing: 0.010 src/pipeline/scr1_pipe_csr.sv
PP SSL Parsing: 0.008 src/pipeline/scr1_pipe_exu.sv
PP SSL Parsing: 0.006 src/pipeline/scr1_pipe_ialu.sv
PP SSL Parsing: 0.012 src/pipeline/scr1_pipe_idu.sv
PP SSL Parsing: 0.008 src/pipeline/scr1_pipe_ifu.sv
PP SSL Parsing: 0.002 src/pipeline/scr1_pipe_lsu.sv
PP SSL Parsing: 0.000 src/pipeline/scr1_pipe_mprf.sv
PP SSL Parsing: 0.008 src/pipeline/scr1_pipe_top.sv
PP SSL Parsing: 0.002 src/core/primitives/scr1_reset_cells.sv
PP SSL Parsing: 0.000 src/core/primitives/scr1_cg.sv
PP SSL Parsing: 0.000 src/core/scr1_clk_ctrl.sv
PP SSL Parsing: 0.000 src/core/scr1_tapc_shift_reg.sv
PP SSL Parsing: 0.004 src/core/scr1_tapc.sv
PP SSL Parsing: 0.002 src/core/scr1_tapc_synchronizer.sv
PP SSL Parsing: 0.004 src/core/scr1_core_top.sv
PP SSL Parsing: 0.014 src/core/scr1_dm.sv
PP SSL Parsing: 0.002 src/core/scr1_dmi.sv
PP SSL Parsing: 0.004 src/core/scr1_scu.sv
PP SSL Parsing: 0.002 src/top/scr1_dmem_router.sv
PP SSL Parsing: 0.002 src/top/scr1_imem_router.sv
PP SSL Parsing: 0.002 src/top/scr1_dp_memory.sv
PP SSL Parsing: 0.002 src/top/scr1_tcm.sv
PP SSL Parsing: 0.002 src/top/scr1_timer.sv
PP SSL Parsing: 0.006 src/top/scr1_mem_axi.sv
PP SSL Parsing: 0.008 src/top/scr1_top_axi.sv
PP SSL Parsing: 0.006 src/pipeline/scr1_tracelog.sv
PP SSL Parsing: 0.004 src/tb/scr1_memory_tb_axi.sv
PP SSL Parsing: 0.006 src/tb/scr1_top_tb_axi.sv
Parsing took 28.658s
SLL Parsing: 0.080 ../../../build/tests/Scr1/slpp_all/work//home/alain/Surelog/build/bin/sv/builtin.sv
Cache saving: 0.004000
SLL Parsing: 5.498 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_hdu.sv
Cache saving: 0.008000
SLL Parsing: 1.720 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_tdu.sv
Cache saving: 0.006000
LL  Parsing: 1.954 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_ipic.sv
Cache saving: 0.006000
SLL Parsing: 0.510 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_csr.sv
Cache saving: 0.006000
SLL Parsing: 0.812 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_exu.sv
Cache saving: 0.004000
LL  Parsing: 2.668 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_ialu.sv
Cache saving: 0.006000
SLL Parsing: 1.124 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_idu.sv
Cache saving: 0.006000
SLL Parsing: 0.798 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_ifu.sv
Cache saving: 0.004000
LL  Parsing: 0.326 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_lsu.sv
Cache saving: 0.004000
SLL Parsing: 0.096 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_mprf.sv
Cache saving: 0.004000
SLL Parsing: 0.218 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_pipe_top.sv
Cache saving: 0.004000
SLL Parsing: 0.076 ../../../build/tests/Scr1/slpp_all/work/src/core/primitives/scr1_reset_cells.sv
Cache saving: 0.004000
SLL Parsing: 0.000 ../../../build/tests/Scr1/slpp_all/work/src/core/primitives/scr1_cg.sv
Cache saving: 0.004000
SLL Parsing: 0.000 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_clk_ctrl.sv
Cache saving: 0.004000
SLL Parsing: 0.182 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_tapc_shift_reg.sv
Cache saving: 0.004000
SLL Parsing: 0.412 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_tapc.sv
Cache saving: 0.004000
SLL Parsing: 0.098 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_tapc_synchronizer.sv
Cache saving: 0.004000
SLL Parsing: 0.024 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_core_top.sv
Cache saving: 0.004000
SLL Parsing: 1.044 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_dm.sv
Cache saving: 0.006000
SLL Parsing: 0.070 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_dmi.sv
Cache saving: 0.004000
SLL Parsing: 0.652 ../../../build/tests/Scr1/slpp_all/work/src/core/scr1_scu.sv
Cache saving: 0.004000
SLL Parsing: 0.080 ../../../build/tests/Scr1/slpp_all/work/src/top/scr1_dmem_router.sv
Cache saving: 0.004000
SLL Parsing: 0.014 ../../../build/tests/Scr1/slpp_all/work/src/top/scr1_imem_router.sv
Cache saving: 0.004000
SLL Parsing: 0.116 ../../../build/tests/Scr1/slpp_all/work/src/top/scr1_dp_memory.sv
Cache saving: 0.004000
SLL Parsing: 0.106 ../../../build/tests/Scr1/slpp_all/work/src/top/scr1_tcm.sv
Cache saving: 0.004000
SLL Parsing: 0.220 ../../../build/tests/Scr1/slpp_all/work/src/top/scr1_timer.sv
Cache saving: 0.004000
LL  Parsing: 1.788 ../../../build/tests/Scr1/slpp_all/work/src/top/scr1_mem_axi.sv
Cache saving: 0.006000
SLL Parsing: 0.150 ../../../build/tests/Scr1/slpp_all/work/src/top/scr1_top_axi.sv
Cache saving: 0.004000
SLL Parsing: 0.684 ../../../build/tests/Scr1/slpp_all/work/src/pipeline/scr1_tracelog.sv
Cache saving: 0.004000
LL  Parsing: 4.598 ../../../build/tests/Scr1/slpp_all/work/src/tb/scr1_memory_tb_axi.sv
Cache saving: 0.004000
SLL Parsing: 1.836 ../../../build/tests/Scr1/slpp_all/work/src/tb/scr1_top_tb_axi.sv
Cache saving: 0.004000
Compilation took 0.032s
Elaboration took 0.022s
Total time 31.228s
==============

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 172
[WARNING] : 36
[   NOTE] : 24

