!SESSION 2020-09-01 18:34:37.872 -----------------------------------------------
eclipse.buildId=2019.1
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64

This is a continuation of log file /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/.metadata/.bak_0.log
Created Time: 2020-09-01 18:35:30.405

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.405
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.416
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_hwicap_0_S_AXI_LITE": {"name": "axi_hwicap_0",
"base": "0x40200000",
"high": "0x4020FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_s_axi": {"name": "axi_ethernet_0",
"base": "0x40C00000",
"high": "0x40C0FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_dma_S_AXI_LITE": {"name": "axi_ethernet_0_dma",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ddr4_0_C0_DDR4_S_AXI_CTRL": {"name": "ddr4_0",
"base": "0x70000000",
"high": "0x700FFFFF",
"size": "1048576",
"slaveintf": "C0_DDR4_S_AXI_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x000FFFFF",
"size": "1048576",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"ddr4_0_C0_DDR4_S_AXI_C0_DDR4_ADDRESS_BLOCK": {"name": "ddr4_0",
"base": "0x80000000",
"high": "0xBFFFFFFF",
"size": "1073741824",
"slaveintf": "C0_DDR4_S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "C0_DDR4_ADDRESS_BLOCK",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0xC0000000",
"high": "0xC03FFFFF",
"size": "4194304",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.417
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.419
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.419
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.421
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.421
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.422
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.422
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.424
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.424
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.425
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.425
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.427
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.427
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.431
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.434
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.436
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.436
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.438
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.438
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.439
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.441
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.445
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.447
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.493
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.494
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.500
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.500
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.521
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:30.522
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.546
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.547
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.583
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.584
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.594
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.595
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.597
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.597
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.606
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.608
!MESSAGE XSCT Command: [version -server], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.610
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.610
!MESSAGE XSCT Command: [version], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.611
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.614
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.623
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.623
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.646
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:33.646
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:36.675
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:36.675
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:36.683
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:36.684
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:36.713
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:36.714
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:39.742
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:39.743
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:39.751
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:39.752
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:39.775
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:39.775
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:42.800
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:42.800
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:42.808
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:42.809
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:42.834
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:42.835
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.860
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.860
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.883
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.883
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.885
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.886
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.889
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.890
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.892
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.892
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.933
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.933
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.952
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.952
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.997
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:45.998
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:47.615
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:47.683
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:47.733
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:47.734
!MESSAGE XSCT Command: [con], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:35:47.739
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:48.328
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-78

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:48.335
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-78

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-01 18:39:49.334
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:49.335
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:49.342
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:49.343
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:49.362
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:49.363
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:49.369
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:49.370
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:49.393
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:49.393
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.418
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.418
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.453
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.453
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.456
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.457
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.458
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.459
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.466
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.466
!MESSAGE XSCT Command: [version -server], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.468
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.468
!MESSAGE XSCT Command: [version], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.469
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.469
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.479
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.479
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.508
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:52.509
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:55.534
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:55.535
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:55.543
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:55.543
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:55.566
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:55.566
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:58.591
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:58.592
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:58.602
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:58.603
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:58.624
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:39:58.625
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:01.649
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:01.650
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:01.658
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:01.658
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:01.679
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:01.680
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:04.705
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:04.705
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:04.730
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:04.730
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:04.731
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:04.732
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:04.733
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:04.734
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:04.769
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:04.770
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:04.786
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:04.787
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:04.827
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:04.827
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:06.433
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:06.467
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:06.522
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:06.523
!MESSAGE XSCT Command: [con], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 18:40:06.528
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:14.411
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-124

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:14.423
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-124

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-01 19:02:15.414
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:15.415
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:15.425
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:15.425
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:15.447
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:15.447
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:15.454
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:15.454
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:15.477
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:15.478
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.502
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.503
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.542
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.543
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.546
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.547
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.547
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.548
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.554
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.555
!MESSAGE XSCT Command: [version -server], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.556
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.557
!MESSAGE XSCT Command: [version], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.558
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.558
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.568
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.568
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.591
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:18.592
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:21.622
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:21.622
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:21.631
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:21.632
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:21.654
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:21.655
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:24.679
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:24.679
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:24.688
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:24.688
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:24.710
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:24.710
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:27.736
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:27.736
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:27.744
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:27.745
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:27.767
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:27.768
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:30.797
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:30.798
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:30.822
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:30.822
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:30.823
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:30.824
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:30.825
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:30.825
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:30.864
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:30.865
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:30.881
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:30.882
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:30.923
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:30.923
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:32.540
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:32.574
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:32.627
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:32.628
!MESSAGE XSCT Command: [con], Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-01 19:02:32.637
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-8

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 14:51:41.255
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-167

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 14:51:41.261
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-167
!SESSION 2020-09-02 16:48:55.982 -----------------------------------------------
eclipse.buildId=2019.1
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64

!ENTRY org.eclipse.ui 2 0 2020-09-02 16:49:37.807
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2020-09-02 16:49:37.807
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2020-09-02 16:49:38.549
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2020-09-02 16:49:38.549
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:49:47.620
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:49:47.621
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:49:47.629
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:49:47.630
!MESSAGE XSCT Command: [setws /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:49:47.717
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:49:47.718
!MESSAGE XSCT command with result: [setws /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211], Result: [null, ]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:49:47.739
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:49:51.287
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-5

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:06.844
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:06.846
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:06.846
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:06.848
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:06.849
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:06.860
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_0_bram": {"hier_name": "axi_bram_ctrl_0_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"axi_ethernet_0": {"hier_name": "axi_ethernet_0",
"type": "axi_ethernet",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_ethernet_0_dma": {"hier_name": "axi_ethernet_0_dma",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_hwicap_0": {"hier_name": "axi_hwicap_0",
"type": "axi_hwicap",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"ddr4_0": {"hier_name": "ddr4_0",
"type": "ddr4",
"version": "2.2",
"ip_type": "PERIPHERAL",
},
"ila_3": {"hier_name": "ila_3",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"jtag_axi_0": {"hier_name": "jtag_axi_0",
"type": "jtag_axi",
"version": "1.2",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_ddr4_0_100M": {"hier_name": "rst_ddr4_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ddr4_0_300M": {"hier_name": "rst_ddr4_0_300M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"xlconstant_1": {"hier_name": "xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:06.863
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:06.865
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, {"device": "xcvu37p",
"family": "virtexuplusHBM",
"timestamp": "Tue Aug  4 15:03:47 2020",
"vivado_version": "2019.1",
"part": "xcvu37p-fsvh2892-2L-e",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:06.865
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:06.866
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:08.677
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:08.680
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:08.681
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:08.683
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:08.683
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:54:08.685
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY ilg.gnuarmeclipse.packs.data 4 1 2020-09-02 16:54:15.453
!MESSAGE File .repos.xml does not exist, using defaults.

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:03.704
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.core.CommandLauncher.printCommandLine(CommandLauncher.java:287)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:250)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.091
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.096
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.098
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.101
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.106
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.109
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.139
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.142
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.147
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.150
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.153
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.155
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.158
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.161
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.164
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.168
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.171
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.174
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.177
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.180
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.267
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.270
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.273
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.276
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.277
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.564
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.568
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.572
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.573
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.911
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.914
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:04.916
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:05.439
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:05.440
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:05.440
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:05.669
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:05.673
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:05.673
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:05.920
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:05.924
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:05.925
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.256
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.259
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.259
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.368
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.368
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.368
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.369
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.371
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.371
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.372
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.594
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.597
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.598
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.814
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.816
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.817
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.865
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.867
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:06.868
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:07.156
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:07.160
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:07.162
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:09.932
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:09.934
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:09.934
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:09.934
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.084
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.085
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.086
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.086
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.142
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.142
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.143
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.143
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.144
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.144
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.145
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.146
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.147
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.147
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.148
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.149
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.150
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.150
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.151
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.151
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.152
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.154
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.154
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.154
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.156
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.156
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.157
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.157
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.159
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.160
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.160
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.160
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.161
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.161
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.163
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.163
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.163
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.165
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.165
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.165
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.166
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.167
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.168
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.168
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.169
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.169
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.170
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.171
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.172
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.172
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.173
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.174
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.174
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.175
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.176
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.176
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.177
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.242
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.244
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.246
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.480
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.processLine(ConsoleOutputSniffer.java:178)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.access$0(ConsoleOutputSniffer.java:174)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.checkLine(ConsoleOutputSniffer.java:99)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.write(ConsoleOutputSniffer.java:58)
	at java.io.OutputStream.write(OutputStream.java:75)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.run(ProcessClosure.java:57)

!ENTRY org.eclipse.cdt.core 4 0 2020-09-02 16:55:10.521
!MESSAGE Error
!STACK 0
java.lang.NullPointerException
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer.closeConsoleOutputStream(ConsoleOutputSniffer.java:160)
	at org.eclipse.cdt.internal.core.ConsoleOutputSniffer$ConsoleOutputStream.close(ConsoleOutputSniffer.java:68)
	at org.eclipse.cdt.internal.core.ProcessClosure$ReaderThread.close(ProcessClosure.java:98)
	at org.eclipse.cdt.internal.core.ProcessClosure.isAlive(ProcessClosure.java:193)
	at org.eclipse.cdt.core.CommandLauncher.waitAndRead(CommandLauncher.java:259)
	at org.eclipse.cdt.internal.core.BuildRunnerHelper.build(BuildRunnerHelper.java:273)
	at org.eclipse.cdt.make.core.MakeBuilder.invokeMake(MakeBuilder.java:219)
	at org.eclipse.cdt.make.core.MakeBuilder.build(MakeBuilder.java:108)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:735)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:206)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:246)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:301)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:304)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:360)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:383)
	at org.eclipse.core.internal.events.AutoBuildJob.doBuild(AutoBuildJob.java:144)
	at org.eclipse.core.internal.events.AutoBuildJob.run(AutoBuildJob.java:235)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-02 16:57:31.436
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.440
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.444
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.445
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.734
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_bram_ctrl_0": {},
"axi_ethernet_0": {"RESET_AND_ADDRESS_FILTER_REG": {"description": "Reset and Address Filter Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"MCSTREJ": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reject Receive Multicast Destination Address.
  0  Accept receive multicast destination address Ethernet frames that meet address filtering specified in FMI register and/or the multicast address table.
  1  Reject all receive multicast destination address Ethernet frames regardless of FMI register and multicast address table.For each I/O bit programmed as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BCSTREJ": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Reject Receive Broadcast Destination Address.
  0  Accept receive broadcast destination address Ethernet frames.
  1  Reject all receive broadcast destination address Ethernet frames. This is the only method available for blocking broadcast Ethernet frames.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXVTAGMODE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "2",
"desc": "Transmit VLAN Tag Mode.
  00  No VLAN tags are added to transmit frames.
  01  VLAN tags are added to all transmit frames.
  10  VLAN tags are added to all transmit frames that already have a VLAN tag.
  11  VLAN tags are added to select transmit frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXVTAGMODE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "2",
"desc": "Receive VLAN Tag Mode.
  00  No VLAN tags are added to receive frames.
  01  VLAN tags are added to all receive frames.
  10  VLAN tags are added to all receive frames that already have a VLAN tag.
  11  VLAN tags are added to select receive frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXVSTRPMODE": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "2",
"desc": "Transmit VLAN Strip Mode.
  00  No VLAN tags are stripped to transmit frames.
  01  One VLAN tag is stripped from all transmit frames that have VLAN tags.
  10  Reserved.
  11  One VLAN tag is stripped from select transmit frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXVSTRPMODE": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "2",
"desc": "Receive VLAN Strip Mode.
  00  No VLAN tags are stripped to receive frames.
  01  One VLAN tag is stripped from all receive frames that have VLAN tags.
  10  Reserved.
  11  One VLAN tag is stripped from select receive frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"NEWFNCENBL": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "New Functions Enable.
  0  Disable new functions.
  1  Enable new functions if present.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EMULTIFLTRENBL": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Enhanced Multicast Filter Enable.
  0  Disable enhanced multicast address filtering mode.
  1  Enable enhanced multicast address filtering mode if present.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXBADFRMEN": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Bad Frame Enable.
  0  Normal operation, bad frames are rejected.
  1  Bad frames are accepted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMIT_PAUSE_FRAME_REG": {"description": "Transmit Pause Frame Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"TPFV": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Transmit Pause Frame Value.
  These bits denote the value of the transmit pause frame pause time in units of 512 bit times. If enabled by the FCC register, writing a value into this register initiates the transmission of a single pause frame with the pause value defined in this field.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMIT_IFG_ADJUST_REG": {"description": "Transmit Inter Frame Gap Adjustment Register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"IFGP0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Transmit Inter Frame Gap Adjustment Value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTERRUPT_STATUS_REG": {"description": "Interrupt Status Register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"HARDACSCMPLT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Hard register Access Complete.
  0  Hard register access is not complete.
  1  Hard register access is complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AUTONEG": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Auto-Negotiation Complete.
  0  auto-negotiation not complete.
  1  auto-negotiation complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXCMPLT": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete.
  0  no frame received.
  1  frame received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXRJECT": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Frame Rejected.
  0  no receive frame rejected.
  1  receive frame was rejected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXMEMOVR": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Memory Overrun.
  0  normal operation, no overflow occurred.
  1  receive Memory overflow occurred and data was lost.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXCMPLT": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete.
  0  no frame transmitted.
  1  frame transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDCMLOCK": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive DCM Lock.
  0  RX digital clock manager (DCM) not locked.
  1  RX DCM Locked.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MGTRDY": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Serial Transceiver Ready.
  0  Serial transceiver / TEMAC not ready.
  1  Serial transceiver / TEMAC ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYRSTCMPLT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Reset Complete.
  0  PHY not ready.
  1  PHY ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTERRUPT_PENDING_REG": {"description": "Interrupt Pending Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"HARDACSCMPLT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Hard register Access Complete.
  0  Hard register access is not complete.
  1  Hard register access is complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AUTONEG": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Auto-Negotiation Complete.
  0  auto-negotiation not complete.
  1  auto-negotiation complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXCMPLT": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete.
  0  no frame received.
  1  frame received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXRJECT": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Frame Rejected.
  0  no receive frame rejected.
  1  receive frame was rejected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXMEMOVR": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Memory Overrun.
  0  normal operation, no overflow occurred.
  1  receive Memory overflow occurred and data was lost.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXCMPLT": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete.
  0  no frame transmitted.
  1  frame transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDCMLOCK": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive DCM Lock.
  0  RX digital clock manager (DCM) not locked.
  1  RX DCM Locked.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MGTRDY": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MGT Ready.
  0  Serial transceiver / TEMAC not ready.
  1  Serial transceiver / TEMAC ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYRSTCMPLT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Reset Complete.
  0  PHY not ready.
  1  PHY ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTERRUPT_ENABLE_REG": {"description": "Interrupt Enable Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"HARDACSCMPLT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Hard register Access Complete.
  0  Hard register access is not complete.
  1  Hard register access is complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AUTONEG": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Auto-Negotiation Complete.
  0  auto-negotiation not complete.
  1  auto-negotiation complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXCMPLT": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete.
  0  no frame received.
  1  frame received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXRJECT": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Frame Rejected.
  0  no receive frame rejected.
  1  receive frame was rejected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXMEMOVR": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Memory Overrun.
  0  normal operation, no overflow occurred.
  1  receive Memory overflow occurred and data was lost.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXCMPLT": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete.
  0  no frame transmitted.
  1  frame transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDCMLOCK": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive DCM Lock.
  0  RX digital clock manager (DCM) not locked.
  1  RX DCM Locked.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MGTRDY": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MGT Ready.
  0  Serial transceiver / TEMAC not ready.
  1  Serial transceiver / TEMAC ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYRSTCMPLT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Reset Complete.
  0  PHY not ready.
  1  PHY ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMIT_VLAN_TAG_REG": {"description": "Transmit VLAN Tag Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"VID": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "VLAN identifier.
  Uniquely identifies the VLAN to which the frame belongs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CFI": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Canonical Format Indicator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PRIORITY": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "3",
"desc": "User Priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Tag Protocol Identifier.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RECEIVE_VLAN_TAG_REG": {"description": "Receive VLAN Tag Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"VID": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "VLAN identifier.
  Uniquely identifies the VLAN to which the frame belongs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CFI": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Canonical Format Indicator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PRIORITY": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "3",
"desc": "User Priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Tag Protocol Identifier.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_LOWER_REG": {"description": "Unicast Address Word Lower Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"UNICASTADDR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Unicast Address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_UPPER_REG": {"description": "Unicast Address Word Upper Register",
"address_offset": "0x24",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"UNICASTADDR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Unicast Address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VLAN_TPID_WORD0_REG": {"description": "VLAN TPID Word 0 Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"TPID0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 0.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 1.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VLAN_TPID_WORD1_REG": {"description": "VLAN TPID Word 1 Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"TPID2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 2.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID3": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 3.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PCS_PMA_TEMAC_STATUS_REG": {"description": "PCS PMA TEMAC Status Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"LINKSTATUS": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Link Status.
  0  No Link.
  1  Link is up.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LINKSYNC": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Link Synchronization.
  0  Synchronization failed.
  1  Synchronization obtained.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RUDI_C": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RUDI(/C/).
  0  /C/ ordered sets(AN Configuration sequences) not there.
  1  Receiving /C/ ordered sets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RUDI_I": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "RUDI(/I/).
  0  /I/ ordered sets(Idles) not there.
  1  Receiving /I/ ordered sets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RUDI_INVLD": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "RUDI(/INVALID/).
  0  No invalid data.
  1  Receiving invalid data while receiving/C/ or/I/ ordered set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDISPERR": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Disparity Error.
  0  No running disparity error.
  1  Receiving running disparity error during the 8B/10B decoding function.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXNOTINTABLE": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Not In Table.
  0  No receive not in table error.
  1  Receiving code group which is not recognized from the 8B/10B coding tables.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYLINKSTATUS": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Link Status (SGMII only).   0  Indicates that it has not linked with its link partner.   1  Indicates that the PHY has obtained a link with its link partner. When operating in 1000BASE-X mode this bit remains Low and should be ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RMTFLTENC": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "Remote Fault Encoding (1000BASE-X only).   00  No error, link OK.   01 - Offline.   10 - Link failure.   11 - Auto-Negotiation error. This signal has no significance when the core is in SGMII mode with PHY side implementation and indicates 00.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPEED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "This signal indicates the speed negotiated and is only valid when Auto-Negotiation is enabled. The signal encoding is:   11 - Reserved.   10 - 1000 Mb/s.   01 - 100 Mb/s.   00  10 Mb/s.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DUPLEX": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the Duplex mode negotiated with the link partner.
  1 - Full-Duplex.
  0 - Half-Duplex.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RMTFLT": {"access": "read-only",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Remote Fault (1000BASE-X only)
  1 - Remote fault is detected.
  0 - No remote fault.
This signal has no significance in SGMII PHY mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RECEIVED_BYTES_COUNTER_WORD_0_REG": {"description": "Received Bytes Counter Word 0",
"address_offset": "0x200",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RECEIVED_BYTES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Received Bytes Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RECEIVED_BYTES_COUNTER_WORD_1_REG": {"description": "Received Bytes Counter Word 1",
"address_offset": "0x204",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RECEIVED_BYTES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Received Bytes Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMITTED_BYTES_COUNTER_WORD_0_REG": {"description": "Transmitted Bytes Counter Word 0",
"address_offset": "0x208",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TRANSMITTED_BYTES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmitted Bytes Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMITTED_BYTES_COUNTER_WORD_1_REG": {"description": "Transmitted Bytes Counter Word 1",
"address_offset": "0x20C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TRANSMITTED_BYTES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmitted Bytes Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNDERSIZE_FRAMES_COUNTER_WORD_0_REG": {"description": "Undersize Frames Counter Word 0",
"address_offset": "0x210",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"UNDERSIZE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Undersize Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNDERSIZE_FRAMES_COUNTER_WORD_1_REG": {"description": "Undersize Frames Counter Word 1",
"address_offset": "0x214",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"UNDERSIZE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Undersize Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAGMENT_FRAMES_COUNTER_WORD_0_REG": {"description": "Fragment Frames Counter Word 0",
"address_offset": "0x218",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"FRAGMENT_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Fragment Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAGMENT_FRAMES_COUNTER_WORD_1_REG": {"description": "Fragment Frames Counter Word 1",
"address_offset": "0x21C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"FRAGMENT_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Fragment Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_64BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 64-Byte Frames Counter Word 0",
"address_offset": "0x220",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_64BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 64-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_64BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 64-Byte Frames Counter Word 1",
"address_offset": "0x224",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_64BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 64-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_65_127_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 65-127-Byte Frames Counter Word 0",
"address_offset": "0x228",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_65_127_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 65-127-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_65_127_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 65-127-Byte Frames Counter Word 1",
"address_offset": "0x22C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_65_127_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 65-127-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_128_255_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 128-255-Byte Frames Counter Word 0",
"address_offset": "0x230",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_128_255_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 128-255-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_128_255_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 128-255-Byte Frames Counter Word 1",
"address_offset": "0x234",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_128_255_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 128-255-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_256_511_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 256-511-Byte Frames Counter Word 0",
"address_offset": "0x238",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_256_511_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 256-511-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_256_511_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 256-511-Byte Frames Counter Word 1",
"address_offset": "0x23C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_256_511_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 256-511-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 512-1023-Byte Frames Counter Word 0",
"address_offset": "0x240",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 512-1023-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 512-1023-Byte Frames Counter Word 1",
"address_offset": "0x244",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 512-1023-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 1024-Max Frames Size Byte Frames Counter Word 0",
"address_offset": "0x248",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 1024-Max Frames Size Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 1024-Max Frames Size Byte Frames Counter Word 1",
"address_offset": "0x24C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 1024-Max Frames Size Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_OVERSIZE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Oversize Frames Counter Word 0",
"address_offset": "0x250",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_OVERSIZE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Oversize Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_OVERSIZE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Oversize Frames Counter Word 1",
"address_offset": "0x254",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_OVERSIZE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Oversize Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_64BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 64-Byte Frames Counter Word 0",
"address_offset": "0x258",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_64BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 64-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_64BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 64-Byte Frames Counter Word 1",
"address_offset": "0x25C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_64BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 64-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_65_127_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 65-127-Byte Frames Counter Word 0",
"address_offset": "0x260",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_65_127_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 65-127-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_65_127_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 65-127-Byte Frames Counter Word 1",
"address_offset": "0x264",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_65_127_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 65-127-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_128_255_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 128-255-Byte Frames Counter Word 0",
"address_offset": "0x268",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_128_255_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 128-255-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_128_255_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 128-255-Byte Frames Counter Word 1",
"address_offset": "0x26C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_128_255_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 128-255-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_256_511_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 256-511-Byte Frames Counter Word 0",
"address_offset": "0x270",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_256_511_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 256-511-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_256_511_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 256-511-Byte Frames Counter Word 1",
"address_offset": "0x274",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_256_511_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 256-511-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 512-1023-Byte Frames Counter Word 0",
"address_offset": "0x278",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 512-1023-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 512-1023-Byte Frames Counter Word 1",
"address_offset": "0x27C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 512-1023-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 1024-Max Frames Size Byte Frames Counter Word 0",
"address_offset": "0x280",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 1024-Max Frames Size Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 1024-Max Frames Size Byte Frames Counter Word 1",
"address_offset": "0x284",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 1024-Max Frames Size Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_OVERSIZE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Oversize Frames Counter Word 0",
"address_offset": "0x288",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_OVERSIZE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Oversize Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_OVERSIZE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Oversize Frames Counter Word 1",
"address_offset": "0x28C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_OVERSIZE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Oversize Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Frames Counter Word 0",
"address_offset": "0x290",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Frames Counter Word 1",
"address_offset": "0x294",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_0_REG": {"description": "RX Frame Check Sequence Errors Counter Word 0",
"address_offset": "0x298",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Frame Check Sequence Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_1_REG": {"description": "RX Frame Check Sequence Errors Counter Word 1",
"address_offset": "0x29C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Frame Check Sequence Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Broadcast Frames Counter Word 0",
"address_offset": "0x2A0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Broadcast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Broadcast Frames Counter Word 1",
"address_offset": "0x2A4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Broadcast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Multicast Frames Counter Word 0",
"address_offset": "0x2A8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Multicast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Multicast Frames Counter Word 1",
"address_offset": "0x2AC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Multicast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Control Frames Counter Word 0",
"address_offset": "0x2B0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Control Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Control Frames Counter Word 1",
"address_offset": "0x2B4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Control Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_0_REG": {"description": "RX Length/Type Out of Range Errors Counter Word 0",
"address_offset": "0x2B8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Length/Type Out of Range Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_1_REG": {"description": "RX Length/Type Out of Range Errors Counter Word 1",
"address_offset": "0x2BC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Length/Type Out of Range Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good VLAN Tagged Frames Counter Word 0",
"address_offset": "0x2C0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good VLAN Tagged Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good VLAN Tagged Frames Counter Word 1",
"address_offset": "0x2C4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good VLAN Tagged Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Pause Frames Counter Word 0",
"address_offset": "0x2C8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Pause Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Pause Frames Counter Word 1",
"address_offset": "0x2CC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Pause Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Bad Opcode Frames Counter Word 0",
"address_offset": "0x2D0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Bad Opcode Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Bad Opcode Frames Counter Word 1",
"address_offset": "0x2D4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Bad Opcode Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Frames Counter Word 0",
"address_offset": "0x2D8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Frames Counter Word 1",
"address_offset": "0x2DC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Broadcast Frames Counter Word 0",
"address_offset": "0x2E0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Broadcast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Broadcast Frames Counter Word 1",
"address_offset": "0x2E4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Broadcast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Multicast Frames Counter Word 0",
"address_offset": "0x2E8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Multicast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Multicast Frames Counter Word 1",
"address_offset": "0x2EC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Multicast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_UNDERRUN_ERRORS_COUNTER_WORD_0_REG": {"description": "TX Underrun Errors Counter Word 0",
"address_offset": "0x2F0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_UNDERRUN_ERRORS_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Underrun Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_UNDERRUN_ERRORS_COUNTER_WORD_1_REG": {"description": "TX Underrun Errors Counter Word 1",
"address_offset": "0x2F4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_UNDERRUN_ERRORS_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Underrun Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Control Frames Counter Word 0",
"address_offset": "0x2F8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Control Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Control Frames Counter Word 1",
"address_offset": "0x2FC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Control Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good VLAN Frames Counter Word 0",
"address_offset": "0x300",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good VLAN Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good VLAN Frames Counter Word 1",
"address_offset": "0x304",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good VLAN Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Pause Frames Counter Word 0",
"address_offset": "0x308",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Pause Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Pause Frames Counter Word 1",
"address_offset": "0x30C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Pause Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Single Collision Frames Counter Word 0",
"address_offset": "0x310",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Single Collision Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Single Collision Frames Counter Word 1",
"address_offset": "0x314",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Single Collision Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Multiple Collision Frames Counter Word 0",
"address_offset": "0x318",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Multiple Collision Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Multiple Collision Frames Counter Word 1",
"address_offset": "0x31C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Multiple Collision Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_DEFERRED_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Deferred Frames Counter Word 0",
"address_offset": "0x320",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_DEFERRED_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Deferred Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_DEFERRED_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Deferred Frames Counter Word 1",
"address_offset": "0x324",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_DEFERRED_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Deferred Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_LATE_COLL_COUNTER_WORD_0_REG": {"description": "TX Late Collision Counter Word 0",
"address_offset": "0x328",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_LATE_COLL_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Late Collision Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_LATE_COLL_COUNTER_WORD_1_REG": {"description": "TX Late Collision Counter Word 1",
"address_offset": "0x32C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_LATE_COLL_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Late Collision Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_COLL_COUNTER_WORD_0_REG": {"description": "TX Excess Collision Counter Word 0",
"address_offset": "0x330",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_EXCESS_COLL_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Collision Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_COLL_COUNTER_WORD_1_REG": {"description": "TX Excess Collision Counter Word 1",
"address_offset": "0x334",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_EXCESS_COLL_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Collision Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_DEF_COUNTER_WORD_0_REG": {"description": "TX Excess Deferral Counter Word 0",
"address_offset": "0x338",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_EXCESS_DEF_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Deferral Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_DEF_COUNTER_WORD_1_REG": {"description": "TX Excess Deferral Counter Word 1",
"address_offset": "0x33C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_EXCESS_DEF_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Deferral Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_ALIGNMENT_ERR_COUNTER_WORD_0_REG": {"description": "RX Alignment Errors Counter Word 0",
"address_offset": "0x340",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_ALIGNMENT_ERR_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Alignment Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_ALIGNMENT_ERR_COUNTER_WORD_1_REG": {"description": "RX Alignment Errors Counter Word 1",
"address_offset": "0x344",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_ALIGNMENT_ERR_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Alignment Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_PFC_FRAMES_COUNTER_WORD_0_REG": {"description": "TX PFC Frames Counter Word 0",
"address_offset": "0x348",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_PFC_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX PFC Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_PFC_FRAMES_COUNTER_WORD_1_REG": {"description": "TX PFC Frames Counter Word 1",
"address_offset": "0x34C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_PFC_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX PFC Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_PFC_FRAMES_COUNTER_WORD_0_REG": {"description": "RX PFC Frames Counter Word 0",
"address_offset": "0x350",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_PFC_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX PFC Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_PFC_FRAMES_COUNTER_WORD_1_REG": {"description": "RX PFC Frames Counter Word 1",
"address_offset": "0x354",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_PFC_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX PFC Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_CONF_WORD_0_REG": {"description": "Pause frame MAC Source Address[31:0]",
"address_offset": "0x400",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"RX_CONF_WORD_0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Pause frame MAC Source Address[31:0].
  The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Address[47:0] as 0xFFEEDDCCBBAA.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_CONF_WORD_1_REG": {"description": "Receiver Configuration Word 1",
"address_offset": "0x404",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PAUSE_FRM_MAC_SA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause frame MAC Source Address[47:32].
  Refer the RX_CONF_WORD_0 register description.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTL_FRM_LEN_CHK_DISABLE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Control Frame Length Check Disable.
  When this bit is set to 1, the core does not mark control frames as bad if they are greater than the minimum frame length.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LT_ERR_CHK_DISABLE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Length/Type Error Check Disable.
  1 - Core does not perform the length/type field error checks.
  0 - Core performs the length/type field error checks. Normal operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HALF_DUPLEX": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Half Duplex.
  1 - Half Duplex.
  0 - Full Duplex.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VLAN_ENABLE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "VLAN Enable.
  When this bit is set to 1, VLAN tagged frames are accepted by the receiver.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_ENABLE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Receiver Enable.
  If set to 1, the receiver block is operational. If set to 0, the block ignores activity on the physical interface RX port.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"INBAND_FCS_ENBALE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "In-band FCS Enable.
  1 - MAC receiver passes the FCS field up to the client.
  0 - Client is not passed to the FCS.
In both cases, the FCS is verified on the frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"JUMBO_FRAME_ENBALE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Jumbo Frame Enable.
  1 - MAC receiver accepts frames over the specified IEEE 802.3-2008 maximum legal length.
  0 - MAC only accepts frames up to the specified maximum.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESET": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Reset.
  When this bit is set to 1, the receiver is reset. The bit then automatically reverts to 0. This reset also sets all of the receiver configuration registers to their default values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_CONF_WORD_0_REG": {"description": "Transmitter Configuration Word",
"address_offset": "0x408",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"IFG_ADJUST_ENABLE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Interframe Gap Adjust Enable.
  If 1, the transmitter reads the value on the port tx_ifg_delay at the start of frame transmission and adjusts the interframe gap following the frame accordingly. If 0, the transmitter outputs a minimum interframe gap of at least twelve clock cycles, as specified in IEEE 802.3-2008.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HALF_DUPLEX": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Half Duplex.
  1 - Half Duplex.
  0 - Full Duplex.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VLAN_ENABLE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "VLAN Enable.
  When this bit is set to 1, the transmitter recognizes the transmission of VLAN tagged frames.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_ENABLE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Enable.
  1 - Transmitter is operational.
  0 - Transmitter is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"INBAND_FCS_ENBALE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "In-band FCS Enable.
  1 - MAC transmitter expects the FCS field to be passed in by the client.
  0 - MAC transmitter appends padding as required, computes the FCS and appends it to the frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"JUMBO_FRAME_ENBALE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Jumbo Frame Enable.
  1 - MAC transmitter sends frames that are greater than the specified IEEE 802.3-2008 maximum legal length.
  0 - MAC only sends frames up to the specified maximum.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESET": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Reset.
  When this bit is set to 1, the transmitter is reset. The bit then automatically reverts to 0. This reset also sets all of the transmitter configuration registers to their default values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FLOW_CONTROL_CONF_WORD_REG": {"description": "Flow Control Configuration Word",
"address_offset": "0x40C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"RX_P0_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 0 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 0 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p0_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P1_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 1 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 1 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p1_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P2_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 2 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 2 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p2_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P3_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 3 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 3 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p3_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P4_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 4 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 4 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p4_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P5_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 5 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 5 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p5_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P6_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 6 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 6 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p6_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P7_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 7 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 7 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p7_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P0_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 0 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p0_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P1_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 1 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p1_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P2_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 2 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p2_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P3_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 3 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p3_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P4_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 4 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p4_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P5_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 5 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p5_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P6_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 6 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p6_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P7_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 7 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p7_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_AUTO_XON": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "TX Auto XON.
  Only present when the core has been generated with PFC support  this bit defaults to 0 if PFC is not supported. Send a flow control or PFC frame with the relevant quanta set to zero (XON frame) when the relevant, enabled pause request is dropped.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PFC_ENABLE_RX": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Priority pause flow control enable (RX).
  Only present when the core has been generated with PFC support. When this bit is 1, received PFC frames assert the relevant, enabled RX PFC tvalid outputs as described in Receiving a PFC Frame. When this bit is 0, received PFC frames are ignored and passed to the client. This mode should not be enabled at the same time as Flow Control (RX) (Bit[29]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PFC_ENABLE_TX": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Priority pause flow control enable (TX).
  Only present when the core has been generated with PFC support. When this bit is 1, asserting an enabled TX PFC tvalid signal results in a PFC frame being sent from the transmitter. When this bit is 0,the TX PFC tvalid inputs are ignored. This mode should not be enabled at the same time as Flow Control (TX) (Bit[30]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FLOW_CONTROL_ENABLE_RX": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Flow Control Enable (RX).
  When this bit is 1, received flow control frames inhibit the transmitter operation as described in Receiving a Pause Frame. When this bit is 0, received flow control frames are always passed up to the client. This mode should not be enabled at the same time as PFC (Bit[25]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FLOW_CONTROL_ENABLE_TX": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Flow Control Enable (TX).
  When this bit is 1, asserting the pause_req signal sends a flow control frame out from the transmitter as described in Transmitting a Pause Control Frame. When this bit is 0, asserting the pause_req signal has no effect. This mode should not be enabled at the same time as PFC (Bit[26]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MAC_SPEED_CONF_WORD_REG": {"description": "MAC Speed Configuration Word",
"address_offset": "0x410",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"MAC_SPEED_CONF": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "2",
"desc": "MAC Speed Configuration.
  00 - 10 Mb/s
  01 - 100 Mb/s
  10 - 1 Gb/s
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_MAC_FRAME_CONF_WORD_REG": {"description": "RX Max Frame Configuration Word",
"address_offset": "0x414",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"RX_MAX_FRAME_LENGTH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "RX Max Frame Length.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_MAX_FRAME_ENABLE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "RX Max Frame Enable.
  When Low, the MAC assumes use of the standard 1518/1522 depending upon the setting of VLAN enable. When High, the MAC allows frames up to RX Max Frame Length irrespective of the value of VLAN enable. If Jumbo Enable is set then this register has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_MAC_FRAME_CONF_WORD_REG": {"description": "TX Max Frame Configuration Word",
"address_offset": "0x418",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"TX_MAX_FRAME_LENGTH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "TX Max Frame Length.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_MAX_FRAME_ENABLE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "TX Max Frame Enable.
  When Low the MAC assumes use of the standard 1518/1522 depending upon the setting of VLAN enable. When High the MAC allows frames up to TX Max Frame Length irrespective of the value of VLAN enable. If Jumbo Enable is set then this register has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_TIMESTAMP_ADJUST_CONTROL_REG": {"description": "Transmitter Timestamp Adjust Control Register",
"address_offset": "0x41C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"TX_LATENCY_ADJUST": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "TX latency adjust value.
  In ToD mode: This value is in units of nanoseconds and is initialized to reflect the delay following the timestamping position through the MAC, 1000BASE-X FPGA logic, and GTX transceiver components.
  In Correction Field Format: The default value is 387ns decimal value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_TS_CORRECTION_ENABLE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Transmitter Timestamp Correction Enable.
  0 - Transmitter timestamp is not adjusted.
  1 - Transmitter timestamp is adjusted by the TX latency adjust value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_0_QUANTA_REFRESH_REG": {"description": "Priority 0 Quanta/Refresh Register",
"address_offset": "0x480",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 0 value.
  This register is only present when PFC is enabled at core customization time. When enabled, this register sets the quanta value to be inserted in the PFC frame for this priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 0 refresh value.
  This register is only present when PFC is enabled at the core customization time. When enabled, this register controls how frequently a PF quanta is refreshed by the transmission of a new PFC frame. When a refresh occurs, all currently active (TX PFC tvalid is High and enabled) priorities are refreshed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_1_QUANTA_REFRESH_REG": {"description": "Priority 1 Quanta/Refresh Register",
"address_offset": "0x484",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 1 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 1 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_2_QUANTA_REFRESH_REG": {"description": "Priority 2 Quanta/Refresh Register",
"address_offset": "0x488",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 2 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 2 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_3_QUANTA_REFRESH_REG": {"description": "Priority 3 Quanta/Refresh Register",
"address_offset": "0x48C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 3 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 3 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_4_QUANTA_REFRESH_REG": {"description": "Priority 4 Quanta/Refresh Register",
"address_offset": "0x490",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 4 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 4 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_5_QUANTA_REFRESH_REG": {"description": "Priority 5 Quanta/Refresh Register",
"address_offset": "0x494",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 5 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 5 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_6_QUANTA_REFRESH_REG": {"description": "Priority 6 Quanta/Refresh Register",
"address_offset": "0x498",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta value 6.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 6 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_7_QUANTA_REFRESH_REG": {"description": "Priority 7 Quanta/Refresh Register",
"address_offset": "0x49C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 7 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 7 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LEGACY_PAUSE_REFRESH_REG": {"description": "Legacy Pause Refresh Register",
"address_offset": "0x4A0",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PAUSE_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta refresh value.
  This register is only present when PFC is enabled at the core customization time. When PFC is supported, the 802.3 pause request can also support XON/XOFF Extended Functionality. This controls the frequency of the automatic pause refresh.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ID_REG": {"description": "ID Register",
"address_offset": "0x4F8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"PATCH_LEVEL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Patch Level.
  0 - No patch.
  1 - Rev1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MINOR_REV": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Minor Rev.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MAJOR_REV": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Minor Rev.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ABILITY_REG": {"description": "Ability Register",
"address_offset": "0x4FC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"10M_ABILITY": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "10M Ability.
  If set, the core is 10M capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"100M_ABILITY": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "100M Ability.
  If set, the core is 100M capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"1G_ABILITY": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1G Ability.
  If set, the core is 1G capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"2G5_ABILITY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "2.5G Ability.
  If set, the core is 2.5G capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STATISTICS_COUNTERS_AVAILABLE": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Statistics Counters available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HALF_DUPLEX_CAPABLE": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Half duplex capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FRAME_FILTER_AVAILABLE": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Frame filter available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PFC_SUPPORT": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "PFC Support.
  This bit indicates that the core has been generated with PFC support.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_SETUP_WORD_REG": {"description": "MDIO Setup Word",
"address_offset": "0x500",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"CLOCK_DIVIDE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Clock Divide.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MDIO_ENABLE": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO Enable.   1 - MDIO interface can be used to access attached PHY devices.    0 - MDIO interface is disabled and the MDIO signals remain inactive.  A write to this bit only takes effect if Clock Divide is set to a nonzero value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_CONTROL_WORD_REG": {"description": "MDIO Control Word",
"address_offset": "0x504",
"access": "",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO_READY": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO ready.
  When set the MDIO is enabled and ready for a new transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"INITIATE": {"access": "write-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Initiate.
  Writing a 1 to this bit starts an MDIO transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_OP": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "2",
"desc": "TX_OP.
  01 - Write Access.
  10 - Read Access.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_REGAD": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "TX_REGAD.
  This controls the register address being accessed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_PHYAD": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "TX_PHYAD.
  This controls the PHY address being accessed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_WRITE_DATA_REG": {"description": "MDIO Write Data",
"address_offset": "0x508",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO WRITE_DATA": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO Write Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_READ_DATA_REG": {"description": "MDIO Read Data",
"address_offset": "0x50C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO READ_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "MDIO Read Data.
  Valid when MDIO ready is sampled High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MDIO_READY": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO Ready.
  This is a copy of Bit[7] of the MDIO Control Word.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_STATUS_REG": {"description": "Indicates the status of an interrupt.",
"address_offset": "0x600",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_PENDING_REG": {"description": "Indicates the pending status of an interrupt",
"address_offset": "0x610",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_ENABLE_REG": {"description": "Indicates the enable state of an interrupt. Writing a 1 to any bit enables that particular interrupt.",
"address_offset": "0x620",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_CLEAR_REG": {"description": "Writing a 1 to any bit of this register clears that particular interrupt.",
"address_offset": "0x630",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_0_REG": {"description": "Frame filter unicast address[31:0]",
"address_offset": "0x700",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"UNICAST_ADDRESS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Frame filter unicast address[31:0].
  This address is used by the MAC to match against the destination address of any incoming frames. The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Address[47:0] as 0xFFEEDDCCBBAA.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_1_REG": {"description": "Frame filter unicast address[47:32]",
"address_offset": "0x704",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"UNICAST_ADDRESS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Frame filter unicast address[47:32].
  See description for UNICAST_ADDRESS_WORD_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_CONTROL_REG": {"description": "Frame Filter Control",
"address_offset": "0x708",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_INDEX": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Filter Index.
  All frame filters are mapped to the same location with the filter index and AVB Select specifying which physical filter is to be accessed. When an AVB filter (bit[8] of the register) is being selected only indexes of 0-2 are allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AVB_SELECT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "AVB Select.
  If the AVB Endpoint is present this is used to indicate that the filter to be selected is one of the three dedicated filters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PROMISCUOUS_MODE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Promiscuous Mode.
  If this bit is set to 1, the frame filter is set to operate in promiscuous mode. All frames are passed to the receiver client regardless of the destination address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_ENABLE_REG": {"description": "Frame Filter Enable",
"address_offset": "0x70C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_ENABLE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Filter Enable.
  This enable relates to the physical frame filter pointed to by the Filter index and take the value of AVB Select into account. If clear, the filter passes all packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_3_0_REG": {"description": "Frame Filter Value",
"address_offset": "0x710",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  All filter value registers have the same format. The lower 31 bits of filter value, at address 0x710, relating to the filter at physical Frame Filter index, that is to be written to the address table. The value is ordered so that the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Filter Value[47:0] as 0xFFEEDDCCBBAA.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_7_4_REG": {"description": "Frame Filter Value",
"address_offset": "0x714",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_11_8_REG": {"description": "Frame Filter Value",
"address_offset": "0x718",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_15_12_REG": {"description": "Frame Filter Value",
"address_offset": "0x71C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_19_16_REG": {"description": "Frame Filter Value",
"address_offset": "0x720",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_23_20_REG": {"description": "Frame Filter Value",
"address_offset": "0x724",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_27_24_REG": {"description": "Frame Filter Value",
"address_offset": "0x728",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_31_28_REG": {"description": "Frame Filter Value",
"address_offset": "0x72C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_35_32_REG": {"description": "Frame Filter Value",
"address_offset": "0x730",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_39_36_REG": {"description": "Frame Filter Value",
"address_offset": "0x734",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_43_40_REG": {"description": "Frame Filter Value",
"address_offset": "0x738",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_47_44_REG": {"description": "Frame Filter Value",
"address_offset": "0x73C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_51_48_REG": {"description": "Frame Filter Value",
"address_offset": "0x740",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_55_52_REG": {"description": "Frame Filter Value",
"address_offset": "0x744",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_59_56_REG": {"description": "Frame Filter Value",
"address_offset": "0x748",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_63_60_REG": {"description": "Frame Filter Value",
"address_offset": "0x74C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x750",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  All mask value registers have the same format.
  If a mask bit is set to 1 then the corresponding bit of the Filter Value is compared by the frame filter. For example, if a basic Destination address comparison was desired then Bits[47:0] should be written to 1 and all other bits to 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_7_4_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x754",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_11_8_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x758",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_15_12_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x75C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_19_16_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x760",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_23_20_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x764",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_27_24_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x768",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_31_28_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x76C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_35_32_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x770",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_39_36_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x774",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_43_40_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x778",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_47_44_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x77C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_51_48_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x780",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_55_52_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x784",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_59_56_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x788",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_63_60_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x78C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_PTP_PKT_BUFFER_CTRL_REG": {"description": "TX PTP Packet Buffer Control Register",
"address_offset": "0x12000",
"access": "",
"size": "32",
"interface": "s_axi",
"fields": {"TX_SEND_FRAME_BITS": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "tx_send_frame Bits.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FRAME_WAITING_INDICATION": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "tx_frame_waiting Indication.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_PACKET": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "3",
"desc": "tx_packet.
  Indicates the number (block RAM bin position) of the most recently transmitted PTP packet.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_PTP_PKT_BUFFER_CTRL_REG": {"description": "RX PTP Packet Buffer Control Register",
"address_offset": "0x12004",
"access": "",
"size": "32",
"interface": "s_axi",
"fields": {"RX_CLEAR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "rx_clear.
  When written with a 1, forces the buffer to empty, in practice moving the write address to the same value as the read address. If read, always returns 0.tx_send_frame Bitstx_send_frame Bits.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_PACKET": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "rx_packet.
  Indicates the number (block RAM bin position) of the most recently received PTP packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_ARBITER_SEND_SLOPE_CTL_REG": {"description": "TX Arbiter Send Slope Control Register",
"address_offset": "0x1200C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_SEND_SLOPE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "20",
"desc": "Value of sendSlope.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_ARBITER_IDLE_SLOPE_CTL_REG": {"description": "TX Arbiter Idle Slope Control Register",
"address_offset": "0x12010",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_SEND_SLOPE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "20",
"desc": "Value of sendSlope.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_NANOSEC_FIELD_OFFSET_REG": {"description": "RTC Nanoseconds Field Offset",
"address_offset": "0x12800",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"OFFSET_NANOSEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "30",
"desc": "30-bit offset value for the RTC nanoseconds.
  Used by the microprocessor to initialize the RTC, then afterwards to perform the regular RTC corrections (when in slave mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_SEC_FIELD_OFFSET_BITS_31_0_REG": {"description": "Seconds Field Offset Bits[31:0]",
"address_offset": "0x12808",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"OFFSET_SEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "32-bit offset value for the RTC seconds field.
  Used by the microprocessor to initialize the RTC, then afterwards to perform the regular RTC corrections (when in slave mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_SEC_FIELD_OFFSET_BITS_47_32_REG": {"description": "Seconds Field Offset Bits[47:32]",
"address_offset": "0x1280C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"OFFSET_SEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "16-bit offset value for the RTC seconds field.
  Used by the microprocessor to initialize the RTC, then afterwards to perform the regular RTC corrections (when in slave mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_INCREMENT_VAL_REG": {"description": "RTC Increment Value Control Register",
"address_offset": "0x12810",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"NANOSEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "RTC Increment Value Control Register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CURRENT_RTC_NANOSEC_FIELD_VAL_REG": {"description": "Current RTC Nanoseconds Value",
"address_offset": "0x12814",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_RTC_NANOSEC_FIELD": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "30",
"desc": "Current Value of the synchronized RTC nanoseconds field.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CURRENT_RTC_SEC_FIELD_VAL_BITS_31_0_REG": {"description": "Current RTC Seconds Field Value Bits [31:0]",
"address_offset": "0x12818",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_RTC_SEC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Sampled Value of the synchronized RTC Seconds field (Bits[31:0]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CURRENT_RTC_SEC_FIELD_VAL_BITS_47_32_REG": {"description": "Current RTC Seconds Field Value Bits [47:32]",
"address_offset": "0x1281C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_RTC_SEC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Sampled Value of the synchronized RTC Seconds field (Bits[47:32]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_INTR_CLEAR_REG": {"description": "RTC Interrupt Clear Register",
"address_offset": "0x12820",
"access": "write-only",
"size": "32",
"interface": "s_axi",
"fields": {"CLEAR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "RTC Interrupt Clear Register.
  Write ANY value to Bit[0] of this register to clear the interrupt_ptp_timer Interrupt signal. This bit always returns 0 on read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_PHASE_ADJ_REG": {"description": "RTC Interrupt Clear Register",
"address_offset": "0x12824",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_RTC_NANOSEC_FIELD": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "30",
"desc": "RTC Phase Adjustment Register.
  ns value relating to the phase offset for all RTC derived timing signals (clk8k).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_ethernet_0_dma": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x08",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC_MSB": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x0C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC_MSB": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SG_CTL": {"description": "Scatter/Gather User and Cache Control Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"SG_CACHE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather Cache Control. Values written in this register reflect on the m_axi_sg_arcache and m_axi_sg_awcache signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SG_USER": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather User Control. Values written in this register reflect on the m_axi_sg_aruser and m_axi_sg_awuser signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x38",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). 
Buffer Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and so forth. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC_MSB": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x40",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel DMACR.RS bit is set to 0 (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. 
Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC_MSB": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_hwicap_0": {},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ddr4_0": {},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[6]": {"description": "Interrupt Vector Address Register 6",
"address_offset": "0x118",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 6 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[7]": {"description": "Interrupt Vector Address Register 7",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 7 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.757
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.771
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_hwicap_0_S_AXI_LITE": {"name": "axi_hwicap_0",
"base": "0x40200000",
"high": "0x4020FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_s_axi": {"name": "axi_ethernet_0",
"base": "0x40C00000",
"high": "0x40C0FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_dma_S_AXI_LITE": {"name": "axi_ethernet_0_dma",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ddr4_0_C0_DDR4_S_AXI_CTRL": {"name": "ddr4_0",
"base": "0x70000000",
"high": "0x700FFFFF",
"size": "1048576",
"slaveintf": "C0_DDR4_S_AXI_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x000FFFFF",
"size": "1048576",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"ddr4_0_C0_DDR4_S_AXI_C0_DDR4_ADDRESS_BLOCK": {"name": "ddr4_0",
"base": "0x80000000",
"high": "0xBFFFFFFF",
"size": "1073741824",
"slaveintf": "C0_DDR4_S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "C0_DDR4_ADDRESS_BLOCK",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0xC0000000",
"high": "0xC03FFFFF",
"size": "4194304",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.772
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.773
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.773
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.775
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.775
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.776
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.776
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.777
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.778
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.778
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.779
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.780
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.780
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.783
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.786
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.788
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.788
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.790
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.790
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.791
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.793
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.799
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.800
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.848
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.849
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.855
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.855
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.877
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:31.877
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.903
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.904
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.944
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.945
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.949
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.949
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.951
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.951
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.958
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.960
!MESSAGE XSCT Command: [version -server], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.962
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.962
!MESSAGE XSCT Command: [version], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.963
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.965
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.973
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.973
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.997
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:34.998
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:38.025
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:38.026
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:38.034
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:38.035
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:38.057
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:38.058
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:41.081
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:41.082
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:41.091
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:41.091
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:41.114
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:41.114
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:44.140
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:44.140
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:44.148
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:44.148
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:44.171
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:44.171
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.194
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.195
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.222
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.223
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.224
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.225
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.228
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.229
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.231
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.231
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.274
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.274
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.293
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.294
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.336
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:47.337
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:48.989
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:49.078
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:49.130
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:49.130
!MESSAGE XSCT Command: [con], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 16:57:49.136
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:01:59.533
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-89

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:01:59.543
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-89

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-02 17:02:00.538
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:00.539
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:00.546
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:00.547
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:00.568
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:00.569
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:00.581
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:00.581
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:00.603
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:00.603
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.628
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.629
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.669
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.669
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.672
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.673
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.674
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.674
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.681
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.681
!MESSAGE XSCT Command: [version -server], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.687
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.688
!MESSAGE XSCT Command: [version], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.688
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.689
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.699
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.699
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.722
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:03.723
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:06.748
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:06.749
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:06.756
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:06.757
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:06.783
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:06.784
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:09.809
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:09.809
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:09.817
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:09.817
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:09.842
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:09.843
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:12.868
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:12.869
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:12.877
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:12.877
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:12.904
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:12.904
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:15.932
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:15.932
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:15.956
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:15.957
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:15.958
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:15.959
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:15.961
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:15.961
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:16.007
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:16.008
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:16.024
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:16.025
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:16.068
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:16.068
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:17.704
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:17.751
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:17.804
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:17.805
!MESSAGE XSCT Command: [con], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:02:17.811
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:48.088
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-131

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:48.099
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-131

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-02 17:05:49.090
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:49.091
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:49.098
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:49.099
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:49.121
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:49.121
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:49.132
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:49.132
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:49.155
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:49.156
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.180
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.180
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.225
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.225
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.229
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.229
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.230
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.231
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.237
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.238
!MESSAGE XSCT Command: [version -server], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.245
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.245
!MESSAGE XSCT Command: [version], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.246
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.246
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.257
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.258
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.278
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:52.279
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:55.303
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:55.304
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:55.312
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:55.313
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:55.334
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:55.334
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:58.358
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:58.359
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:58.367
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:58.367
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:58.389
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:05:58.390
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:01.414
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:01.415
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:01.423
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:01.423
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:01.444
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:01.444
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:04.469
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:04.469
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:04.493
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:04.494
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:04.495
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:04.496
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:04.498
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:04.498
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:04.540
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:04.541
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:04.557
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:04.557
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:04.600
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:04.601
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:06.273
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:06.309
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:06.361
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:06.361
!MESSAGE XSCT Command: [con], Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:06:06.370
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:24.832
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-173

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:24.840
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-173

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-02 17:08:25.833
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:25.834
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:25.841
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:25.842
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:25.863
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:25.864
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:25.875
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:25.875
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:25.896
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:25.897
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.921
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.922
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.958
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.958
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.962
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.962
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.963
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.964
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.973
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.974
!MESSAGE XSCT Command: [version -server], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.975
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.975
!MESSAGE XSCT Command: [version], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.976
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.977
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.984
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:28.984
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:29.007
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:29.007
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:32.039
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:32.040
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:32.047
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:32.048
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:32.070
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:32.070
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:35.095
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:35.096
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:35.103
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:35.103
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:35.124
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:35.124
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:38.149
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:38.150
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:38.158
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:38.158
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:38.180
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:38.180
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:41.204
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:41.205
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:41.229
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:41.229
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:41.230
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:41.231
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:41.233
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:41.233
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:41.274
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:41.275
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:41.292
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:41.292
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:41.334
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:41.334
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:42.948
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:42.996
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:43.048
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:43.048
!MESSAGE XSCT Command: [con], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:08:43.055
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:12:17.442
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-216

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:12:17.449
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-216
!SESSION 2020-09-02 17:18:01.100 -----------------------------------------------
eclipse.buildId=2019.1
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -os linux -ws gtk -arch x86_64

!ENTRY org.eclipse.ui 2 0 2020-09-02 17:18:10.068
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2020-09-02 17:18:10.069
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2020-09-02 17:18:10.939
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2020-09-02 17:18:10.939
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:18:20.077
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:18:20.081
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:18:20.200
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:18:20.201
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:18:20.202
!MESSAGE XSCT Command: [setws /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211], Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:18:20.203
!MESSAGE XSCT command with result: [setws /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211], Result: [null, ]. Thread: Thread-16

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:18:20.218
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:18:23.792
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:02.208
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:02.210
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, {"device": "xcvu37p",
"family": "virtexuplusHBM",
"timestamp": "Tue Aug  4 15:03:47 2020",
"vivado_version": "2019.1",
"part": "xcvu37p-fsvh2892-2L-e",
}]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:02.211
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:02.227
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_0_bram": {"hier_name": "axi_bram_ctrl_0_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"axi_ethernet_0": {"hier_name": "axi_ethernet_0",
"type": "axi_ethernet",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_ethernet_0_dma": {"hier_name": "axi_ethernet_0_dma",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_hwicap_0": {"hier_name": "axi_hwicap_0",
"type": "axi_hwicap",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"ddr4_0": {"hier_name": "ddr4_0",
"type": "ddr4",
"version": "2.2",
"ip_type": "PERIPHERAL",
},
"ila_3": {"hier_name": "ila_3",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"jtag_axi_0": {"hier_name": "jtag_axi_0",
"type": "jtag_axi",
"version": "1.2",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_ddr4_0_100M": {"hier_name": "rst_ddr4_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ddr4_0_300M": {"hier_name": "rst_ddr4_0_300M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"xlconstant_1": {"hier_name": "xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-02 17:19:03.809
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:03.813
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:03.818
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:03.819
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.073
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_bram_ctrl_0": {},
"axi_ethernet_0": {"RESET_AND_ADDRESS_FILTER_REG": {"description": "Reset and Address Filter Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"MCSTREJ": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reject Receive Multicast Destination Address.
  0  Accept receive multicast destination address Ethernet frames that meet address filtering specified in FMI register and/or the multicast address table.
  1  Reject all receive multicast destination address Ethernet frames regardless of FMI register and multicast address table.For each I/O bit programmed as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BCSTREJ": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Reject Receive Broadcast Destination Address.
  0  Accept receive broadcast destination address Ethernet frames.
  1  Reject all receive broadcast destination address Ethernet frames. This is the only method available for blocking broadcast Ethernet frames.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXVTAGMODE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "2",
"desc": "Transmit VLAN Tag Mode.
  00  No VLAN tags are added to transmit frames.
  01  VLAN tags are added to all transmit frames.
  10  VLAN tags are added to all transmit frames that already have a VLAN tag.
  11  VLAN tags are added to select transmit frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXVTAGMODE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "2",
"desc": "Receive VLAN Tag Mode.
  00  No VLAN tags are added to receive frames.
  01  VLAN tags are added to all receive frames.
  10  VLAN tags are added to all receive frames that already have a VLAN tag.
  11  VLAN tags are added to select receive frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXVSTRPMODE": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "2",
"desc": "Transmit VLAN Strip Mode.
  00  No VLAN tags are stripped to transmit frames.
  01  One VLAN tag is stripped from all transmit frames that have VLAN tags.
  10  Reserved.
  11  One VLAN tag is stripped from select transmit frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXVSTRPMODE": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "2",
"desc": "Receive VLAN Strip Mode.
  00  No VLAN tags are stripped to receive frames.
  01  One VLAN tag is stripped from all receive frames that have VLAN tags.
  10  Reserved.
  11  One VLAN tag is stripped from select receive frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"NEWFNCENBL": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "New Functions Enable.
  0  Disable new functions.
  1  Enable new functions if present.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EMULTIFLTRENBL": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Enhanced Multicast Filter Enable.
  0  Disable enhanced multicast address filtering mode.
  1  Enable enhanced multicast address filtering mode if present.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXBADFRMEN": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Bad Frame Enable.
  0  Normal operation, bad frames are rejected.
  1  Bad frames are accepted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMIT_PAUSE_FRAME_REG": {"description": "Transmit Pause Frame Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"TPFV": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Transmit Pause Frame Value.
  These bits denote the value of the transmit pause frame pause time in units of 512 bit times. If enabled by the FCC register, writing a value into this register initiates the transmission of a single pause frame with the pause value defined in this field.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMIT_IFG_ADJUST_REG": {"description": "Transmit Inter Frame Gap Adjustment Register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"IFGP0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Transmit Inter Frame Gap Adjustment Value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTERRUPT_STATUS_REG": {"description": "Interrupt Status Register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"HARDACSCMPLT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Hard register Access Complete.
  0  Hard register access is not complete.
  1  Hard register access is complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AUTONEG": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Auto-Negotiation Complete.
  0  auto-negotiation not complete.
  1  auto-negotiation complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXCMPLT": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete.
  0  no frame received.
  1  frame received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXRJECT": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Frame Rejected.
  0  no receive frame rejected.
  1  receive frame was rejected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXMEMOVR": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Memory Overrun.
  0  normal operation, no overflow occurred.
  1  receive Memory overflow occurred and data was lost.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXCMPLT": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete.
  0  no frame transmitted.
  1  frame transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDCMLOCK": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive DCM Lock.
  0  RX digital clock manager (DCM) not locked.
  1  RX DCM Locked.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MGTRDY": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Serial Transceiver Ready.
  0  Serial transceiver / TEMAC not ready.
  1  Serial transceiver / TEMAC ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYRSTCMPLT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Reset Complete.
  0  PHY not ready.
  1  PHY ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTERRUPT_PENDING_REG": {"description": "Interrupt Pending Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"HARDACSCMPLT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Hard register Access Complete.
  0  Hard register access is not complete.
  1  Hard register access is complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AUTONEG": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Auto-Negotiation Complete.
  0  auto-negotiation not complete.
  1  auto-negotiation complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXCMPLT": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete.
  0  no frame received.
  1  frame received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXRJECT": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Frame Rejected.
  0  no receive frame rejected.
  1  receive frame was rejected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXMEMOVR": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Memory Overrun.
  0  normal operation, no overflow occurred.
  1  receive Memory overflow occurred and data was lost.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXCMPLT": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete.
  0  no frame transmitted.
  1  frame transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDCMLOCK": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive DCM Lock.
  0  RX digital clock manager (DCM) not locked.
  1  RX DCM Locked.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MGTRDY": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MGT Ready.
  0  Serial transceiver / TEMAC not ready.
  1  Serial transceiver / TEMAC ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYRSTCMPLT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Reset Complete.
  0  PHY not ready.
  1  PHY ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTERRUPT_ENABLE_REG": {"description": "Interrupt Enable Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"HARDACSCMPLT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Hard register Access Complete.
  0  Hard register access is not complete.
  1  Hard register access is complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AUTONEG": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Auto-Negotiation Complete.
  0  auto-negotiation not complete.
  1  auto-negotiation complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXCMPLT": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete.
  0  no frame received.
  1  frame received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXRJECT": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Frame Rejected.
  0  no receive frame rejected.
  1  receive frame was rejected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXMEMOVR": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Memory Overrun.
  0  normal operation, no overflow occurred.
  1  receive Memory overflow occurred and data was lost.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXCMPLT": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete.
  0  no frame transmitted.
  1  frame transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDCMLOCK": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive DCM Lock.
  0  RX digital clock manager (DCM) not locked.
  1  RX DCM Locked.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MGTRDY": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MGT Ready.
  0  Serial transceiver / TEMAC not ready.
  1  Serial transceiver / TEMAC ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYRSTCMPLT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Reset Complete.
  0  PHY not ready.
  1  PHY ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMIT_VLAN_TAG_REG": {"description": "Transmit VLAN Tag Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"VID": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "VLAN identifier.
  Uniquely identifies the VLAN to which the frame belongs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CFI": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Canonical Format Indicator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PRIORITY": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "3",
"desc": "User Priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Tag Protocol Identifier.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RECEIVE_VLAN_TAG_REG": {"description": "Receive VLAN Tag Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"VID": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "VLAN identifier.
  Uniquely identifies the VLAN to which the frame belongs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CFI": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Canonical Format Indicator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PRIORITY": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "3",
"desc": "User Priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Tag Protocol Identifier.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_LOWER_REG": {"description": "Unicast Address Word Lower Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"UNICASTADDR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Unicast Address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_UPPER_REG": {"description": "Unicast Address Word Upper Register",
"address_offset": "0x24",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"UNICASTADDR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Unicast Address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VLAN_TPID_WORD0_REG": {"description": "VLAN TPID Word 0 Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"TPID0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 0.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 1.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VLAN_TPID_WORD1_REG": {"description": "VLAN TPID Word 1 Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"TPID2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 2.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID3": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 3.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PCS_PMA_TEMAC_STATUS_REG": {"description": "PCS PMA TEMAC Status Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"LINKSTATUS": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Link Status.
  0  No Link.
  1  Link is up.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LINKSYNC": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Link Synchronization.
  0  Synchronization failed.
  1  Synchronization obtained.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RUDI_C": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RUDI(/C/).
  0  /C/ ordered sets(AN Configuration sequences) not there.
  1  Receiving /C/ ordered sets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RUDI_I": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "RUDI(/I/).
  0  /I/ ordered sets(Idles) not there.
  1  Receiving /I/ ordered sets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RUDI_INVLD": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "RUDI(/INVALID/).
  0  No invalid data.
  1  Receiving invalid data while receiving/C/ or/I/ ordered set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDISPERR": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Disparity Error.
  0  No running disparity error.
  1  Receiving running disparity error during the 8B/10B decoding function.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXNOTINTABLE": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Not In Table.
  0  No receive not in table error.
  1  Receiving code group which is not recognized from the 8B/10B coding tables.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYLINKSTATUS": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Link Status (SGMII only).   0  Indicates that it has not linked with its link partner.   1  Indicates that the PHY has obtained a link with its link partner. When operating in 1000BASE-X mode this bit remains Low and should be ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RMTFLTENC": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "Remote Fault Encoding (1000BASE-X only).   00  No error, link OK.   01 - Offline.   10 - Link failure.   11 - Auto-Negotiation error. This signal has no significance when the core is in SGMII mode with PHY side implementation and indicates 00.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPEED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "This signal indicates the speed negotiated and is only valid when Auto-Negotiation is enabled. The signal encoding is:   11 - Reserved.   10 - 1000 Mb/s.   01 - 100 Mb/s.   00  10 Mb/s.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DUPLEX": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the Duplex mode negotiated with the link partner.
  1 - Full-Duplex.
  0 - Half-Duplex.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RMTFLT": {"access": "read-only",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Remote Fault (1000BASE-X only)
  1 - Remote fault is detected.
  0 - No remote fault.
This signal has no significance in SGMII PHY mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RECEIVED_BYTES_COUNTER_WORD_0_REG": {"description": "Received Bytes Counter Word 0",
"address_offset": "0x200",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RECEIVED_BYTES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Received Bytes Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RECEIVED_BYTES_COUNTER_WORD_1_REG": {"description": "Received Bytes Counter Word 1",
"address_offset": "0x204",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RECEIVED_BYTES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Received Bytes Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMITTED_BYTES_COUNTER_WORD_0_REG": {"description": "Transmitted Bytes Counter Word 0",
"address_offset": "0x208",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TRANSMITTED_BYTES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmitted Bytes Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMITTED_BYTES_COUNTER_WORD_1_REG": {"description": "Transmitted Bytes Counter Word 1",
"address_offset": "0x20C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TRANSMITTED_BYTES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmitted Bytes Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNDERSIZE_FRAMES_COUNTER_WORD_0_REG": {"description": "Undersize Frames Counter Word 0",
"address_offset": "0x210",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"UNDERSIZE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Undersize Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNDERSIZE_FRAMES_COUNTER_WORD_1_REG": {"description": "Undersize Frames Counter Word 1",
"address_offset": "0x214",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"UNDERSIZE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Undersize Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAGMENT_FRAMES_COUNTER_WORD_0_REG": {"description": "Fragment Frames Counter Word 0",
"address_offset": "0x218",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"FRAGMENT_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Fragment Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAGMENT_FRAMES_COUNTER_WORD_1_REG": {"description": "Fragment Frames Counter Word 1",
"address_offset": "0x21C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"FRAGMENT_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Fragment Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_64BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 64-Byte Frames Counter Word 0",
"address_offset": "0x220",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_64BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 64-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_64BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 64-Byte Frames Counter Word 1",
"address_offset": "0x224",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_64BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 64-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_65_127_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 65-127-Byte Frames Counter Word 0",
"address_offset": "0x228",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_65_127_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 65-127-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_65_127_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 65-127-Byte Frames Counter Word 1",
"address_offset": "0x22C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_65_127_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 65-127-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_128_255_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 128-255-Byte Frames Counter Word 0",
"address_offset": "0x230",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_128_255_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 128-255-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_128_255_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 128-255-Byte Frames Counter Word 1",
"address_offset": "0x234",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_128_255_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 128-255-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_256_511_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 256-511-Byte Frames Counter Word 0",
"address_offset": "0x238",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_256_511_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 256-511-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_256_511_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 256-511-Byte Frames Counter Word 1",
"address_offset": "0x23C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_256_511_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 256-511-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 512-1023-Byte Frames Counter Word 0",
"address_offset": "0x240",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 512-1023-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 512-1023-Byte Frames Counter Word 1",
"address_offset": "0x244",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 512-1023-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 1024-Max Frames Size Byte Frames Counter Word 0",
"address_offset": "0x248",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 1024-Max Frames Size Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 1024-Max Frames Size Byte Frames Counter Word 1",
"address_offset": "0x24C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 1024-Max Frames Size Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_OVERSIZE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Oversize Frames Counter Word 0",
"address_offset": "0x250",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_OVERSIZE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Oversize Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_OVERSIZE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Oversize Frames Counter Word 1",
"address_offset": "0x254",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_OVERSIZE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Oversize Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_64BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 64-Byte Frames Counter Word 0",
"address_offset": "0x258",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_64BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 64-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_64BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 64-Byte Frames Counter Word 1",
"address_offset": "0x25C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_64BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 64-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_65_127_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 65-127-Byte Frames Counter Word 0",
"address_offset": "0x260",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_65_127_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 65-127-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_65_127_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 65-127-Byte Frames Counter Word 1",
"address_offset": "0x264",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_65_127_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 65-127-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_128_255_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 128-255-Byte Frames Counter Word 0",
"address_offset": "0x268",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_128_255_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 128-255-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_128_255_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 128-255-Byte Frames Counter Word 1",
"address_offset": "0x26C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_128_255_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 128-255-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_256_511_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 256-511-Byte Frames Counter Word 0",
"address_offset": "0x270",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_256_511_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 256-511-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_256_511_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 256-511-Byte Frames Counter Word 1",
"address_offset": "0x274",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_256_511_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 256-511-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 512-1023-Byte Frames Counter Word 0",
"address_offset": "0x278",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 512-1023-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 512-1023-Byte Frames Counter Word 1",
"address_offset": "0x27C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 512-1023-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 1024-Max Frames Size Byte Frames Counter Word 0",
"address_offset": "0x280",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 1024-Max Frames Size Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 1024-Max Frames Size Byte Frames Counter Word 1",
"address_offset": "0x284",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 1024-Max Frames Size Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_OVERSIZE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Oversize Frames Counter Word 0",
"address_offset": "0x288",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_OVERSIZE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Oversize Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_OVERSIZE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Oversize Frames Counter Word 1",
"address_offset": "0x28C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_OVERSIZE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Oversize Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Frames Counter Word 0",
"address_offset": "0x290",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Frames Counter Word 1",
"address_offset": "0x294",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_0_REG": {"description": "RX Frame Check Sequence Errors Counter Word 0",
"address_offset": "0x298",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Frame Check Sequence Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_1_REG": {"description": "RX Frame Check Sequence Errors Counter Word 1",
"address_offset": "0x29C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Frame Check Sequence Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Broadcast Frames Counter Word 0",
"address_offset": "0x2A0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Broadcast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Broadcast Frames Counter Word 1",
"address_offset": "0x2A4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Broadcast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Multicast Frames Counter Word 0",
"address_offset": "0x2A8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Multicast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Multicast Frames Counter Word 1",
"address_offset": "0x2AC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Multicast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Control Frames Counter Word 0",
"address_offset": "0x2B0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Control Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Control Frames Counter Word 1",
"address_offset": "0x2B4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Control Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_0_REG": {"description": "RX Length/Type Out of Range Errors Counter Word 0",
"address_offset": "0x2B8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Length/Type Out of Range Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_1_REG": {"description": "RX Length/Type Out of Range Errors Counter Word 1",
"address_offset": "0x2BC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Length/Type Out of Range Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good VLAN Tagged Frames Counter Word 0",
"address_offset": "0x2C0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good VLAN Tagged Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good VLAN Tagged Frames Counter Word 1",
"address_offset": "0x2C4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good VLAN Tagged Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Pause Frames Counter Word 0",
"address_offset": "0x2C8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Pause Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Pause Frames Counter Word 1",
"address_offset": "0x2CC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Pause Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Bad Opcode Frames Counter Word 0",
"address_offset": "0x2D0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Bad Opcode Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Bad Opcode Frames Counter Word 1",
"address_offset": "0x2D4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Bad Opcode Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Frames Counter Word 0",
"address_offset": "0x2D8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Frames Counter Word 1",
"address_offset": "0x2DC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Broadcast Frames Counter Word 0",
"address_offset": "0x2E0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Broadcast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Broadcast Frames Counter Word 1",
"address_offset": "0x2E4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Broadcast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Multicast Frames Counter Word 0",
"address_offset": "0x2E8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Multicast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Multicast Frames Counter Word 1",
"address_offset": "0x2EC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Multicast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_UNDERRUN_ERRORS_COUNTER_WORD_0_REG": {"description": "TX Underrun Errors Counter Word 0",
"address_offset": "0x2F0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_UNDERRUN_ERRORS_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Underrun Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_UNDERRUN_ERRORS_COUNTER_WORD_1_REG": {"description": "TX Underrun Errors Counter Word 1",
"address_offset": "0x2F4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_UNDERRUN_ERRORS_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Underrun Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Control Frames Counter Word 0",
"address_offset": "0x2F8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Control Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Control Frames Counter Word 1",
"address_offset": "0x2FC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Control Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good VLAN Frames Counter Word 0",
"address_offset": "0x300",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good VLAN Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good VLAN Frames Counter Word 1",
"address_offset": "0x304",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good VLAN Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Pause Frames Counter Word 0",
"address_offset": "0x308",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Pause Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Pause Frames Counter Word 1",
"address_offset": "0x30C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Pause Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Single Collision Frames Counter Word 0",
"address_offset": "0x310",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Single Collision Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Single Collision Frames Counter Word 1",
"address_offset": "0x314",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Single Collision Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Multiple Collision Frames Counter Word 0",
"address_offset": "0x318",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Multiple Collision Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Multiple Collision Frames Counter Word 1",
"address_offset": "0x31C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Multiple Collision Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_DEFERRED_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Deferred Frames Counter Word 0",
"address_offset": "0x320",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_DEFERRED_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Deferred Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_DEFERRED_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Deferred Frames Counter Word 1",
"address_offset": "0x324",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_DEFERRED_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Deferred Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_LATE_COLL_COUNTER_WORD_0_REG": {"description": "TX Late Collision Counter Word 0",
"address_offset": "0x328",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_LATE_COLL_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Late Collision Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_LATE_COLL_COUNTER_WORD_1_REG": {"description": "TX Late Collision Counter Word 1",
"address_offset": "0x32C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_LATE_COLL_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Late Collision Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_COLL_COUNTER_WORD_0_REG": {"description": "TX Excess Collision Counter Word 0",
"address_offset": "0x330",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_EXCESS_COLL_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Collision Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_COLL_COUNTER_WORD_1_REG": {"description": "TX Excess Collision Counter Word 1",
"address_offset": "0x334",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_EXCESS_COLL_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Collision Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_DEF_COUNTER_WORD_0_REG": {"description": "TX Excess Deferral Counter Word 0",
"address_offset": "0x338",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_EXCESS_DEF_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Deferral Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_DEF_COUNTER_WORD_1_REG": {"description": "TX Excess Deferral Counter Word 1",
"address_offset": "0x33C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_EXCESS_DEF_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Deferral Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_ALIGNMENT_ERR_COUNTER_WORD_0_REG": {"description": "RX Alignment Errors Counter Word 0",
"address_offset": "0x340",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_ALIGNMENT_ERR_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Alignment Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_ALIGNMENT_ERR_COUNTER_WORD_1_REG": {"description": "RX Alignment Errors Counter Word 1",
"address_offset": "0x344",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_ALIGNMENT_ERR_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Alignment Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_PFC_FRAMES_COUNTER_WORD_0_REG": {"description": "TX PFC Frames Counter Word 0",
"address_offset": "0x348",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_PFC_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX PFC Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_PFC_FRAMES_COUNTER_WORD_1_REG": {"description": "TX PFC Frames Counter Word 1",
"address_offset": "0x34C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_PFC_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX PFC Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_PFC_FRAMES_COUNTER_WORD_0_REG": {"description": "RX PFC Frames Counter Word 0",
"address_offset": "0x350",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_PFC_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX PFC Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_PFC_FRAMES_COUNTER_WORD_1_REG": {"description": "RX PFC Frames Counter Word 1",
"address_offset": "0x354",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_PFC_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX PFC Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_CONF_WORD_0_REG": {"description": "Pause frame MAC Source Address[31:0]",
"address_offset": "0x400",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"RX_CONF_WORD_0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Pause frame MAC Source Address[31:0].
  The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Address[47:0] as 0xFFEEDDCCBBAA.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_CONF_WORD_1_REG": {"description": "Receiver Configuration Word 1",
"address_offset": "0x404",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PAUSE_FRM_MAC_SA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause frame MAC Source Address[47:32].
  Refer the RX_CONF_WORD_0 register description.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTL_FRM_LEN_CHK_DISABLE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Control Frame Length Check Disable.
  When this bit is set to 1, the core does not mark control frames as bad if they are greater than the minimum frame length.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LT_ERR_CHK_DISABLE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Length/Type Error Check Disable.
  1 - Core does not perform the length/type field error checks.
  0 - Core performs the length/type field error checks. Normal operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HALF_DUPLEX": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Half Duplex.
  1 - Half Duplex.
  0 - Full Duplex.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VLAN_ENABLE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "VLAN Enable.
  When this bit is set to 1, VLAN tagged frames are accepted by the receiver.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_ENABLE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Receiver Enable.
  If set to 1, the receiver block is operational. If set to 0, the block ignores activity on the physical interface RX port.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"INBAND_FCS_ENBALE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "In-band FCS Enable.
  1 - MAC receiver passes the FCS field up to the client.
  0 - Client is not passed to the FCS.
In both cases, the FCS is verified on the frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"JUMBO_FRAME_ENBALE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Jumbo Frame Enable.
  1 - MAC receiver accepts frames over the specified IEEE 802.3-2008 maximum legal length.
  0 - MAC only accepts frames up to the specified maximum.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESET": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Reset.
  When this bit is set to 1, the receiver is reset. The bit then automatically reverts to 0. This reset also sets all of the receiver configuration registers to their default values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_CONF_WORD_0_REG": {"description": "Transmitter Configuration Word",
"address_offset": "0x408",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"IFG_ADJUST_ENABLE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Interframe Gap Adjust Enable.
  If 1, the transmitter reads the value on the port tx_ifg_delay at the start of frame transmission and adjusts the interframe gap following the frame accordingly. If 0, the transmitter outputs a minimum interframe gap of at least twelve clock cycles, as specified in IEEE 802.3-2008.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HALF_DUPLEX": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Half Duplex.
  1 - Half Duplex.
  0 - Full Duplex.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VLAN_ENABLE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "VLAN Enable.
  When this bit is set to 1, the transmitter recognizes the transmission of VLAN tagged frames.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_ENABLE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Enable.
  1 - Transmitter is operational.
  0 - Transmitter is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"INBAND_FCS_ENBALE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "In-band FCS Enable.
  1 - MAC transmitter expects the FCS field to be passed in by the client.
  0 - MAC transmitter appends padding as required, computes the FCS and appends it to the frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"JUMBO_FRAME_ENBALE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Jumbo Frame Enable.
  1 - MAC transmitter sends frames that are greater than the specified IEEE 802.3-2008 maximum legal length.
  0 - MAC only sends frames up to the specified maximum.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESET": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Reset.
  When this bit is set to 1, the transmitter is reset. The bit then automatically reverts to 0. This reset also sets all of the transmitter configuration registers to their default values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FLOW_CONTROL_CONF_WORD_REG": {"description": "Flow Control Configuration Word",
"address_offset": "0x40C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"RX_P0_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 0 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 0 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p0_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P1_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 1 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 1 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p1_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P2_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 2 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 2 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p2_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P3_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 3 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 3 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p3_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P4_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 4 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 4 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p4_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P5_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 5 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 5 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p5_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P6_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 6 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 6 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p6_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P7_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 7 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 7 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p7_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P0_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 0 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p0_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P1_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 1 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p1_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P2_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 2 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p2_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P3_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 3 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p3_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P4_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 4 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p4_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P5_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 5 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p5_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P6_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 6 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p6_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P7_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 7 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p7_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_AUTO_XON": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "TX Auto XON.
  Only present when the core has been generated with PFC support  this bit defaults to 0 if PFC is not supported. Send a flow control or PFC frame with the relevant quanta set to zero (XON frame) when the relevant, enabled pause request is dropped.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PFC_ENABLE_RX": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Priority pause flow control enable (RX).
  Only present when the core has been generated with PFC support. When this bit is 1, received PFC frames assert the relevant, enabled RX PFC tvalid outputs as described in Receiving a PFC Frame. When this bit is 0, received PFC frames are ignored and passed to the client. This mode should not be enabled at the same time as Flow Control (RX) (Bit[29]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PFC_ENABLE_TX": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Priority pause flow control enable (TX).
  Only present when the core has been generated with PFC support. When this bit is 1, asserting an enabled TX PFC tvalid signal results in a PFC frame being sent from the transmitter. When this bit is 0,the TX PFC tvalid inputs are ignored. This mode should not be enabled at the same time as Flow Control (TX) (Bit[30]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FLOW_CONTROL_ENABLE_RX": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Flow Control Enable (RX).
  When this bit is 1, received flow control frames inhibit the transmitter operation as described in Receiving a Pause Frame. When this bit is 0, received flow control frames are always passed up to the client. This mode should not be enabled at the same time as PFC (Bit[25]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FLOW_CONTROL_ENABLE_TX": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Flow Control Enable (TX).
  When this bit is 1, asserting the pause_req signal sends a flow control frame out from the transmitter as described in Transmitting a Pause Control Frame. When this bit is 0, asserting the pause_req signal has no effect. This mode should not be enabled at the same time as PFC (Bit[26]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MAC_SPEED_CONF_WORD_REG": {"description": "MAC Speed Configuration Word",
"address_offset": "0x410",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"MAC_SPEED_CONF": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "2",
"desc": "MAC Speed Configuration.
  00 - 10 Mb/s
  01 - 100 Mb/s
  10 - 1 Gb/s
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_MAC_FRAME_CONF_WORD_REG": {"description": "RX Max Frame Configuration Word",
"address_offset": "0x414",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"RX_MAX_FRAME_LENGTH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "RX Max Frame Length.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_MAX_FRAME_ENABLE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "RX Max Frame Enable.
  When Low, the MAC assumes use of the standard 1518/1522 depending upon the setting of VLAN enable. When High, the MAC allows frames up to RX Max Frame Length irrespective of the value of VLAN enable. If Jumbo Enable is set then this register has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_MAC_FRAME_CONF_WORD_REG": {"description": "TX Max Frame Configuration Word",
"address_offset": "0x418",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"TX_MAX_FRAME_LENGTH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "TX Max Frame Length.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_MAX_FRAME_ENABLE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "TX Max Frame Enable.
  When Low the MAC assumes use of the standard 1518/1522 depending upon the setting of VLAN enable. When High the MAC allows frames up to TX Max Frame Length irrespective of the value of VLAN enable. If Jumbo Enable is set then this register has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_TIMESTAMP_ADJUST_CONTROL_REG": {"description": "Transmitter Timestamp Adjust Control Register",
"address_offset": "0x41C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"TX_LATENCY_ADJUST": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "TX latency adjust value.
  In ToD mode: This value is in units of nanoseconds and is initialized to reflect the delay following the timestamping position through the MAC, 1000BASE-X FPGA logic, and GTX transceiver components.
  In Correction Field Format: The default value is 387ns decimal value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_TS_CORRECTION_ENABLE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Transmitter Timestamp Correction Enable.
  0 - Transmitter timestamp is not adjusted.
  1 - Transmitter timestamp is adjusted by the TX latency adjust value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_0_QUANTA_REFRESH_REG": {"description": "Priority 0 Quanta/Refresh Register",
"address_offset": "0x480",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 0 value.
  This register is only present when PFC is enabled at core customization time. When enabled, this register sets the quanta value to be inserted in the PFC frame for this priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 0 refresh value.
  This register is only present when PFC is enabled at the core customization time. When enabled, this register controls how frequently a PF quanta is refreshed by the transmission of a new PFC frame. When a refresh occurs, all currently active (TX PFC tvalid is High and enabled) priorities are refreshed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_1_QUANTA_REFRESH_REG": {"description": "Priority 1 Quanta/Refresh Register",
"address_offset": "0x484",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 1 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 1 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_2_QUANTA_REFRESH_REG": {"description": "Priority 2 Quanta/Refresh Register",
"address_offset": "0x488",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 2 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 2 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_3_QUANTA_REFRESH_REG": {"description": "Priority 3 Quanta/Refresh Register",
"address_offset": "0x48C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 3 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 3 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_4_QUANTA_REFRESH_REG": {"description": "Priority 4 Quanta/Refresh Register",
"address_offset": "0x490",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 4 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 4 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_5_QUANTA_REFRESH_REG": {"description": "Priority 5 Quanta/Refresh Register",
"address_offset": "0x494",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 5 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 5 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_6_QUANTA_REFRESH_REG": {"description": "Priority 6 Quanta/Refresh Register",
"address_offset": "0x498",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta value 6.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 6 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_7_QUANTA_REFRESH_REG": {"description": "Priority 7 Quanta/Refresh Register",
"address_offset": "0x49C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 7 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 7 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LEGACY_PAUSE_REFRESH_REG": {"description": "Legacy Pause Refresh Register",
"address_offset": "0x4A0",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PAUSE_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta refresh value.
  This register is only present when PFC is enabled at the core customization time. When PFC is supported, the 802.3 pause request can also support XON/XOFF Extended Functionality. This controls the frequency of the automatic pause refresh.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ID_REG": {"description": "ID Register",
"address_offset": "0x4F8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"PATCH_LEVEL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Patch Level.
  0 - No patch.
  1 - Rev1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MINOR_REV": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Minor Rev.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MAJOR_REV": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Minor Rev.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ABILITY_REG": {"description": "Ability Register",
"address_offset": "0x4FC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"10M_ABILITY": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "10M Ability.
  If set, the core is 10M capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"100M_ABILITY": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "100M Ability.
  If set, the core is 100M capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"1G_ABILITY": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1G Ability.
  If set, the core is 1G capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"2G5_ABILITY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "2.5G Ability.
  If set, the core is 2.5G capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STATISTICS_COUNTERS_AVAILABLE": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Statistics Counters available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HALF_DUPLEX_CAPABLE": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Half duplex capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FRAME_FILTER_AVAILABLE": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Frame filter available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PFC_SUPPORT": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "PFC Support.
  This bit indicates that the core has been generated with PFC support.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_SETUP_WORD_REG": {"description": "MDIO Setup Word",
"address_offset": "0x500",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"CLOCK_DIVIDE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Clock Divide.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MDIO_ENABLE": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO Enable.   1 - MDIO interface can be used to access attached PHY devices.    0 - MDIO interface is disabled and the MDIO signals remain inactive.  A write to this bit only takes effect if Clock Divide is set to a nonzero value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_CONTROL_WORD_REG": {"description": "MDIO Control Word",
"address_offset": "0x504",
"access": "",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO_READY": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO ready.
  When set the MDIO is enabled and ready for a new transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"INITIATE": {"access": "write-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Initiate.
  Writing a 1 to this bit starts an MDIO transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_OP": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "2",
"desc": "TX_OP.
  01 - Write Access.
  10 - Read Access.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_REGAD": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "TX_REGAD.
  This controls the register address being accessed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_PHYAD": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "TX_PHYAD.
  This controls the PHY address being accessed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_WRITE_DATA_REG": {"description": "MDIO Write Data",
"address_offset": "0x508",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO WRITE_DATA": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO Write Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_READ_DATA_REG": {"description": "MDIO Read Data",
"address_offset": "0x50C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO READ_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "MDIO Read Data.
  Valid when MDIO ready is sampled High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MDIO_READY": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO Ready.
  This is a copy of Bit[7] of the MDIO Control Word.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_STATUS_REG": {"description": "Indicates the status of an interrupt.",
"address_offset": "0x600",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_PENDING_REG": {"description": "Indicates the pending status of an interrupt",
"address_offset": "0x610",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_ENABLE_REG": {"description": "Indicates the enable state of an interrupt. Writing a 1 to any bit enables that particular interrupt.",
"address_offset": "0x620",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_CLEAR_REG": {"description": "Writing a 1 to any bit of this register clears that particular interrupt.",
"address_offset": "0x630",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_0_REG": {"description": "Frame filter unicast address[31:0]",
"address_offset": "0x700",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"UNICAST_ADDRESS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Frame filter unicast address[31:0].
  This address is used by the MAC to match against the destination address of any incoming frames. The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Address[47:0] as 0xFFEEDDCCBBAA.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_1_REG": {"description": "Frame filter unicast address[47:32]",
"address_offset": "0x704",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"UNICAST_ADDRESS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Frame filter unicast address[47:32].
  See description for UNICAST_ADDRESS_WORD_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_CONTROL_REG": {"description": "Frame Filter Control",
"address_offset": "0x708",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_INDEX": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Filter Index.
  All frame filters are mapped to the same location with the filter index and AVB Select specifying which physical filter is to be accessed. When an AVB filter (bit[8] of the register) is being selected only indexes of 0-2 are allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AVB_SELECT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "AVB Select.
  If the AVB Endpoint is present this is used to indicate that the filter to be selected is one of the three dedicated filters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PROMISCUOUS_MODE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Promiscuous Mode.
  If this bit is set to 1, the frame filter is set to operate in promiscuous mode. All frames are passed to the receiver client regardless of the destination address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_ENABLE_REG": {"description": "Frame Filter Enable",
"address_offset": "0x70C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_ENABLE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Filter Enable.
  This enable relates to the physical frame filter pointed to by the Filter index and take the value of AVB Select into account. If clear, the filter passes all packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_3_0_REG": {"description": "Frame Filter Value",
"address_offset": "0x710",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  All filter value registers have the same format. The lower 31 bits of filter value, at address 0x710, relating to the filter at physical Frame Filter index, that is to be written to the address table. The value is ordered so that the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Filter Value[47:0] as 0xFFEEDDCCBBAA.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_7_4_REG": {"description": "Frame Filter Value",
"address_offset": "0x714",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_11_8_REG": {"description": "Frame Filter Value",
"address_offset": "0x718",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_15_12_REG": {"description": "Frame Filter Value",
"address_offset": "0x71C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_19_16_REG": {"description": "Frame Filter Value",
"address_offset": "0x720",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_23_20_REG": {"description": "Frame Filter Value",
"address_offset": "0x724",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_27_24_REG": {"description": "Frame Filter Value",
"address_offset": "0x728",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_31_28_REG": {"description": "Frame Filter Value",
"address_offset": "0x72C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_35_32_REG": {"description": "Frame Filter Value",
"address_offset": "0x730",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_39_36_REG": {"description": "Frame Filter Value",
"address_offset": "0x734",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_43_40_REG": {"description": "Frame Filter Value",
"address_offset": "0x738",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_47_44_REG": {"description": "Frame Filter Value",
"address_offset": "0x73C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_51_48_REG": {"description": "Frame Filter Value",
"address_offset": "0x740",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_55_52_REG": {"description": "Frame Filter Value",
"address_offset": "0x744",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_59_56_REG": {"description": "Frame Filter Value",
"address_offset": "0x748",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_63_60_REG": {"description": "Frame Filter Value",
"address_offset": "0x74C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x750",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  All mask value registers have the same format.
  If a mask bit is set to 1 then the corresponding bit of the Filter Value is compared by the frame filter. For example, if a basic Destination address comparison was desired then Bits[47:0] should be written to 1 and all other bits to 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_7_4_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x754",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_11_8_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x758",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_15_12_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x75C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_19_16_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x760",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_23_20_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x764",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_27_24_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x768",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_31_28_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x76C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_35_32_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x770",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_39_36_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x774",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_43_40_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x778",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_47_44_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x77C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_51_48_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x780",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_55_52_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x784",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_59_56_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x788",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_63_60_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x78C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_PTP_PKT_BUFFER_CTRL_REG": {"description": "TX PTP Packet Buffer Control Register",
"address_offset": "0x12000",
"access": "",
"size": "32",
"interface": "s_axi",
"fields": {"TX_SEND_FRAME_BITS": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "tx_send_frame Bits.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FRAME_WAITING_INDICATION": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "tx_frame_waiting Indication.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_PACKET": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "3",
"desc": "tx_packet.
  Indicates the number (block RAM bin position) of the most recently transmitted PTP packet.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_PTP_PKT_BUFFER_CTRL_REG": {"description": "RX PTP Packet Buffer Control Register",
"address_offset": "0x12004",
"access": "",
"size": "32",
"interface": "s_axi",
"fields": {"RX_CLEAR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "rx_clear.
  When written with a 1, forces the buffer to empty, in practice moving the write address to the same value as the read address. If read, always returns 0.tx_send_frame Bitstx_send_frame Bits.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_PACKET": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "rx_packet.
  Indicates the number (block RAM bin position) of the most recently received PTP packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_ARBITER_SEND_SLOPE_CTL_REG": {"description": "TX Arbiter Send Slope Control Register",
"address_offset": "0x1200C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_SEND_SLOPE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "20",
"desc": "Value of sendSlope.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_ARBITER_IDLE_SLOPE_CTL_REG": {"description": "TX Arbiter Idle Slope Control Register",
"address_offset": "0x12010",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_SEND_SLOPE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "20",
"desc": "Value of sendSlope.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_NANOSEC_FIELD_OFFSET_REG": {"description": "RTC Nanoseconds Field Offset",
"address_offset": "0x12800",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"OFFSET_NANOSEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "30",
"desc": "30-bit offset value for the RTC nanoseconds.
  Used by the microprocessor to initialize the RTC, then afterwards to perform the regular RTC corrections (when in slave mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_SEC_FIELD_OFFSET_BITS_31_0_REG": {"description": "Seconds Field Offset Bits[31:0]",
"address_offset": "0x12808",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"OFFSET_SEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "32-bit offset value for the RTC seconds field.
  Used by the microprocessor to initialize the RTC, then afterwards to perform the regular RTC corrections (when in slave mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_SEC_FIELD_OFFSET_BITS_47_32_REG": {"description": "Seconds Field Offset Bits[47:32]",
"address_offset": "0x1280C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"OFFSET_SEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "16-bit offset value for the RTC seconds field.
  Used by the microprocessor to initialize the RTC, then afterwards to perform the regular RTC corrections (when in slave mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_INCREMENT_VAL_REG": {"description": "RTC Increment Value Control Register",
"address_offset": "0x12810",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"NANOSEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "RTC Increment Value Control Register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CURRENT_RTC_NANOSEC_FIELD_VAL_REG": {"description": "Current RTC Nanoseconds Value",
"address_offset": "0x12814",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_RTC_NANOSEC_FIELD": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "30",
"desc": "Current Value of the synchronized RTC nanoseconds field.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CURRENT_RTC_SEC_FIELD_VAL_BITS_31_0_REG": {"description": "Current RTC Seconds Field Value Bits [31:0]",
"address_offset": "0x12818",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_RTC_SEC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Sampled Value of the synchronized RTC Seconds field (Bits[31:0]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CURRENT_RTC_SEC_FIELD_VAL_BITS_47_32_REG": {"description": "Current RTC Seconds Field Value Bits [47:32]",
"address_offset": "0x1281C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_RTC_SEC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Sampled Value of the synchronized RTC Seconds field (Bits[47:32]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_INTR_CLEAR_REG": {"description": "RTC Interrupt Clear Register",
"address_offset": "0x12820",
"access": "write-only",
"size": "32",
"interface": "s_axi",
"fields": {"CLEAR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "RTC Interrupt Clear Register.
  Write ANY value to Bit[0] of this register to clear the interrupt_ptp_timer Interrupt signal. This bit always returns 0 on read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_PHASE_ADJ_REG": {"description": "RTC Interrupt Clear Register",
"address_offset": "0x12824",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_RTC_NANOSEC_FIELD": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "30",
"desc": "RTC Phase Adjustment Register.
  ns value relating to the phase offset for all RTC derived timing signals (clk8k).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_ethernet_0_dma": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x08",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC_MSB": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x0C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC_MSB": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SG_CTL": {"description": "Scatter/Gather User and Cache Control Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"SG_CACHE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather Cache Control. Values written in this register reflect on the m_axi_sg_arcache and m_axi_sg_awcache signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SG_USER": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather User Control. Values written in this register reflect on the m_axi_sg_aruser and m_axi_sg_awuser signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x38",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). 
Buffer Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and so forth. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC_MSB": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x40",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel DMACR.RS bit is set to 0 (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. 
Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC_MSB": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_hwicap_0": {},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ddr4_0": {},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[6]": {"description": "Interrupt Vector Address Register 6",
"address_offset": "0x118",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 6 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[7]": {"description": "Interrupt Vector Address Register 7",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 7 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.109
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.120
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_hwicap_0_S_AXI_LITE": {"name": "axi_hwicap_0",
"base": "0x40200000",
"high": "0x4020FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_s_axi": {"name": "axi_ethernet_0",
"base": "0x40C00000",
"high": "0x40C0FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_axi_intc_s_axi": {"name": "microblaze_0_axi_intc",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "s_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x41C00000",
"high": "0x41C0FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_ethernet_0_dma_S_AXI_LITE": {"name": "axi_ethernet_0_dma",
"base": "0x41E00000",
"high": "0x41E0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_quad_spi_0_AXI_LITE": {"name": "axi_quad_spi_0",
"base": "0x44A00000",
"high": "0x44A0FFFF",
"size": "65536",
"slaveintf": "AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_uart16550_0_S_AXI": {"name": "axi_uart16550_0",
"base": "0x44A10000",
"high": "0x44A1FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ddr4_0_C0_DDR4_S_AXI_CTRL": {"name": "ddr4_0",
"base": "0x70000000",
"high": "0x700FFFFF",
"size": "1048576",
"slaveintf": "C0_DDR4_S_AXI_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr_SLMB_Mem": {"name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"base": "0x00000000",
"high": "0x000FFFFF",
"size": "1048576",
"slaveintf": "SLMB",
"type": "MEMORY",
"flags": "7",
"segment": "Mem",
"acctype": "",
"tz": "",
},
"ddr4_0_C0_DDR4_S_AXI_C0_DDR4_ADDRESS_BLOCK": {"name": "ddr4_0",
"base": "0x80000000",
"high": "0xBFFFFFFF",
"size": "1073741824",
"slaveintf": "C0_DDR4_S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "C0_DDR4_ADDRESS_BLOCK",
"acctype": "",
"tz": "",
},
"axi_bram_ctrl_0_S_AXI_Mem0": {"name": "axi_bram_ctrl_0",
"base": "0xC0000000",
"high": "0xC03FFFFF",
"size": "4194304",
"slaveintf": "S_AXI",
"type": "MEMORY",
"flags": "7",
"segment": "Mem0",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.122
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.123
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_ENABLED], Result: [null, 1]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.124
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.125
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_EVENT_COUNTERS], Result: [null, 5]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.125
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.126
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, 1]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.126
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.127
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_COUNTER_WIDTH], Result: [null, 32]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.128
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_FREQ], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.129
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_FREQ], Result: [null, 100000000]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.129
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.130
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_CPU_CLK_FREQ_HZ], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.131
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.136
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"bscan": "2",
"index": "0",
},
}]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.139
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.142
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Result: [null, {}]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.143
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.144
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Result: [null, {"microblaze_0": {},
}]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.145
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.146
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf mdm_1], Result: [null, microblaze_0]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.149
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.154
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.156
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.203
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.205
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.211
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.212
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.233
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:04.233
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.259
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.260
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.299
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.300
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.309
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.310
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.312
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#1]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.312
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.321
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.323
!MESSAGE XSCT Command: [version -server], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.324
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.325
!MESSAGE XSCT Command: [version], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.325
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.329
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.336
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.336
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.364
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:07.364
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:10.390
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:10.391
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:10.399
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:10.399
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:10.422
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:10.422
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:13.448
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:13.449
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:13.457
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:13.457
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:13.481
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:13.482
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:16.512
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:16.512
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:16.520
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:16.521
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:16.543
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:16.544
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.568
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.569
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.593
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.593
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.595
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.595
!MESSAGE XSCT Command: [::hsi::utils::get_clock_info -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.598
!MESSAGE XSCT command with result: [::hsi::utils::get_clock_info -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"Clk": "100000000",
"Dbg_Clk": "",
}]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.599
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.601
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.601
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.639
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.640
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.663
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.664
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.705
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:19.705
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:21.322
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:21.413
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:21.457
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:21.457
!MESSAGE XSCT Command: [con], Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:19:21.462
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-9

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:06.860
!MESSAGE XSCT Command: [disconnect tcfchan#1], Thread: Thread-76

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:06.865
!MESSAGE XSCT command with result: [disconnect tcfchan#1], Result: [null, ]. Thread: Thread-76

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-02 17:23:07.868
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:07.869
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:07.876
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:07.877
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:07.893
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:07.893
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:07.903
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:07.904
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:07.924
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:07.925
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:10.951
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:10.951
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:10.988
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:10.989
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:10.992
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:10.992
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:10.993
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:10.994
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:11.001
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:11.002
!MESSAGE XSCT Command: [version -server], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:11.003
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:11.004
!MESSAGE XSCT Command: [version], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:11.004
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:11.005
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:11.015
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:11.015
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:11.038
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:11.038
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:14.063
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:14.063
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:14.073
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:14.073
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:14.095
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:14.095
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:17.120
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:17.120
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:17.128
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:17.129
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:17.151
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:17.151
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:20.175
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:20.176
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:20.185
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:20.185
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:20.206
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:20.207
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:23.234
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:23.235
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:23.258
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:23.259
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:23.260
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:23.261
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:23.263
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:23.263
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:23.302
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:23.303
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:23.319
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:23.320
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:23.363
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:23.364
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:25.024
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:25.065
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:25.116
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:25.117
!MESSAGE XSCT Command: [con], Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:23:25.124
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-7

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:09.018
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-118

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:09.030
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-118

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-02 17:32:10.021
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:10.021
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:10.034
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:10.035
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:10.058
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:10.058
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:10.068
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:10.069
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:10.092
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:10.092
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.116
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.117
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.154
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.155
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.158
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.158
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.159
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.160
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.168
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.169
!MESSAGE XSCT Command: [version -server], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.170
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.171
!MESSAGE XSCT Command: [version], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.171
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.172
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.179
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.180
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.202
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:13.202
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:16.228
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:16.228
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:16.236
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:16.237
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:16.260
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:16.260
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:19.284
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:19.285
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:19.297
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:19.298
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:19.319
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:19.320
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:22.344
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:22.345
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:22.353
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:22.354
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:22.376
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:22.377
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:25.402
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:25.402
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:25.426
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:25.426
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:25.428
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:25.429
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:25.430
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:25.430
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:25.467
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:25.468
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:25.485
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:25.486
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:25.530
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:25.531
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:27.184
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:27.243
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:27.299
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:27.300
!MESSAGE XSCT Command: [con], Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:32:27.305
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-2

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:19.649
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-160

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:19.659
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-160

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-02 17:33:20.652
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:20.652
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:20.659
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:20.660
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:20.684
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:20.684
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:20.691
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:20.691
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:20.714
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:20.714
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.739
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.739
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.782
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.782
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.786
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.786
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.787
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#4]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.787
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.797
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.797
!MESSAGE XSCT Command: [version -server], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.798
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.799
!MESSAGE XSCT Command: [version], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.799
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.800
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.806
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.806
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.828
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:23.828
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:26.853
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:26.853
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:26.861
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:26.861
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:26.883
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:26.883
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:29.907
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:29.908
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:29.916
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:29.916
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:29.938
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:29.938
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:32.962
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:32.963
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:32.971
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:32.971
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:32.993
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:32.993
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:36.017
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:36.018
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:36.042
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:36.043
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:36.044
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:36.044
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:36.046
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:36.047
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:36.087
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:36.088
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:36.124
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:36.125
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:36.170
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:36.171
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:37.789
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:37.827
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:37.886
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:37.887
!MESSAGE XSCT Command: [con], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:33:37.892
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:11.217
!MESSAGE XSCT Command: [disconnect tcfchan#4], Thread: Thread-202

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:11.226
!MESSAGE XSCT command with result: [disconnect tcfchan#4], Result: [null, ]. Thread: Thread-202

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-02 17:36:12.219
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:12.220
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:12.227
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:12.228
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:12.249
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:12.250
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:12.262
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:12.262
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:12.283
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:12.283
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.309
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.309
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.348
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.348
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.352
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.353
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.354
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.354
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.361
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.361
!MESSAGE XSCT Command: [version -server], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.366
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.366
!MESSAGE XSCT Command: [version], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.367
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.367
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.375
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.375
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.401
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:15.402
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:18.427
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:18.427
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:18.436
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:18.436
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:18.456
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:18.456
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:21.481
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:21.482
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:21.490
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:21.490
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:21.511
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:21.512
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:24.536
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:24.537
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:24.548
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:24.548
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:24.570
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:24.570
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:27.596
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:27.596
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:27.620
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:27.621
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:27.622
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:27.623
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:27.625
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:27.625
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:27.666
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:27.666
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:27.682
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:27.682
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:27.724
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:27.724
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:29.340
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:29.381
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:29.441
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:29.441
!MESSAGE XSCT Command: [con], Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:36:29.446
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-13

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:37.947
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-244

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:37.949
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-244

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-02 17:40:38.949
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:38.949
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:38.956
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:38.957
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:38.985
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:38.985
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:38.993
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:38.994
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:39.016
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:39.016
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.040
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.041
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.080
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.080
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.086
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.086
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.088
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#6]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.088
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.098
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.098
!MESSAGE XSCT Command: [version -server], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.100
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.100
!MESSAGE XSCT Command: [version], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.101
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.102
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.110
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.110
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.138
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:42.138
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:45.169
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:45.170
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:45.177
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:45.178
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:45.206
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:45.207
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:48.231
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:48.232
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:48.239
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:48.240
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:48.261
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:48.262
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:51.285
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:51.286
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:51.293
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:51.294
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:51.316
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:51.316
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:54.346
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:54.346
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:54.370
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:54.370
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:54.372
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:54.372
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:54.374
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:54.374
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:54.414
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:54.414
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:54.437
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:54.437
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:54.478
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:54.479
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:56.144
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:56.185
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:56.246
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:56.246
!MESSAGE XSCT Command: [con], Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:40:56.252
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-15

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:55.854
!MESSAGE XSCT Command: [disconnect tcfchan#6], Thread: Thread-286

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:55.857
!MESSAGE XSCT command with result: [disconnect tcfchan#6], Result: [null, ]. Thread: Thread-286

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-02 17:46:56.856
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:56.857
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:56.864
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:56.864
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:56.889
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:56.890
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:56.897
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:56.897
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:56.918
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:56.918
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:59.944
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:59.944
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:59.984
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:59.985
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:59.992
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:59.992
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:59.993
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#7]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:46:59.994
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:00.002
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:00.002
!MESSAGE XSCT Command: [version -server], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:00.004
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:00.004
!MESSAGE XSCT Command: [version], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:00.005
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:00.005
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:00.013
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:00.014
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:00.040
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:00.041
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:03.066
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:03.066
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:03.073
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:03.074
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:03.094
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:03.094
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:06.118
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:06.119
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:06.127
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:06.127
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:06.149
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:06.149
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:09.175
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:09.175
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:09.183
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:09.184
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:09.206
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:09.207
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:12.232
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:12.233
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:12.261
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:12.261
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:12.263
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:12.263
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:12.265
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:12.266
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:12.315
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:12.315
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:12.332
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:12.333
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:12.375
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:12.376
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:14.003
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:14.043
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:14.092
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:14.092
!MESSAGE XSCT Command: [con], Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:47:14.098
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-20

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:25.187
!MESSAGE XSCT Command: [disconnect tcfchan#7], Thread: Thread-328

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:25.195
!MESSAGE XSCT command with result: [disconnect tcfchan#7], Result: [null, ]. Thread: Thread-328

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-02 17:52:26.188
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:26.189
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:26.196
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:26.197
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:26.217
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:26.217
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:26.224
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:26.225
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:26.245
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:26.246
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.276
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.277
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.320
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.321
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.324
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.325
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.326
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#8]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.326
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.333
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.333
!MESSAGE XSCT Command: [version -server], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.335
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.335
!MESSAGE XSCT Command: [version], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.336
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.336
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.344
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.344
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.367
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:29.367
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:32.392
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:32.392
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:32.401
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:32.401
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:32.422
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:32.423
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:35.447
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:35.448
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:35.456
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:35.456
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:35.478
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:35.478
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:38.502
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:38.503
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:38.511
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:38.511
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:38.539
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:38.539
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:41.563
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:41.564
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:41.587
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:41.587
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:41.588
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:41.589
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:41.591
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:41.591
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:41.630
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:41.630
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:41.647
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:41.647
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:41.689
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:41.689
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:43.299
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:43.341
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:43.394
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:43.395
!MESSAGE XSCT Command: [con], Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 17:52:43.401
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-25

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:30.537
!MESSAGE XSCT Command: [disconnect tcfchan#8], Thread: Thread-370

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:30.547
!MESSAGE XSCT command with result: [disconnect tcfchan#8], Result: [null, ]. Thread: Thread-370

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-02 18:02:31.540
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:31.540
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:31.553
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:31.554
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:31.578
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:31.578
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:31.585
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:31.585
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:31.607
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:31.607
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.631
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.632
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.668
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.668
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.671
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.671
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.672
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#9]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.672
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.678
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.678
!MESSAGE XSCT Command: [version -server], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.680
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.680
!MESSAGE XSCT Command: [version], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.680
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.681
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.687
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.687
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.714
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:34.714
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:37.739
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:37.740
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:37.748
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:37.748
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:37.770
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:37.770
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:40.795
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:40.796
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:40.804
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:40.804
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:40.826
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:40.826
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:43.852
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:43.852
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:43.860
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:43.860
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:43.881
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:43.881
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:46.905
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:46.906
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:46.932
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:46.932
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:46.933
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:46.934
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:46.936
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:46.936
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:46.972
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:46.972
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:46.990
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:46.991
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:47.034
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:47.035
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:48.680
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:48.719
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:48.775
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:48.775
!MESSAGE XSCT Command: [con], Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:02:48.783
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-19

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:00.235
!MESSAGE XSCT Command: [disconnect tcfchan#9], Thread: Thread-412

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:00.246
!MESSAGE XSCT command with result: [disconnect tcfchan#9], Result: [null, ]. Thread: Thread-412

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-02 18:14:01.238
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:01.238
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:01.245
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:01.246
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:01.272
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:01.272
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:01.281
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:01.282
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:01.303
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:01.303
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.327
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.327
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.367
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.367
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.374
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.374
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.375
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#10]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.376
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.384
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.384
!MESSAGE XSCT Command: [version -server], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.386
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.386
!MESSAGE XSCT Command: [version], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.387
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.387
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.394
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.394
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.415
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:04.415
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:07.445
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:07.446
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:07.454
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:07.454
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:07.484
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:07.484
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:10.509
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:10.509
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:10.517
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:10.517
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:10.538
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:10.538
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:13.563
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:13.563
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:13.571
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:13.571
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:13.593
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:13.594
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:16.618
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:16.619
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:16.642
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:16.643
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:16.644
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:16.645
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:16.653
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:16.653
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:16.692
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:16.692
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:16.709
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:16.709
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:16.752
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:16.752
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:18.388
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:18.430
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:18.489
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:18.490
!MESSAGE XSCT Command: [con], Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:14:18.496
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-33

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:35.382
!MESSAGE XSCT Command: [disconnect tcfchan#10], Thread: Thread-454

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:35.390
!MESSAGE XSCT command with result: [disconnect tcfchan#10], Result: [null, ]. Thread: Thread-454

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-02 18:16:36.384
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:36.384
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:36.391
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:36.391
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:36.412
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:36.413
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:36.421
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:36.421
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:36.450
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:36.451
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.476
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.476
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.523
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.524
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.527
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.528
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.529
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#11]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.530
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.540
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.541
!MESSAGE XSCT Command: [version -server], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.543
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.543
!MESSAGE XSCT Command: [version], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.544
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.544
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.551
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.551
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.573
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:39.573
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:42.605
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:42.606
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:42.614
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:42.614
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:42.637
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:42.637
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:45.661
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:45.662
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:45.673
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:45.673
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:45.693
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:45.694
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:48.718
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:48.718
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:48.727
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:48.727
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:48.749
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:48.749
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:51.774
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:51.774
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:51.800
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:51.801
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:51.802
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:51.803
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:51.805
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:51.805
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:51.845
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:51.845
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:51.862
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:51.862
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:51.904
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:51.904
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:53.516
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/pr_app/Debug/pr_app.elf], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:53.554
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:53.613
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:53.613
!MESSAGE XSCT Command: [con], Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-02 18:16:53.619
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-41

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.654
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.664
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.665
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.666
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.667
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.672
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, {"microblaze_0": {"freertos10_xilinx_v1_3": {"name": "freertos10_xilinx",
"version": "1.3",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.1.1",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_3",
},
"standalone_v7_0": {"name": "standalone",
"version": "7.0",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/lib/bsp/standalone_v7_0",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.673
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.674
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.674
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.676
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"lwip211": "1.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.676
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.0"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.681
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.0"  && TYPE == "LIBRARY"}]], Result: [null, /opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/ThirdParty/sw_services/lwip211_v1_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.681
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.682
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Result: [null, axi_bram_ctrl_0 axi_ethernet_0 axi_ethernet_0_dma axi_hwicap_0 axi_quad_spi_0 axi_timer_0 axi_uart16550_0 ddr4_0 microblaze_0_axi_intc microblaze_0_local_memory_dlmb_bram_if_cntlr microblaze_0_local_memory_ilmb_bram_if_cntlr]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.682
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.686
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.3",
},
"axi_ethernet_0": {"name": "axiethernet",
"ver": "5.9",
},
"axi_ethernet_0_dma": {"name": "axidma",
"ver": "9.9",
},
"axi_hwicap_0": {"name": "hwicap",
"ver": "11.2",
},
"axi_quad_spi_0": {"name": "spi",
"ver": "4.4",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.5",
},
"axi_uart16550_0": {"name": "uartns550",
"ver": "3.5",
},
"ddr4_0": {"name": "mig",
"ver": "1.0",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.9",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0": {"name": "cpu",
"ver": "2.9",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.687
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.762
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, {"axi_bram_ctrl_0": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_3": {"name": "bram",
"version": "4.3",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_bram_ctrl_0_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_ethernet_0": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axiethernet_v5_9": {"name": "axiethernet",
"version": "5.9",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axiethernet_v5_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_ethernet_0_dma": {"version": "7.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"axidma_v9_9": {"name": "axidma",
"version": "9.9",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/axidma_v9_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_hwicap_0": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"hwicap_v11_2": {"name": "hwicap",
"version": "11.2",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/hwicap_v11_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_mem_intercon": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"axi_quad_spi_0": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"spi_v4_4": {"name": "spi",
"version": "4.4",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/spi_v4_4",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_timer_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"tmrctr_v4_5": {"name": "tmrctr",
"version": "4.5",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/tmrctr_v4_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_uart16550_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartns550_v3_5": {"name": "uartns550",
"version": "3.5",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartns550_v3_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ddr4_0": {"version": "2.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"mig_v1_0": {"name": "mig",
"version": "1.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/mig_v1_0",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ila_3": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"jtag_axi_0": {"version": "1.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"mdm_1": {"version": "3.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"uartlite_v3_2": {"name": "uartlite",
"version": "3.2",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/uartlite_v3_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0": {"version": "11.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"cpu_v2_9": {"name": "cpu",
"version": "2.9",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_v2_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_intc": {"version": "4.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"intc_v3_9": {"name": "intc",
"version": "3.9",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/intc_v3_9",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_3": {"name": "bram",
"version": "4.3",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_dlmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"version": "4.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
"bram_v4_3": {"name": "bram",
"version": "4.3",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/bram_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"microblaze_0_local_memory_ilmb_v10": {"version": "3.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_local_memory_lmb_bram": {"version": "8.4",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"microblaze_0_xlconcat": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_ddr4_0_100M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"rst_ddr4_0_300M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"xlconstant_0": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"xlconstant_1": {"version": "1.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_0_g_inst": {"version": "1.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_0_ila_lib": {"version": "6.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_0_slot_0_apc": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_0_slot_0_ar": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_0_slot_0_aw": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_0_slot_0_b": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_0_slot_0_r": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
"system_ila_0_slot_0_w": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0",
},
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.764
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:32.765
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.514
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.517
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.517
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.518
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.523
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.525
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.3",
},
"axi_ethernet_0": {"name": "axiethernet",
"ver": "5.9",
},
"axi_ethernet_0_dma": {"name": "axidma",
"ver": "9.9",
},
"axi_hwicap_0": {"name": "hwicap",
"ver": "11.2",
},
"axi_quad_spi_0": {"name": "spi",
"ver": "4.4",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.5",
},
"axi_uart16550_0": {"name": "uartns550",
"ver": "3.5",
},
"ddr4_0": {"name": "mig",
"ver": "1.0",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.9",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0": {"name": "cpu",
"ver": "2.9",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.538
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.540
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.540
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.541
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.543
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.544
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.544
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.545
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"lwip211": "1.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.546
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.0"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.549
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.0"  && TYPE == "LIBRARY"}]], Result: [null, /opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/ThirdParty/sw_services/lwip211_v1_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.549
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.0"  && TYPE == "LIBRARY"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.552
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "lwip211" && VERSION == "1.0"  && TYPE == "LIBRARY"}]], Result: [null, /opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/ThirdParty/sw_services/lwip211_v1_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.552
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:45:34.553
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:02.661
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:02.663
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:02.663
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:02.664
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:02.665
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:02.703
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-mlittle-endian -mxl-soft-mul -mcpu=v11.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "axi_timer_0",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "axi_timer_0",
},
"stdin": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"stdout": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"lwip211": {"api_mode": {"category": "",
"value": "RAW_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"default_tcp_recvmbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"default_udp_recvmbox_size": {"category": "mbox_options",
"value": "100",
"default": "100",
"type": "int",
"desc": "Size of UDP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"dhcp_does_arp_check": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "ARP check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"ipv6_enable": {"category": "lwip_ipv6_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IPv6 enable value",
"permit": "",
"options": {},
"range": "",
},
"ipv6_options": {"category": "lwip_ipv6_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IPv6 Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcpip_core_locking_input": {"category": "mbox_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "TCPIP input core locking",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mbox_options": {"category": "mbox_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Mbox Options",
"permit": "none",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "2048",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED_AUTODETECT",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcpip_mbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCPIP mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:02.706
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:02.707
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:02.708
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:02.709
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:02.710
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:02.710
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_ENDIANNESS], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:02.715
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DATA_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:02.716
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DATA_SIZE], Result: [null, 32]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.845
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.846
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_USE_REORDER_INSTR], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.847
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.847
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_USE_BARREL], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.848
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.848
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_USE_PCMP_INSTR], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.849
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.849
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_USE_DIV], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.850
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.851
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_USE_FPU], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.851
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.852
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_USE_HW_MUL], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.852
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.853
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_AREA_OPTIMIZED], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.856
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.857
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.857
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.858
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"lwip211": "1.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.859
!MESSAGE XSCT Command: [hsi::utils::get_all_libs -json], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.866
!MESSAGE XSCT command with result: [hsi::utils::get_all_libs -json], Result: [null, {"libmetal_v2_0": {"name": "libmetal",
"version": "2.0",
"desc": "Libmetal Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/ThirdParty/sw_services/libmetal_v2_0",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"lwip211_v1_0": {"name": "lwip211",
"version": "1.0",
"desc": "lwip211 library: lwIP (light weight IP) is an open source TCP/IP stack configured for Xilinx hard and soft Ethernet MACs",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-llwip4,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/ThirdParty/sw_services/lwip211_v1_0",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"openamp_v1_5": {"name": "openamp",
"version": "1.5",
"desc": "OpenAmp Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lmetal,-lopen_amp,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/ThirdParty/sw_services/openamp_v1_5",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexr5",
},
"xilffs_v4_1": {"name": "xilffs",
"version": "4.1",
"desc": "Generic Fat File System Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/lib/sw_services/xilffs_v4_1",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilflash_v4_6": {"name": "xilflash",
"version": "4.6",
"desc": "Xilinx Flash library for Intel/AMD CFI compliant parallel flash",
"compilerflags": "",
"linkerflags": "-lxilflash",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/lib/sw_services/xilflash_v4_6",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilfpga_v5_0": {"name": "xilfpga",
"version": "5.0",
"desc": "XilFPGA library provides an interface to the Linux or bare-metal users for configuring the PL over PCAP from PS",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilfpga,-lxil,-lxilsecure,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/lib/sw_services/xilfpga_v5_0",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilisf_v5_13": {"name": "xilisf",
"version": "5.13",
"desc": "Xilinx In-system and Serial Flash Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilisf,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/lib/sw_services/xilisf_v5_13",
"os": "standalone xilkernel freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xillibpm_v1_0": {"name": "xillibpm",
"version": "1.0",
"desc": "Xilinx Versal Platform Management Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxillibpm,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/lib/sw_services/xillibpm_v1_0",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa72 psu_cortexr5",
},
"xilloader_v1_0": {"name": "xilloader",
"version": "1.0",
"desc": "Xilinx Versal Platform Loader Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilloader,-lxillibpm,-lxilplmi,-lxilffs,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/lib/sw_services/xilloader_v1_0",
"os": "standalone",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilmailbox_v1_0": {"name": "xilmailbox",
"version": "1.0",
"desc": "Xilinx IPI Mailbox Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilmailbox,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/lib/sw_services/xilmailbox_v1_0",
"os": "standalone",
"proc": "psu_cortexa72 psu_cortexa53 psu_cortexr5 psu_pmu",
},
"xilpdi_v1_0": {"name": "xilpdi",
"version": "1.0",
"desc": "Xilinx Programable Device Image (PDI) Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpdi,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/lib/sw_services/xilpdi_v1_0",
"os": "standalone",
"proc": "psu_cortexa72 psu_cortexr5",
},
"xilplmi_v1_0": {"name": "xilplmi",
"version": "1.0",
"desc": "Xilinx versal Platform Loader and Manager Interface Library",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilplmi,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/lib/sw_services/xilplmi_v1_0",
"os": "standalone",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilpm_v2_5": {"name": "xilpm",
"version": "2.5",
"desc": "Power Management API Library for ZynqMP",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/lib/sw_services/xilpm_v2_5",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
"xilrsa_v1_5": {"name": "xilrsa",
"version": "1.5",
"desc": "Xilinx RSA Library to access RSA and SHA software algorithms on Zynq",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/lib/sw_services/xilrsa_v1_5",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9",
},
"xilsecure_v4_0": {"name": "xilsecure",
"version": "4.0",
"desc": "Xilinx Secure Library provides interface to AES, RSA and SHA hardware engines on ZynqMP Soc and Versal",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/lib/sw_services/xilsecure_v4_0",
"os": "standalone freertos10_xilinx",
"proc": "psu_cortexa53 psu_cortexr5 psu_pmu psu_cortexa72 psv_cortexa72",
},
"xilskey_v6_7": {"name": "xilskey",
"version": "6.7",
"desc": "Xilinx Secure Key Library supports programming efuse and bbram",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group",
"repo": "/opt/Xilinx_2019.1/SDK/2019.1/data/embeddedsw/lib/sw_services/xilskey_v6_7",
"os": "standalone freertos10_xilinx",
"proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexr5 psu_pmu microblaze psu_cortexa72 psv_cortexa72",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.866
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.869
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.3",
},
"axi_ethernet_0": {"name": "axiethernet",
"ver": "5.9",
},
"axi_ethernet_0_dma": {"name": "axidma",
"ver": "9.9",
},
"axi_hwicap_0": {"name": "hwicap",
"ver": "11.2",
},
"axi_quad_spi_0": {"name": "spi",
"ver": "4.4",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.5",
},
"axi_uart16550_0": {"name": "uartns550",
"ver": "3.5",
},
"ddr4_0": {"name": "mig",
"ver": "1.0",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.9",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0": {"name": "cpu",
"ver": "2.9",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.869
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.870
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.870
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.871
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.892
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.894
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.894
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.895
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.896
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.896
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.897
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.897
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:03.897
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf -sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss -app empty_application -processor microblaze_0 -os standalone -dir /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/src], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:04.085
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf -sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss -app empty_application -processor microblaze_0 -os standalone -dir /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/src], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:04.120
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:04.160
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"microblaze_0": {"archiver": {"category": "",
"value": "mb-ar",
"default": "mb-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "mb-gcc",
"default": "mb-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-mlittle-endian -mxl-soft-mul -mcpu=v11.0",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail bacause there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-ffunction-sections -fdata-sections -Wall -Wextra",
"default": "-ffunction-sections -fdata-sections -Wall -Wextra",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
"xmdstub_peripheral": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Debug peripheral to be used with xmdstub",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "axi_timer_0",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "axi_timer_0",
},
"stdin": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"stdout": {"category": "",
"value": "axi_uart16550_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "axi_uart16550_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the repective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"lwip211": {"api_mode": {"category": "",
"value": "RAW_API",
"default": "RAW_API",
"type": "enum",
"desc": "Mode of operation for lwIP (RAW API/Sockets API)",
"permit": "",
"options": {"RAW_API": "RAW API",
"SOCKET_API": "SOCKET API",
},
"range": "",
},
"arp_options": {"category": "arp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ARP Options",
"permit": "none",
"options": {},
"range": "",
},
"arp_queueing": {"category": "arp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "If enabled outgoing packets are queued during hardware address resolution.",
"permit": "",
"options": {},
"range": "",
},
"arp_table_size": {"category": "arp_options",
"value": "10",
"default": "10",
"type": "int",
"desc": "Number of active hardware address IP address pairs cached.",
"permit": "",
"options": {},
"range": "",
},
"debug_options": {"category": "debug_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "none",
"options": {},
"range": "",
},
"default_tcp_recvmbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"default_udp_recvmbox_size": {"category": "mbox_options",
"value": "100",
"default": "100",
"type": "int",
"desc": "Size of UDP receive mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"dhcp_does_arp_check": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "ARP check on offered addresses?",
"permit": "",
"options": {},
"range": "",
},
"dhcp_options": {"category": "dhcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "none",
"options": {},
"range": "",
},
"emac_number": {"category": "temac_adapter_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Zynq Ethernet Interface number",
"permit": "",
"options": {},
"range": "",
},
"icmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug ICMP protocol",
"permit": "",
"options": {},
"range": "",
},
"icmp_options": {"category": "icmp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "ICMP Options",
"permit": "none",
"options": {},
"range": "",
},
"icmp_ttl": {"category": "icmp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "ICMP TTL value",
"permit": "",
"options": {},
"range": "",
},
"igmp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IGMP protocol",
"permit": "",
"options": {},
"range": "",
},
"igmp_options": {"category": "igmp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IGMP Options",
"permit": "",
"options": {},
"range": "",
},
"ip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug IP layer",
"permit": "",
"options": {},
"range": "",
},
"ip_default_ttl": {"category": "lwip_ip_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "Global default TTL used by transport layers",
"permit": "",
"options": {},
"range": "",
},
"ip_forward": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enable forwarding IP packets across network interfaces.",
"permit": "",
"options": {},
"range": "",
},
"ip_frag": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Fragment outgoing IP packets if their size exceeds MTU",
"permit": "",
"options": {},
"range": "",
},
"ip_frag_max_mtu": {"category": "lwip_ip_options",
"value": "1500",
"default": "1500",
"type": "int",
"desc": "Assumed max MTU on any interface for IP frag buffer",
"permit": "",
"options": {},
"range": "",
},
"ip_options": {"category": "lwip_ip_options",
"value": "0",
"default": "0",
"type": "int",
"desc": "1 = IP options are allowed (but not parsed). 0 = packets with IP options are dropped",
"permit": "",
"options": {},
"range": "",
},
"ip_reass_max_pbufs": {"category": "lwip_ip_options",
"value": "128",
"default": "128",
"type": "int",
"desc": "Reassembly PBUF Queue Length",
"permit": "",
"options": {},
"range": "",
},
"ip_reassembly": {"category": "lwip_ip_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Reassemble incoming fragmented IP packets",
"permit": "",
"options": {},
"range": "",
},
"ipv6_enable": {"category": "lwip_ipv6_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "IPv6 enable value",
"permit": "",
"options": {},
"range": "",
},
"ipv6_options": {"category": "lwip_ipv6_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IPv6 Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP Debug?",
"permit": "",
"options": {},
"range": "",
},
"lwip_dhcp": {"category": "dhcp_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Is DHCP required?",
"permit": "",
"options": {},
"range": "",
},
"lwip_ip_options": {"category": "lwip_ip_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "IP Options",
"permit": "none",
"options": {},
"range": "",
},
"lwip_memory_options": {"category": "lwip_memory_options",
"value": "",
"default": "",
"type": "",
"desc": "Options controlling lwIP memory usage",
"permit": "",
"options": {},
"range": "",
},
"lwip_stats": {"category": "stats_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcp_keepalive": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable keepalive processing with default interval",
"permit": "",
"options": {},
"range": "",
},
"lwip_tcpip_core_locking_input": {"category": "mbox_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "TCPIP input core locking",
"permit": "",
"options": {},
"range": "",
},
"lwip_udp": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "",
"options": {},
"range": "",
},
"mbox_options": {"category": "mbox_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Mbox Options",
"permit": "none",
"options": {},
"range": "",
},
"mem_size": {"category": "lwip_memory_options",
"value": "131072",
"default": "131072",
"type": "int",
"desc": "Size of the heap memory (bytes).",
"permit": "",
"options": {},
"range": "",
},
"memp_n_pbuf": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of memp struct pbufs. Set this high if application sends lot of data out of ROM",
"permit": "",
"options": {},
"range": "",
},
"memp_n_sys_timeout": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of simultaneously active timeouts",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb": {"category": "lwip_memory_options",
"value": "32",
"default": "32",
"type": "int",
"desc": "Number of active TCP PCBs. One per active TCP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_pcb_listen": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of listening TCP connections",
"permit": "",
"options": {},
"range": "",
},
"memp_n_tcp_seg": {"category": "lwip_memory_options",
"value": "256",
"default": "256",
"type": "int",
"desc": "Number of simultaneously queued TCP segments",
"permit": "",
"options": {},
"range": "",
},
"memp_n_udp_pcb": {"category": "lwip_memory_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "Number of active UDP PCBs. One per active UDP connection",
"permit": "",
"options": {},
"range": "",
},
"memp_num_api_msg": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of api msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netbuf": {"category": "lwip_memory_options",
"value": "8",
"default": "8",
"type": "int",
"desc": "Number of struct netbufs (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_netconn": {"category": "lwip_memory_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of struct netconns (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"memp_num_tcpip_msg": {"category": "lwip_memory_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of tcpip msg structures (socket mode only)",
"permit": "",
"options": {},
"range": "",
},
"n_rx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for RX Interrupt coalescing.Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_rx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of RX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"n_tx_coalesce": {"category": "temac_adapter_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Setting for TX Interrupt coalescing. Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"n_tx_descriptors": {"category": "temac_adapter_options",
"value": "64",
"default": "64",
"type": "int",
"desc": "Number of TX Buffer Descriptors to be used in SDMA mode",
"permit": "",
"options": {},
"range": "",
},
"netif_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug network interface layer",
"permit": "",
"options": {},
"range": "",
},
"no_sys_no_timers": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Drops support for sys_timeout when NO_SYS==1",
"permit": "",
"options": {},
"range": "",
},
"pbuf_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug pbuf layer",
"permit": "",
"options": {},
"range": "",
},
"pbuf_link_hlen": {"category": "pbuf_options",
"value": "16",
"default": "16",
"type": "int",
"desc": "Number of bytes that should be allocated for a link level header.",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_options": {"category": "pbuf_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Pbuf Options",
"permit": "none",
"options": {},
"range": "",
},
"pbuf_pool_bufsize": {"category": "pbuf_options",
"value": "1700",
"default": "1700",
"type": "int",
"desc": "Size of each pbuf in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"pbuf_pool_size": {"category": "pbuf_options",
"value": "2048",
"default": "256",
"type": "int",
"desc": "Number of buffers in pbuf pool.",
"permit": "",
"options": {},
"range": "",
},
"phy_link_speed": {"category": "temac_adapter_options",
"value": "CONFIG_LINKSPEED_AUTODETECT",
"default": "CONFIG_LINKSPEED_AUTODETECT",
"type": "enum",
"desc": "link speed as negotiated by the PHY",
"permit": "",
"options": {"CONFIG_LINKSPEED10": "10 Mbps",
"CONFIG_LINKSPEED100": "100 Mbps",
"CONFIG_LINKSPEED1000": "1000 Mbps",
"CONFIG_LINKSPEED_AUTODETECT": "Autodetect",
},
"range": "",
},
"socket_mode_thread_prio": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Priority of threads in socket mode",
"permit": "",
"options": {},
"range": "",
},
"stats_options": {"category": "stats_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Turn on lwIP statistics?",
"permit": "none",
"options": {},
"range": "",
},
"sys_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug sys arch layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug TCP layer",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_ip_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP and IP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet.",
"permit": "",
"options": {},
"range": "",
},
"tcp_maxrtx": {"category": "tcp_options",
"value": "12",
"default": "12",
"type": "int",
"desc": "TCP Maximum retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_mss": {"category": "tcp_options",
"value": "1460",
"default": "1460",
"type": "int",
"desc": "TCP Maximum segment size (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_options": {"category": "tcp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is TCP required ?",
"permit": "none",
"options": {},
"range": "",
},
"tcp_queue_ooseq": {"category": "tcp_options",
"value": "1",
"default": "1",
"type": "int",
"desc": "Should TCP queue segments arriving out of order. Set to 0 if your device is low on memory",
"permit": "",
"options": {},
"range": "",
},
"tcp_rx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Receive checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_snd_buf": {"category": "tcp_options",
"value": "8192",
"default": "8192",
"type": "int",
"desc": "TCP sender buffer space (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcp_synmaxrtx": {"category": "tcp_options",
"value": "4",
"default": "4",
"type": "int",
"desc": "TCP Maximum SYN retransmission value",
"permit": "",
"options": {},
"range": "",
},
"tcp_ttl": {"category": "tcp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "TCP TTL value",
"permit": "",
"options": {},
"range": "",
},
"tcp_tx_checksum_offload": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Offload TCP Transmit checksum calculation (hardware support required).Applicable only for Axi-Ethernet/xps-ll-temac.",
"permit": "",
"options": {},
"range": "",
},
"tcp_wnd": {"category": "tcp_options",
"value": "2048",
"default": "2048",
"type": "int",
"desc": "TCP Window (bytes)",
"permit": "",
"options": {},
"range": "",
},
"tcpip_mbox_size": {"category": "mbox_options",
"value": "200",
"default": "200",
"type": "int",
"desc": "Size of TCPIP mbox queue.",
"permit": "",
"options": {},
"range": "",
},
"temac_adapter_options": {"category": "temac_adapter_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Settings for xps-ll-temac/Axi-Ethernet/Gem lwIP adapter",
"permit": "none",
"options": {},
"range": "",
},
"temac_use_jumbo_frames": {"category": "temac_adapter_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "use jumbo frames",
"permit": "",
"options": {},
"range": "",
},
"udp_debug": {"category": "debug_options",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Debug UDP layer",
"permit": "",
"options": {},
"range": "",
},
"udp_options": {"category": "udp_options",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Is UDP required ?",
"permit": "none",
"options": {},
"range": "",
},
"udp_ttl": {"category": "udp_options",
"value": "255",
"default": "255",
"type": "int",
"desc": "UDP TTL value",
"permit": "",
"options": {},
"range": "",
},
"use_axieth_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures axiethernet adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
"use_emaclite_on_zynq": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Option if set to 1 ensures emaclite adapter being used in Zynq. Valid only for Zynq",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2020-09-04 20:46:05.161
!MESSAGE Indexed 'Lwip211_bsp_xhwicap_low_level_example_1' (1 sources, 52 headers) in 0.872 sec: 1,571 declarations; 2,385 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:05.339
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:05.341
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:05.341
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:05.342
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"procname": "microblaze_0",
"osname": "standalone",
"osver": "7.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:05.342
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:05.343
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, lwip211]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:05.343
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:05.344
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"lwip211": "1.0",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:05.344
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:05.347
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, {"axi_bram_ctrl_0": {"name": "bram",
"ver": "4.3",
},
"axi_ethernet_0": {"name": "axiethernet",
"ver": "5.9",
},
"axi_ethernet_0_dma": {"name": "axidma",
"ver": "9.9",
},
"axi_hwicap_0": {"name": "hwicap",
"ver": "11.2",
},
"axi_quad_spi_0": {"name": "spi",
"ver": "4.4",
},
"axi_timer_0": {"name": "tmrctr",
"ver": "4.5",
},
"axi_uart16550_0": {"name": "uartns550",
"ver": "3.5",
},
"ddr4_0": {"name": "mig",
"ver": "1.0",
},
"microblaze_0_axi_intc": {"name": "intc",
"ver": "3.9",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"name": "bram",
"ver": "4.3",
},
"microblaze_0": {"name": "cpu",
"ver": "2.9",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:05.348
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:05.349
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp/system.mss], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:48.183
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_PROFILE_SIZE], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:48.185
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0 C_DEBUG_PROFILE_SIZE], Result: [null, 0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:51.521
!MESSAGE XSCT Command: [disconnect tcfchan#11], Thread: Thread-558

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:51.559
!MESSAGE XSCT command with result: [disconnect tcfchan#11], Result: [null, ]. Thread: Thread-558

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-04 20:46:52.562
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:52.563
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:52.570
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:52.570
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:52.591
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:52.592
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:52.599
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:52.599
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:52.621
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:52.621
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.646
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.646
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.683
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.683
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.687
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.687
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.688
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#12]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.688
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.695
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.695
!MESSAGE XSCT Command: [version -server], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.697
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.697
!MESSAGE XSCT Command: [version], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.697
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.698
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.705
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.705
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.727
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:55.727
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:58.753
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:58.754
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:58.762
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:58.762
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:58.784
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:46:58.784
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:01.810
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:01.811
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:01.819
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:01.819
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:01.848
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:01.849
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:04.874
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:04.874
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:04.882
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:04.882
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:04.904
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:04.904
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:07.929
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:07.929
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:07.955
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:07.956
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:07.958
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:07.959
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:07.960
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:07.960
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:08.001
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:08.002
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:08.016
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:08.017
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:08.057
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:08.058
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/Debug/Lwip211_bsp_xhwicap_low_level_example_1.elf], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:08.145
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/Debug/Lwip211_bsp_xhwicap_low_level_example_1.elf], Result: [null, ]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:08.190
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:08.239
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:08.239
!MESSAGE XSCT Command: [con], Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 20:47:08.245
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-79

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:42.215
!MESSAGE XSCT Command: [disconnect tcfchan#12], Thread: Thread-600

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:42.228
!MESSAGE XSCT command with result: [disconnect tcfchan#12], Result: [null, ]. Thread: Thread-600

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-04 21:02:43.218
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:43.219
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:43.226
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:43.226
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:43.251
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:43.252
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:43.259
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:43.259
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:43.280
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:43.280
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.306
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.306
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.342
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.343
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.346
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.346
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.347
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#13]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.347
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.354
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.355
!MESSAGE XSCT Command: [version -server], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.356
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.356
!MESSAGE XSCT Command: [version], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.357
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.357
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.365
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.365
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.387
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:46.388
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:49.415
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:49.415
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:49.422
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:49.422
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:49.446
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:49.447
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:52.473
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:52.474
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:52.483
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:52.483
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:52.505
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:52.505
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:55.531
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:55.531
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:55.540
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:55.540
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:55.562
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:55.562
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.587
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.587
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.612
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.613
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.613
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.614
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.615
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.615
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.652
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.653
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.669
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.670
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.711
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.712
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/Debug/Lwip211_bsp_xhwicap_low_level_example_1.elf], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.785
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/Debug/Lwip211_bsp_xhwicap_low_level_example_1.elf], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.810
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.869
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.869
!MESSAGE XSCT Command: [con], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:02:58.876
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:17.889
!MESSAGE XSCT Command: [disconnect tcfchan#13], Thread: Thread-642

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:17.900
!MESSAGE XSCT command with result: [disconnect tcfchan#13], Result: [null, ]. Thread: Thread-642

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-04 21:22:18.892
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:18.893
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:18.901
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:18.901
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:18.926
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:18.926
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:18.934
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:18.934
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:18.958
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:18.958
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:21.983
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:21.984
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.025
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.025
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.029
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.029
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.030
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#14]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.030
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.039
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.040
!MESSAGE XSCT Command: [version -server], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.041
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.042
!MESSAGE XSCT Command: [version], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.042
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.043
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.049
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.049
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.073
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:22.073
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:25.099
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:25.099
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:25.108
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:25.108
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:25.137
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:25.138
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:28.164
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:28.165
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:28.175
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:28.176
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:28.202
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:28.203
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:31.228
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:31.228
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:31.237
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:31.238
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:31.260
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:31.260
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.285
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.286
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.310
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.310
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.311
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.312
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.313
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.314
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.353
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.353
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.383
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.384
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.427
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.428
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/Debug/Lwip211_bsp_xhwicap_low_level_example_1.elf], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.513
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/Debug/Lwip211_bsp_xhwicap_low_level_example_1.elf], Result: [null, ]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.550
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.605
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.605
!MESSAGE XSCT Command: [con], Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:22:34.611
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-81

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:06.406
!MESSAGE XSCT Command: [disconnect tcfchan#14], Thread: Thread-684

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:06.419
!MESSAGE XSCT command with result: [disconnect tcfchan#14], Result: [null, ]. Thread: Thread-684

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-04 21:28:07.408
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:07.409
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:07.419
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#15]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:07.419
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:07.444
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:07.444
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:07.451
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:07.451
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:07.475
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:07.475
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.499
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.500
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.537
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.538
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.541
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.542
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.543
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#15]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.543
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.550
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.550
!MESSAGE XSCT Command: [version -server], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.551
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.552
!MESSAGE XSCT Command: [version], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.552
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.553
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.562
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.562
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.584
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:10.584
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:13.609
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:13.610
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:13.619
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:13.619
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:13.642
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:13.642
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:16.668
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:16.668
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:16.677
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:16.678
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:16.700
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:16.701
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:19.726
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:19.726
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:19.736
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:19.737
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:19.757
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:19.758
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:22.782
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:22.783
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:22.809
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:22.809
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:22.813
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:22.814
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:22.815
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:22.815
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:22.855
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:22.856
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:22.886
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:22.887
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:22.933
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:22.933
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/Debug/Lwip211_bsp_xhwicap_low_level_example_1.elf], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:23.017
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/Debug/Lwip211_bsp_xhwicap_low_level_example_1.elf], Result: [null, ]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:23.052
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:23.107
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:23.107
!MESSAGE XSCT Command: [con], Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:28:23.114
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-88

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:21.559
!MESSAGE XSCT Command: [disconnect tcfchan#15], Thread: Thread-726

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:21.572
!MESSAGE XSCT command with result: [disconnect tcfchan#15], Result: [null, ]. Thread: Thread-726

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-04 21:29:22.561
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:22.562
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:22.575
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#16]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:22.575
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:22.600
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:22.601
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:22.611
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:22.612
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:22.634
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:22.635
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.660
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.660
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.700
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.700
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.704
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.704
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.705
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#16]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.706
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.713
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.713
!MESSAGE XSCT Command: [version -server], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.715
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.715
!MESSAGE XSCT Command: [version], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.716
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.716
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.726
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.726
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.749
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:25.750
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:28.774
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:28.775
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:28.784
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:28.784
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:28.806
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:28.807
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:31.832
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:31.832
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:31.842
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:31.843
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:31.866
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:31.866
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:34.891
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:34.891
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:34.899
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:34.899
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:34.921
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:34.921
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:37.946
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:37.947
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:37.971
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:37.972
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:37.973
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:37.973
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:37.975
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:37.975
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:38.013
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:38.014
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:38.041
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:38.041
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:38.086
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:38.086
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/Debug/Lwip211_bsp_xhwicap_low_level_example_1.elf], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:38.169
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/Debug/Lwip211_bsp_xhwicap_low_level_example_1.elf], Result: [null, ]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:38.208
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:38.264
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:38.264
!MESSAGE XSCT Command: [con], Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:29:38.272
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-86

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:09.893
!MESSAGE XSCT Command: [disconnect tcfchan#16], Thread: Thread-768

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:09.906
!MESSAGE XSCT command with result: [disconnect tcfchan#16], Result: [null, ]. Thread: Thread-768

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-04 21:36:10.896
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:10.896
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:10.903
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#17]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:10.904
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:10.930
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:10.930
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:10.938
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:10.938
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:10.959
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:10.959
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:13.986
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:13.986
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.024
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.024
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.027
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.027
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.028
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#17]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.029
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.035
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.035
!MESSAGE XSCT Command: [version -server], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.037
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.037
!MESSAGE XSCT Command: [version], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.038
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.038
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.048
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.048
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.069
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:14.069
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:17.094
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:17.095
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:17.102
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:17.103
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:17.124
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:17.124
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:20.151
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:20.151
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:20.162
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:20.162
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:20.184
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:20.185
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:23.211
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:23.211
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:23.220
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:23.220
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:23.242
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:23.242
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.268
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.269
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.294
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.294
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.296
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.296
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.297
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.298
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.334
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.335
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.352
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.353
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.395
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.396
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/Debug/Lwip211_bsp_xhwicap_low_level_example_1.elf], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.482
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/Debug/Lwip211_bsp_xhwicap_low_level_example_1.elf], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.512
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.572
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.573
!MESSAGE XSCT Command: [con], Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:36:26.579
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-55

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:41.953
!MESSAGE XSCT Command: [disconnect tcfchan#17], Thread: Thread-810

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:41.965
!MESSAGE XSCT command with result: [disconnect tcfchan#17], Result: [null, ]. Thread: Thread-810

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-04 21:40:42.955
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:42.956
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:42.963
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#18]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:42.964
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:42.979
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:42.979
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:42.987
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:42.987
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:43.007
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:43.008
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.032
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.032
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.073
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==0} -index 0], Result: [null, ]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.073
!MESSAGE XSCT Command: [fpga -state], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.077
!MESSAGE XSCT command with result: [fpga -state], Result: [null, FPGA is configured]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.078
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.079
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#18]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.079
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.086
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.087
!MESSAGE XSCT Command: [version -server], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.088
!MESSAGE XSCT command with result: [version -server], Result: [null, 2019.1]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.088
!MESSAGE XSCT Command: [version], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.089
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2019.1
SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.089
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.097
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.098
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.121
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:46.121
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:49.146
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:49.147
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:49.155
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:49.155
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:49.188
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:49.188
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:52.213
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:52.214
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:52.222
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:52.222
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:52.244
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:52.244
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:55.270
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:55.270
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:55.278
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-U1-VCU128 FT4232H 091847100713A
  5  Platform Cable USB II 00001b8ec38901 (error board power off)]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:55.279
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:55.300
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level==1}], Result: [null,      2  xcvu37p (idcode 14b79093 irlen 18 fpga)]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:55.301
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.325
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Platform Cable USB II 00001b8ec38901 (error board power off)" && level==1}], Result: [null, ]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.325
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.350
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A" && level == 0}], Result: [null, ]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.350
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.351
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.352
!MESSAGE XSCT Command: [configparams mdm-detect-bscan-mask 2], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.353
!MESSAGE XSCT command with result: [configparams mdm-detect-bscan-mask 2], Result: [null, ]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.353
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.394
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.395
!MESSAGE XSCT Command: [rst -processor], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.422
!MESSAGE XSCT command with result: [rst -processor], Result: [null, ]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.422
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.462
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.462
!MESSAGE XSCT Command: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/Debug/Lwip211_bsp_xhwicap_low_level_example_1.elf], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.544
!MESSAGE XSCT command with result: [dow /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/Lwip211_bsp_xhwicap_low_level_example_1/Debug/Lwip211_bsp_xhwicap_low_level_example_1.elf], Result: [null, ]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.572
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.624
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "microblaze*#0" && bscan=="USER2"  && jtag_cable_name =~ "Xilinx HW-U1-VCU128 FT4232H 091847100713A"} -index 0], Result: [null, ]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.624
!MESSAGE XSCT Command: [con], Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-04 21:40:58.631
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-92

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-07 13:03:08.807
!MESSAGE XSCT Command: [disconnect tcfchan#18], Thread: Thread-853

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-07 13:03:09.797
!MESSAGE XSCT command with result: [disconnect tcfchan#18], Result: [null, ]. Thread: Thread-853
!SESSION 2020-09-13 20:38:02.405 -----------------------------------------------
eclipse.buildId=2019.1
java.version=1.8.0_112
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=en_US
Command-line arguments:  -data /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211 -os linux -ws gtk -arch x86_64

!ENTRY org.eclipse.ui 2 0 2020-09-13 20:38:04.634
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2020-09-13 20:38:04.634
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY org.eclipse.ui 2 0 2020-09-13 20:38:05.445
!MESSAGE Warnings while parsing the commands from the 'org.eclipse.ui.commands' and 'org.eclipse.ui.actionDefinitions' extension points.
!SUBENTRY 1 org.eclipse.ui 2 0 2020-09-13 20:38:05.445
!MESSAGE Commands should really have a category: plug-in='com.xilinx.sdk.appwiz', id='com.xilinx.sdk.app.commands.ChangeAtfBuiltReferences', categoryId='com.xilinx.sdk.app.commands.category'

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:38:14.220
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:38:14.220
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:38:14.226
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:38:14.226
!MESSAGE XSCT Command: [setws /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211], Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:38:14.304
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-4

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:38:14.304
!MESSAGE XSCT command with result: [setws /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211], Result: [null, ]. Thread: Thread-17

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:38:14.346
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:38:17.867
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, ]. Thread: Worker-6

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:43:37.587
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:43:37.589
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, {"device": "xcvu37p",
"family": "virtexuplusHBM",
"timestamp": "Tue Aug  4 15:03:47 2020",
"vivado_version": "2019.1",
"part": "xcvu37p-fsvh2892-2L-e",
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:43:37.590
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:43:37.605
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, {"axi_bram_ctrl_0": {"hier_name": "axi_bram_ctrl_0",
"type": "axi_bram_ctrl",
"version": "4.1",
"ip_type": "MEMORY_CNTLR",
},
"axi_bram_ctrl_0_bram": {"hier_name": "axi_bram_ctrl_0_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"axi_ethernet_0": {"hier_name": "axi_ethernet_0",
"type": "axi_ethernet",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_ethernet_0_dma": {"hier_name": "axi_ethernet_0_dma",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_hwicap_0": {"hier_name": "axi_hwicap_0",
"type": "axi_hwicap",
"version": "3.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_quad_spi_0": {"hier_name": "axi_quad_spi_0",
"type": "axi_quad_spi",
"version": "3.2",
"ip_type": "MEMORY_CNTLR",
},
"axi_timer_0": {"hier_name": "axi_timer_0",
"type": "axi_timer",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_uart16550_0": {"hier_name": "axi_uart16550_0",
"type": "axi_uart16550",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"ddr4_0": {"hier_name": "ddr4_0",
"type": "ddr4",
"version": "2.2",
"ip_type": "PERIPHERAL",
},
"ila_3": {"hier_name": "ila_3",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"jtag_axi_0": {"hier_name": "jtag_axi_0",
"type": "jtag_axi",
"version": "1.2",
"ip_type": "PERIPHERAL",
},
"mdm_1": {"hier_name": "mdm_1",
"type": "mdm",
"version": "3.2",
"ip_type": "DEBUG",
},
"microblaze_0": {"hier_name": "microblaze_0",
"type": "microblaze",
"version": "11.0",
"ip_type": "PROCESSOR",
},
"microblaze_0_axi_intc": {"hier_name": "microblaze_0_axi_intc",
"type": "axi_intc",
"version": "4.1",
"ip_type": "INTERRUPT_CNTLR",
},
"microblaze_0_axi_periph": {"hier_name": "microblaze_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_dlmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_dlmb_v10": {"hier_name": "microblaze_0_local_memory_dlmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {"hier_name": "microblaze_0_local_memory_ilmb_bram_if_cntlr",
"type": "lmb_bram_if_cntlr",
"version": "4.0",
"ip_type": "MEMORY_CNTLR",
},
"microblaze_0_local_memory_ilmb_v10": {"hier_name": "microblaze_0_local_memory_ilmb_v10",
"type": "lmb_v10",
"version": "3.0",
"ip_type": "BUS",
},
"microblaze_0_local_memory_lmb_bram": {"hier_name": "microblaze_0_local_memory_lmb_bram",
"type": "blk_mem_gen",
"version": "8.4",
"ip_type": "MEMORY",
},
"microblaze_0_xlconcat": {"hier_name": "microblaze_0_xlconcat",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"rst_ddr4_0_100M": {"hier_name": "rst_ddr4_0_100M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"rst_ddr4_0_300M": {"hier_name": "rst_ddr4_0_300M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"xlconstant_1": {"hier_name": "xlconstant_1",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_apc": {"hier_name": "system_ila_0/system_ila_0_slot_0_apc",
"type": "axi_protocol_checker",
"version": "2.0",
"ip_type": "MONITOR",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 1 0 2020-09-13 20:43:39.485
!MESSAGE Updating toolusage

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:43:39.491
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:43:39.495
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf], Result: [null, {}]. Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:43:39.495
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Thread: Worker-3

!ENTRY com.xilinx.sdk.utils 0 0 2020-09-13 20:43:39.743
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json /home/vu37p/QiLe/ICAP_bits_mcs/20200901/PR_Lwip211/top_hw_platform_0/system.hdf microblaze_0], Result: [null, {"axi_bram_ctrl_0": {},
"axi_ethernet_0": {"RESET_AND_ADDRESS_FILTER_REG": {"description": "Reset and Address Filter Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"MCSTREJ": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Reject Receive Multicast Destination Address.
  0  Accept receive multicast destination address Ethernet frames that meet address filtering specified in FMI register and/or the multicast address table.
  1  Reject all receive multicast destination address Ethernet frames regardless of FMI register and multicast address table.For each I/O bit programmed as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BCSTREJ": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Reject Receive Broadcast Destination Address.
  0  Accept receive broadcast destination address Ethernet frames.
  1  Reject all receive broadcast destination address Ethernet frames. This is the only method available for blocking broadcast Ethernet frames.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXVTAGMODE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "2",
"desc": "Transmit VLAN Tag Mode.
  00  No VLAN tags are added to transmit frames.
  01  VLAN tags are added to all transmit frames.
  10  VLAN tags are added to all transmit frames that already have a VLAN tag.
  11  VLAN tags are added to select transmit frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXVTAGMODE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "2",
"desc": "Receive VLAN Tag Mode.
  00  No VLAN tags are added to receive frames.
  01  VLAN tags are added to all receive frames.
  10  VLAN tags are added to all receive frames that already have a VLAN tag.
  11  VLAN tags are added to select receive frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXVSTRPMODE": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "2",
"desc": "Transmit VLAN Strip Mode.
  00  No VLAN tags are stripped to transmit frames.
  01  One VLAN tag is stripped from all transmit frames that have VLAN tags.
  10  Reserved.
  11  One VLAN tag is stripped from select transmit frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXVSTRPMODE": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "2",
"desc": "Receive VLAN Strip Mode.
  00  No VLAN tags are stripped to receive frames.
  01  One VLAN tag is stripped from all receive frames that have VLAN tags.
  10  Reserved.
  11  One VLAN tag is stripped from select receive frames that already have VLAN tags.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"NEWFNCENBL": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "New Functions Enable.
  0  Disable new functions.
  1  Enable new functions if present.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EMULTIFLTRENBL": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Enhanced Multicast Filter Enable.
  0  Disable enhanced multicast address filtering mode.
  1  Enable enhanced multicast address filtering mode if present.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXBADFRMEN": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Bad Frame Enable.
  0  Normal operation, bad frames are rejected.
  1  Bad frames are accepted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMIT_PAUSE_FRAME_REG": {"description": "Transmit Pause Frame Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"TPFV": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Transmit Pause Frame Value.
  These bits denote the value of the transmit pause frame pause time in units of 512 bit times. If enabled by the FCC register, writing a value into this register initiates the transmission of a single pause frame with the pause value defined in this field.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMIT_IFG_ADJUST_REG": {"description": "Transmit Inter Frame Gap Adjustment Register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"IFGP0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Transmit Inter Frame Gap Adjustment Value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTERRUPT_STATUS_REG": {"description": "Interrupt Status Register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"HARDACSCMPLT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Hard register Access Complete.
  0  Hard register access is not complete.
  1  Hard register access is complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AUTONEG": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Auto-Negotiation Complete.
  0  auto-negotiation not complete.
  1  auto-negotiation complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXCMPLT": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete.
  0  no frame received.
  1  frame received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXRJECT": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Frame Rejected.
  0  no receive frame rejected.
  1  receive frame was rejected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXMEMOVR": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Memory Overrun.
  0  normal operation, no overflow occurred.
  1  receive Memory overflow occurred and data was lost.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXCMPLT": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete.
  0  no frame transmitted.
  1  frame transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDCMLOCK": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive DCM Lock.
  0  RX digital clock manager (DCM) not locked.
  1  RX DCM Locked.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MGTRDY": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Serial Transceiver Ready.
  0  Serial transceiver / TEMAC not ready.
  1  Serial transceiver / TEMAC ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYRSTCMPLT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Reset Complete.
  0  PHY not ready.
  1  PHY ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTERRUPT_PENDING_REG": {"description": "Interrupt Pending Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"HARDACSCMPLT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Hard register Access Complete.
  0  Hard register access is not complete.
  1  Hard register access is complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AUTONEG": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Auto-Negotiation Complete.
  0  auto-negotiation not complete.
  1  auto-negotiation complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXCMPLT": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete.
  0  no frame received.
  1  frame received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXRJECT": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Frame Rejected.
  0  no receive frame rejected.
  1  receive frame was rejected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXMEMOVR": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Memory Overrun.
  0  normal operation, no overflow occurred.
  1  receive Memory overflow occurred and data was lost.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXCMPLT": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete.
  0  no frame transmitted.
  1  frame transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDCMLOCK": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive DCM Lock.
  0  RX digital clock manager (DCM) not locked.
  1  RX DCM Locked.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MGTRDY": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MGT Ready.
  0  Serial transceiver / TEMAC not ready.
  1  Serial transceiver / TEMAC ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYRSTCMPLT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Reset Complete.
  0  PHY not ready.
  1  PHY ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTERRUPT_ENABLE_REG": {"description": "Interrupt Enable Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"HARDACSCMPLT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Hard register Access Complete.
  0  Hard register access is not complete.
  1  Hard register access is complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AUTONEG": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Auto-Negotiation Complete.
  0  auto-negotiation not complete.
  1  auto-negotiation complete.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXCMPLT": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Complete.
  0  no frame received.
  1  frame received.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXRJECT": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Frame Rejected.
  0  no receive frame rejected.
  1  receive frame was rejected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXMEMOVR": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Memory Overrun.
  0  normal operation, no overflow occurred.
  1  receive Memory overflow occurred and data was lost.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXCMPLT": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Complete.
  0  no frame transmitted.
  1  frame transmitted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDCMLOCK": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive DCM Lock.
  0  RX digital clock manager (DCM) not locked.
  1  RX DCM Locked.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MGTRDY": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MGT Ready.
  0  Serial transceiver / TEMAC not ready.
  1  Serial transceiver / TEMAC ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYRSTCMPLT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Reset Complete.
  0  PHY not ready.
  1  PHY ready.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMIT_VLAN_TAG_REG": {"description": "Transmit VLAN Tag Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"VID": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "VLAN identifier.
  Uniquely identifies the VLAN to which the frame belongs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CFI": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Canonical Format Indicator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PRIORITY": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "3",
"desc": "User Priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Tag Protocol Identifier.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RECEIVE_VLAN_TAG_REG": {"description": "Receive VLAN Tag Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"VID": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "12",
"desc": "VLAN identifier.
  Uniquely identifies the VLAN to which the frame belongs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CFI": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Canonical Format Indicator.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PRIORITY": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "3",
"desc": "User Priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Tag Protocol Identifier.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_LOWER_REG": {"description": "Unicast Address Word Lower Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"UNICASTADDR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Unicast Address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_UPPER_REG": {"description": "Unicast Address Word Upper Register",
"address_offset": "0x24",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"UNICASTADDR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Unicast Address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VLAN_TPID_WORD0_REG": {"description": "VLAN TPID Word 0 Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"TPID0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 0.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID1": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 1.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"VLAN_TPID_WORD1_REG": {"description": "VLAN TPID Word 1 Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"TPID2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 2.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TPID3": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "TPID Value 3.
  These bits represent one TPID value that is used for recognizing VLAN frames for both the transmit and receive paths.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PCS_PMA_TEMAC_STATUS_REG": {"description": "PCS PMA TEMAC Status Register",
"address_offset": "0x30",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"LINKSTATUS": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Link Status.
  0  No Link.
  1  Link is up.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LINKSYNC": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Link Synchronization.
  0  Synchronization failed.
  1  Synchronization obtained.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RUDI_C": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RUDI(/C/).
  0  /C/ ordered sets(AN Configuration sequences) not there.
  1  Receiving /C/ ordered sets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RUDI_I": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "RUDI(/I/).
  0  /I/ ordered sets(Idles) not there.
  1  Receiving /I/ ordered sets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RUDI_INVLD": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "RUDI(/INVALID/).
  0  No invalid data.
  1  Receiving invalid data while receiving/C/ or/I/ ordered set.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXDISPERR": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Disparity Error.
  0  No running disparity error.
  1  Receiving running disparity error during the 8B/10B decoding function.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RXNOTINTABLE": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Not In Table.
  0  No receive not in table error.
  1  Receiving code group which is not recognized from the 8B/10B coding tables.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PHYLINKSTATUS": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "PHY Link Status (SGMII only).   0  Indicates that it has not linked with its link partner.   1  Indicates that the PHY has obtained a link with its link partner. When operating in 1000BASE-X mode this bit remains Low and should be ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RMTFLTENC": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "2",
"desc": "Remote Fault Encoding (1000BASE-X only).   00  No error, link OK.   01 - Offline.   10 - Link failure.   11 - Auto-Negotiation error. This signal has no significance when the core is in SGMII mode with PHY side implementation and indicates 00.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPEED": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "2",
"desc": "This signal indicates the speed negotiated and is only valid when Auto-Negotiation is enabled. The signal encoding is:   11 - Reserved.   10 - 1000 Mb/s.   01 - 100 Mb/s.   00  10 Mb/s.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DUPLEX": {"access": "read-only",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "This bit indicates the Duplex mode negotiated with the link partner.
  1 - Full-Duplex.
  0 - Half-Duplex.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RMTFLT": {"access": "read-only",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Remote Fault (1000BASE-X only)
  1 - Remote fault is detected.
  0 - No remote fault.
This signal has no significance in SGMII PHY mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RECEIVED_BYTES_COUNTER_WORD_0_REG": {"description": "Received Bytes Counter Word 0",
"address_offset": "0x200",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RECEIVED_BYTES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Received Bytes Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RECEIVED_BYTES_COUNTER_WORD_1_REG": {"description": "Received Bytes Counter Word 1",
"address_offset": "0x204",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RECEIVED_BYTES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Received Bytes Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMITTED_BYTES_COUNTER_WORD_0_REG": {"description": "Transmitted Bytes Counter Word 0",
"address_offset": "0x208",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TRANSMITTED_BYTES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmitted Bytes Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TRANSMITTED_BYTES_COUNTER_WORD_1_REG": {"description": "Transmitted Bytes Counter Word 1",
"address_offset": "0x20C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TRANSMITTED_BYTES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Transmitted Bytes Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNDERSIZE_FRAMES_COUNTER_WORD_0_REG": {"description": "Undersize Frames Counter Word 0",
"address_offset": "0x210",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"UNDERSIZE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Undersize Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNDERSIZE_FRAMES_COUNTER_WORD_1_REG": {"description": "Undersize Frames Counter Word 1",
"address_offset": "0x214",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"UNDERSIZE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Undersize Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAGMENT_FRAMES_COUNTER_WORD_0_REG": {"description": "Fragment Frames Counter Word 0",
"address_offset": "0x218",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"FRAGMENT_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Fragment Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAGMENT_FRAMES_COUNTER_WORD_1_REG": {"description": "Fragment Frames Counter Word 1",
"address_offset": "0x21C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"FRAGMENT_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Fragment Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_64BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 64-Byte Frames Counter Word 0",
"address_offset": "0x220",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_64BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 64-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_64BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 64-Byte Frames Counter Word 1",
"address_offset": "0x224",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_64BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 64-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_65_127_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 65-127-Byte Frames Counter Word 0",
"address_offset": "0x228",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_65_127_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 65-127-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_65_127_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 65-127-Byte Frames Counter Word 1",
"address_offset": "0x22C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_65_127_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 65-127-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_128_255_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 128-255-Byte Frames Counter Word 0",
"address_offset": "0x230",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_128_255_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 128-255-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_128_255_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 128-255-Byte Frames Counter Word 1",
"address_offset": "0x234",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_128_255_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 128-255-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_256_511_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 256-511-Byte Frames Counter Word 0",
"address_offset": "0x238",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_256_511_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 256-511-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_256_511_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 256-511-Byte Frames Counter Word 1",
"address_offset": "0x23C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_256_511_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 256-511-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 512-1023-Byte Frames Counter Word 0",
"address_offset": "0x240",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 512-1023-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 512-1023-Byte Frames Counter Word 1",
"address_offset": "0x244",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_512_1023_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 512-1023-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX 1024-Max Frames Size Byte Frames Counter Word 0",
"address_offset": "0x248",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 1024-Max Frames Size Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX 1024-Max Frames Size Byte Frames Counter Word 1",
"address_offset": "0x24C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX 1024-Max Frames Size Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_OVERSIZE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Oversize Frames Counter Word 0",
"address_offset": "0x250",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_OVERSIZE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Oversize Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_OVERSIZE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Oversize Frames Counter Word 1",
"address_offset": "0x254",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_OVERSIZE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Oversize Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_64BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 64-Byte Frames Counter Word 0",
"address_offset": "0x258",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_64BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 64-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_64BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 64-Byte Frames Counter Word 1",
"address_offset": "0x25C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_64BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 64-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_65_127_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 65-127-Byte Frames Counter Word 0",
"address_offset": "0x260",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_65_127_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 65-127-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_65_127_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 65-127-Byte Frames Counter Word 1",
"address_offset": "0x264",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_65_127_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 65-127-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_128_255_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 128-255-Byte Frames Counter Word 0",
"address_offset": "0x268",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_128_255_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 128-255-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_128_255_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 128-255-Byte Frames Counter Word 1",
"address_offset": "0x26C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_128_255_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 128-255-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_256_511_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 256-511-Byte Frames Counter Word 0",
"address_offset": "0x270",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_256_511_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 256-511-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_256_511_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 256-511-Byte Frames Counter Word 1",
"address_offset": "0x274",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_256_511_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 256-511-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 512-1023-Byte Frames Counter Word 0",
"address_offset": "0x278",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 512-1023-Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 512-1023-Byte Frames Counter Word 1",
"address_offset": "0x27C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_512_1023_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 512-1023-Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX 1024-Max Frames Size Byte Frames Counter Word 0",
"address_offset": "0x280",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 1024-Max Frames Size Byte Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX 1024-Max Frames Size Byte Frames Counter Word 1",
"address_offset": "0x284",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_1024_MAX_BYTE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX 1024-Max Frames Size Byte Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_OVERSIZE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Oversize Frames Counter Word 0",
"address_offset": "0x288",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_OVERSIZE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Oversize Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_OVERSIZE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Oversize Frames Counter Word 1",
"address_offset": "0x28C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_OVERSIZE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Oversize Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Frames Counter Word 0",
"address_offset": "0x290",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Frames Counter Word 1",
"address_offset": "0x294",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_0_REG": {"description": "RX Frame Check Sequence Errors Counter Word 0",
"address_offset": "0x298",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Frame Check Sequence Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_1_REG": {"description": "RX Frame Check Sequence Errors Counter Word 1",
"address_offset": "0x29C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_FRAME_CHECK_SEQUENCE_ERROR_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Frame Check Sequence Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Broadcast Frames Counter Word 0",
"address_offset": "0x2A0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Broadcast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Broadcast Frames Counter Word 1",
"address_offset": "0x2A4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Broadcast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Multicast Frames Counter Word 0",
"address_offset": "0x2A8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Multicast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Multicast Frames Counter Word 1",
"address_offset": "0x2AC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Multicast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Control Frames Counter Word 0",
"address_offset": "0x2B0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Control Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Control Frames Counter Word 1",
"address_offset": "0x2B4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Control Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_0_REG": {"description": "RX Length/Type Out of Range Errors Counter Word 0",
"address_offset": "0x2B8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Length/Type Out of Range Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_1_REG": {"description": "RX Length/Type Out of Range Errors Counter Word 1",
"address_offset": "0x2BC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_LT_OUT_OF_RANGE_ERRORS_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Length/Type Out of Range Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good VLAN Tagged Frames Counter Word 0",
"address_offset": "0x2C0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good VLAN Tagged Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good VLAN Tagged Frames Counter Word 1",
"address_offset": "0x2C4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_VLAN_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good VLAN Tagged Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Good Pause Frames Counter Word 0",
"address_offset": "0x2C8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Pause Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Good Pause Frames Counter Word 1",
"address_offset": "0x2CC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Good Pause Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_0_REG": {"description": "RX Bad Opcode Frames Counter Word 0",
"address_offset": "0x2D0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Bad Opcode Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_1_REG": {"description": "RX Bad Opcode Frames Counter Word 1",
"address_offset": "0x2D4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_BAD_OPCODE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Bad Opcode Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Frames Counter Word 0",
"address_offset": "0x2D8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Frames Counter Word 1",
"address_offset": "0x2DC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Broadcast Frames Counter Word 0",
"address_offset": "0x2E0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Broadcast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Broadcast Frames Counter Word 1",
"address_offset": "0x2E4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_BROADCAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Broadcast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Multicast Frames Counter Word 0",
"address_offset": "0x2E8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Multicast Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Multicast Frames Counter Word 1",
"address_offset": "0x2EC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_MULTICAST_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Multicast Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_UNDERRUN_ERRORS_COUNTER_WORD_0_REG": {"description": "TX Underrun Errors Counter Word 0",
"address_offset": "0x2F0",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_UNDERRUN_ERRORS_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Underrun Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_UNDERRUN_ERRORS_COUNTER_WORD_1_REG": {"description": "TX Underrun Errors Counter Word 1",
"address_offset": "0x2F4",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_UNDERRUN_ERRORS_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Underrun Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Control Frames Counter Word 0",
"address_offset": "0x2F8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Control Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Control Frames Counter Word 1",
"address_offset": "0x2FC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_CONTROL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Control Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good VLAN Frames Counter Word 0",
"address_offset": "0x300",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good VLAN Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good VLAN Frames Counter Word 1",
"address_offset": "0x304",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_VLAN_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good VLAN Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Good Pause Frames Counter Word 0",
"address_offset": "0x308",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Pause Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Good Pause Frames Counter Word 1",
"address_offset": "0x30C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_GOOD_PAUSE_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Good Pause Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Single Collision Frames Counter Word 0",
"address_offset": "0x310",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Single Collision Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Single Collision Frames Counter Word 1",
"address_offset": "0x314",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_SINGLE_COLL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Single Collision Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Multiple Collision Frames Counter Word 0",
"address_offset": "0x318",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Multiple Collision Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Multiple Collision Frames Counter Word 1",
"address_offset": "0x31C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_MULTIPLE_COLL_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Multiple Collision Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_DEFERRED_FRAMES_COUNTER_WORD_0_REG": {"description": "TX Deferred Frames Counter Word 0",
"address_offset": "0x320",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_DEFERRED_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Deferred Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_DEFERRED_FRAMES_COUNTER_WORD_1_REG": {"description": "TX Deferred Frames Counter Word 1",
"address_offset": "0x324",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_DEFERRED_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Deferred Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_LATE_COLL_COUNTER_WORD_0_REG": {"description": "TX Late Collision Counter Word 0",
"address_offset": "0x328",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_LATE_COLL_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Late Collision Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_LATE_COLL_COUNTER_WORD_1_REG": {"description": "TX Late Collision Counter Word 1",
"address_offset": "0x32C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_LATE_COLL_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Late Collision Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_COLL_COUNTER_WORD_0_REG": {"description": "TX Excess Collision Counter Word 0",
"address_offset": "0x330",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_EXCESS_COLL_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Collision Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_COLL_COUNTER_WORD_1_REG": {"description": "TX Excess Collision Counter Word 1",
"address_offset": "0x334",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_EXCESS_COLL_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Collision Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_DEF_COUNTER_WORD_0_REG": {"description": "TX Excess Deferral Counter Word 0",
"address_offset": "0x338",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_EXCESS_DEF_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Deferral Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_EXCESS_DEF_COUNTER_WORD_1_REG": {"description": "TX Excess Deferral Counter Word 1",
"address_offset": "0x33C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_EXCESS_DEF_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX Excess Deferral Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_ALIGNMENT_ERR_COUNTER_WORD_0_REG": {"description": "RX Alignment Errors Counter Word 0",
"address_offset": "0x340",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_ALIGNMENT_ERR_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Alignment Errors Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_ALIGNMENT_ERR_COUNTER_WORD_1_REG": {"description": "RX Alignment Errors Counter Word 1",
"address_offset": "0x344",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_ALIGNMENT_ERR_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX Alignment Errors Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_PFC_FRAMES_COUNTER_WORD_0_REG": {"description": "TX PFC Frames Counter Word 0",
"address_offset": "0x348",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_PFC_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX PFC Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_PFC_FRAMES_COUNTER_WORD_1_REG": {"description": "TX PFC Frames Counter Word 1",
"address_offset": "0x34C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"TX_PFC_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "TX PFC Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_PFC_FRAMES_COUNTER_WORD_0_REG": {"description": "RX PFC Frames Counter Word 0",
"address_offset": "0x350",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_PFC_FRAMES_COUNTER_WORD_0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX PFC Frames Counter Word 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_PFC_FRAMES_COUNTER_WORD_1_REG": {"description": "RX PFC Frames Counter Word 1",
"address_offset": "0x354",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"RX_PFC_FRAMES_COUNTER_WORD_1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "RX PFC Frames Counter Word 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_CONF_WORD_0_REG": {"description": "Pause frame MAC Source Address[31:0]",
"address_offset": "0x400",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"RX_CONF_WORD_0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Pause frame MAC Source Address[31:0].
  The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Address[47:0] as 0xFFEEDDCCBBAA.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_CONF_WORD_1_REG": {"description": "Receiver Configuration Word 1",
"address_offset": "0x404",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PAUSE_FRM_MAC_SA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause frame MAC Source Address[47:32].
  Refer the RX_CONF_WORD_0 register description.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTL_FRM_LEN_CHK_DISABLE": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "1",
"desc": "Control Frame Length Check Disable.
  When this bit is set to 1, the core does not mark control frames as bad if they are greater than the minimum frame length.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LT_ERR_CHK_DISABLE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Length/Type Error Check Disable.
  1 - Core does not perform the length/type field error checks.
  0 - Core performs the length/type field error checks. Normal operation.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HALF_DUPLEX": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Half Duplex.
  1 - Half Duplex.
  0 - Full Duplex.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VLAN_ENABLE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "VLAN Enable.
  When this bit is set to 1, VLAN tagged frames are accepted by the receiver.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_ENABLE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Receiver Enable.
  If set to 1, the receiver block is operational. If set to 0, the block ignores activity on the physical interface RX port.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"INBAND_FCS_ENBALE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "In-band FCS Enable.
  1 - MAC receiver passes the FCS field up to the client.
  0 - Client is not passed to the FCS.
In both cases, the FCS is verified on the frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"JUMBO_FRAME_ENBALE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Jumbo Frame Enable.
  1 - MAC receiver accepts frames over the specified IEEE 802.3-2008 maximum legal length.
  0 - MAC only accepts frames up to the specified maximum.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESET": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Reset.
  When this bit is set to 1, the receiver is reset. The bit then automatically reverts to 0. This reset also sets all of the receiver configuration registers to their default values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_CONF_WORD_0_REG": {"description": "Transmitter Configuration Word",
"address_offset": "0x408",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"IFG_ADJUST_ENABLE": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Interframe Gap Adjust Enable.
  If 1, the transmitter reads the value on the port tx_ifg_delay at the start of frame transmission and adjusts the interframe gap following the frame accordingly. If 0, the transmitter outputs a minimum interframe gap of at least twelve clock cycles, as specified in IEEE 802.3-2008.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HALF_DUPLEX": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Half Duplex.
  1 - Half Duplex.
  0 - Full Duplex.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VLAN_ENABLE": {"access": "read-write",
"bit_offset": "27",
"bit_range": "",
"bit_width": "1",
"desc": "VLAN Enable.
  When this bit is set to 1, the transmitter recognizes the transmission of VLAN tagged frames.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_ENABLE": {"access": "read-write",
"bit_offset": "28",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit Enable.
  1 - Transmitter is operational.
  0 - Transmitter is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"INBAND_FCS_ENBALE": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "In-band FCS Enable.
  1 - MAC transmitter expects the FCS field to be passed in by the client.
  0 - MAC transmitter appends padding as required, computes the FCS and appends it to the frame.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"JUMBO_FRAME_ENBALE": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Jumbo Frame Enable.
  1 - MAC transmitter sends frames that are greater than the specified IEEE 802.3-2008 maximum legal length.
  0 - MAC only sends frames up to the specified maximum.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESET": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Reset.
  When this bit is set to 1, the transmitter is reset. The bit then automatically reverts to 0. This reset also sets all of the transmitter configuration registers to their default values.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FLOW_CONTROL_CONF_WORD_REG": {"description": "Flow Control Configuration Word",
"address_offset": "0x40C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"RX_P0_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 0 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 0 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p0_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P1_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 1 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 1 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p1_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P2_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 2 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 2 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p2_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P3_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 3 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 3 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p3_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P4_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 4 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 4 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p4_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P5_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 5 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 5 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p5_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P6_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 6 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 6 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p6_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_P7_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RX Priority 7 pause enable.
  When this bit is 1, and RX PFC is enabled, reception of a PFC frame with a valid quanta for priority 7 is processed as described in Receiving a PFC Frame When this bit is 0, the rx_pfc_p7_tvalid remains at 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P0_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 0 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p0_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P1_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 1 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p1_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P2_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 2 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p2_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P3_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 3 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p3_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P4_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 4 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p4_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P5_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 5 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p5_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P6_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 6 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p6_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_P7_PAUSE_ENABLE": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "TX Priority 7 pause enable.
  When this bit is 1, and TX PFC is enabled, assertion or deassertion of the TX PFC tvalid signal results in a PFC frame being transmitted. When this bit is 0 tx_pfc_p7_tvalid is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_AUTO_XON": {"access": "read-write",
"bit_offset": "20",
"bit_range": "",
"bit_width": "1",
"desc": "TX Auto XON.
  Only present when the core has been generated with PFC support  this bit defaults to 0 if PFC is not supported. Send a flow control or PFC frame with the relevant quanta set to zero (XON frame) when the relevant, enabled pause request is dropped.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PFC_ENABLE_RX": {"access": "read-write",
"bit_offset": "25",
"bit_range": "",
"bit_width": "1",
"desc": "Priority pause flow control enable (RX).
  Only present when the core has been generated with PFC support. When this bit is 1, received PFC frames assert the relevant, enabled RX PFC tvalid outputs as described in Receiving a PFC Frame. When this bit is 0, received PFC frames are ignored and passed to the client. This mode should not be enabled at the same time as Flow Control (RX) (Bit[29]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PFC_ENABLE_TX": {"access": "read-write",
"bit_offset": "26",
"bit_range": "",
"bit_width": "1",
"desc": "Priority pause flow control enable (TX).
  Only present when the core has been generated with PFC support. When this bit is 1, asserting an enabled TX PFC tvalid signal results in a PFC frame being sent from the transmitter. When this bit is 0,the TX PFC tvalid inputs are ignored. This mode should not be enabled at the same time as Flow Control (TX) (Bit[30]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FLOW_CONTROL_ENABLE_RX": {"access": "read-write",
"bit_offset": "29",
"bit_range": "",
"bit_width": "1",
"desc": "Flow Control Enable (RX).
  When this bit is 1, received flow control frames inhibit the transmitter operation as described in Receiving a Pause Frame. When this bit is 0, received flow control frames are always passed up to the client. This mode should not be enabled at the same time as PFC (Bit[25]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FLOW_CONTROL_ENABLE_TX": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "1",
"desc": "Flow Control Enable (TX).
  When this bit is 1, asserting the pause_req signal sends a flow control frame out from the transmitter as described in Transmitting a Pause Control Frame. When this bit is 0, asserting the pause_req signal has no effect. This mode should not be enabled at the same time as PFC (Bit[26]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MAC_SPEED_CONF_WORD_REG": {"description": "MAC Speed Configuration Word",
"address_offset": "0x410",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"MAC_SPEED_CONF": {"access": "read-write",
"bit_offset": "30",
"bit_range": "",
"bit_width": "2",
"desc": "MAC Speed Configuration.
  00 - 10 Mb/s
  01 - 100 Mb/s
  10 - 1 Gb/s
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_MAC_FRAME_CONF_WORD_REG": {"description": "RX Max Frame Configuration Word",
"address_offset": "0x414",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"RX_MAX_FRAME_LENGTH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "RX Max Frame Length.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_MAX_FRAME_ENABLE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "RX Max Frame Enable.
  When Low, the MAC assumes use of the standard 1518/1522 depending upon the setting of VLAN enable. When High, the MAC allows frames up to RX Max Frame Length irrespective of the value of VLAN enable. If Jumbo Enable is set then this register has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_MAC_FRAME_CONF_WORD_REG": {"description": "TX Max Frame Configuration Word",
"address_offset": "0x418",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"TX_MAX_FRAME_LENGTH": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "15",
"desc": "TX Max Frame Length.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_MAX_FRAME_ENABLE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "TX Max Frame Enable.
  When Low the MAC assumes use of the standard 1518/1522 depending upon the setting of VLAN enable. When High the MAC allows frames up to TX Max Frame Length irrespective of the value of VLAN enable. If Jumbo Enable is set then this register has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_TIMESTAMP_ADJUST_CONTROL_REG": {"description": "Transmitter Timestamp Adjust Control Register",
"address_offset": "0x41C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"TX_LATENCY_ADJUST": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "TX latency adjust value.
  In ToD mode: This value is in units of nanoseconds and is initialized to reflect the delay following the timestamping position through the MAC, 1000BASE-X FPGA logic, and GTX transceiver components.
  In Correction Field Format: The default value is 387ns decimal value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_TS_CORRECTION_ENABLE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "Transmitter Timestamp Correction Enable.
  0 - Transmitter timestamp is not adjusted.
  1 - Transmitter timestamp is adjusted by the TX latency adjust value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_0_QUANTA_REFRESH_REG": {"description": "Priority 0 Quanta/Refresh Register",
"address_offset": "0x480",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 0 value.
  This register is only present when PFC is enabled at core customization time. When enabled, this register sets the quanta value to be inserted in the PFC frame for this priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 0 refresh value.
  This register is only present when PFC is enabled at the core customization time. When enabled, this register controls how frequently a PF quanta is refreshed by the transmission of a new PFC frame. When a refresh occurs, all currently active (TX PFC tvalid is High and enabled) priorities are refreshed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_1_QUANTA_REFRESH_REG": {"description": "Priority 1 Quanta/Refresh Register",
"address_offset": "0x484",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 1 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 1 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_2_QUANTA_REFRESH_REG": {"description": "Priority 2 Quanta/Refresh Register",
"address_offset": "0x488",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 2 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 2 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_3_QUANTA_REFRESH_REG": {"description": "Priority 3 Quanta/Refresh Register",
"address_offset": "0x48C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 3 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 3 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_4_QUANTA_REFRESH_REG": {"description": "Priority 4 Quanta/Refresh Register",
"address_offset": "0x490",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 4 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 4 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_5_QUANTA_REFRESH_REG": {"description": "Priority 5 Quanta/Refresh Register",
"address_offset": "0x494",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 5 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 5 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_6_QUANTA_REFRESH_REG": {"description": "Priority 6 Quanta/Refresh Register",
"address_offset": "0x498",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta value 6.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 6 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"PRIORITY_7_QUANTA_REFRESH_REG": {"description": "Priority 7 Quanta/Refresh Register",
"address_offset": "0x49C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PER_QUANTA_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 7 value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PER_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta 7 refresh value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LEGACY_PAUSE_REFRESH_REG": {"description": "Legacy Pause Refresh Register",
"address_offset": "0x4A0",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"PAUSE_QUANTA_REFRESH_VALUE": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Pause Quanta refresh value.
  This register is only present when PFC is enabled at the core customization time. When PFC is supported, the 802.3 pause request can also support XON/XOFF Extended Functionality. This controls the frequency of the automatic pause refresh.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ID_REG": {"description": "ID Register",
"address_offset": "0x4F8",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"PATCH_LEVEL": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Patch Level.
  0 - No patch.
  1 - Rev1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MINOR_REV": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Minor Rev.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MAJOR_REV": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Minor Rev.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"ABILITY_REG": {"description": "Ability Register",
"address_offset": "0x4FC",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"10M_ABILITY": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "10M Ability.
  If set, the core is 10M capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"100M_ABILITY": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "100M Ability.
  If set, the core is 100M capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"1G_ABILITY": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1G Ability.
  If set, the core is 1G capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"2G5_ABILITY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "2.5G Ability.
  If set, the core is 2.5G capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STATISTICS_COUNTERS_AVAILABLE": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Statistics Counters available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HALF_DUPLEX_CAPABLE": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Half duplex capable.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FRAME_FILTER_AVAILABLE": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Frame filter available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PFC_SUPPORT": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "PFC Support.
  This bit indicates that the core has been generated with PFC support.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_SETUP_WORD_REG": {"description": "MDIO Setup Word",
"address_offset": "0x500",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"CLOCK_DIVIDE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "Clock Divide.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MDIO_ENABLE": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO Enable.   1 - MDIO interface can be used to access attached PHY devices.    0 - MDIO interface is disabled and the MDIO signals remain inactive.  A write to this bit only takes effect if Clock Divide is set to a nonzero value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_CONTROL_WORD_REG": {"description": "MDIO Control Word",
"address_offset": "0x504",
"access": "",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO_READY": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO ready.
  When set the MDIO is enabled and ready for a new transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"INITIATE": {"access": "write-only",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Initiate.
  Writing a 1 to this bit starts an MDIO transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_OP": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "2",
"desc": "TX_OP.
  01 - Write Access.
  10 - Read Access.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_REGAD": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "TX_REGAD.
  This controls the register address being accessed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_PHYAD": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "TX_PHYAD.
  This controls the PHY address being accessed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_WRITE_DATA_REG": {"description": "MDIO Write Data",
"address_offset": "0x508",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO WRITE_DATA": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO Write Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MDIO_READ_DATA_REG": {"description": "MDIO Read Data",
"address_offset": "0x50C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO READ_DATA": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "MDIO Read Data.
  Valid when MDIO ready is sampled High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MDIO_READY": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO Ready.
  This is a copy of Bit[7] of the MDIO Control Word.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_STATUS_REG": {"description": "Indicates the status of an interrupt.",
"address_offset": "0x600",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_PENDING_REG": {"description": "Indicates the pending status of an interrupt",
"address_offset": "0x610",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_ENABLE_REG": {"description": "Indicates the enable state of an interrupt. Writing a 1 to any bit enables that particular interrupt.",
"address_offset": "0x620",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"INTR_CLEAR_REG": {"description": "Writing a 1 to any bit of this register clears that particular interrupt.",
"address_offset": "0x630",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"MDIO": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "MDIO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TX": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_RX": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_RX.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PTP_TIMER": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "PTP_TIMER.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_0_REG": {"description": "Frame filter unicast address[31:0]",
"address_offset": "0x700",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"UNICAST_ADDRESS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Frame filter unicast address[31:0].
  This address is used by the MAC to match against the destination address of any incoming frames. The address is ordered so the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Address[47:0] as 0xFFEEDDCCBBAA.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"UNICAST_ADDRESS_WORD_1_REG": {"description": "Frame filter unicast address[47:32]",
"address_offset": "0x704",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"UNICAST_ADDRESS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Frame filter unicast address[47:32].
  See description for UNICAST_ADDRESS_WORD_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_CONTROL_REG": {"description": "Frame Filter Control",
"address_offset": "0x708",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_INDEX": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Filter Index.
  All frame filters are mapped to the same location with the filter index and AVB Select specifying which physical filter is to be accessed. When an AVB filter (bit[8] of the register) is being selected only indexes of 0-2 are allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AVB_SELECT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "AVB Select.
  If the AVB Endpoint is present this is used to indicate that the filter to be selected is one of the three dedicated filters.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PROMISCUOUS_MODE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Promiscuous Mode.
  If this bit is set to 1, the frame filter is set to operate in promiscuous mode. All frames are passed to the receiver client regardless of the destination address.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_ENABLE_REG": {"description": "Frame Filter Enable",
"address_offset": "0x70C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_ENABLE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Filter Enable.
  This enable relates to the physical frame filter pointed to by the Filter index and take the value of AVB Select into account. If clear, the filter passes all packets.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_3_0_REG": {"description": "Frame Filter Value",
"address_offset": "0x710",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  All filter value registers have the same format. The lower 31 bits of filter value, at address 0x710, relating to the filter at physical Frame Filter index, that is to be written to the address table. The value is ordered so that the first byte transmitted/received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Filter Value[47:0] as 0xFFEEDDCCBBAA.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_7_4_REG": {"description": "Frame Filter Value",
"address_offset": "0x714",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_11_8_REG": {"description": "Frame Filter Value",
"address_offset": "0x718",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_15_12_REG": {"description": "Frame Filter Value",
"address_offset": "0x71C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_19_16_REG": {"description": "Frame Filter Value",
"address_offset": "0x720",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_23_20_REG": {"description": "Frame Filter Value",
"address_offset": "0x724",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_27_24_REG": {"description": "Frame Filter Value",
"address_offset": "0x728",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_31_28_REG": {"description": "Frame Filter Value",
"address_offset": "0x72C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_35_32_REG": {"description": "Frame Filter Value",
"address_offset": "0x730",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_39_36_REG": {"description": "Frame Filter Value",
"address_offset": "0x734",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_43_40_REG": {"description": "Frame Filter Value",
"address_offset": "0x738",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_47_44_REG": {"description": "Frame Filter Value",
"address_offset": "0x73C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_51_48_REG": {"description": "Frame Filter Value",
"address_offset": "0x740",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_55_52_REG": {"description": "Frame Filter Value",
"address_offset": "0x744",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_59_56_REG": {"description": "Frame Filter Value",
"address_offset": "0x748",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_VALUE_BYTES_63_60_REG": {"description": "Frame Filter Value",
"address_offset": "0x74C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Value.
  See descriptions for FRAME_FILTER_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x750",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  All mask value registers have the same format.
  If a mask bit is set to 1 then the corresponding bit of the Filter Value is compared by the frame filter. For example, if a basic Destination address comparison was desired then Bits[47:0] should be written to 1 and all other bits to 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_7_4_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x754",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_11_8_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x758",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_15_12_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x75C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_19_16_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x760",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_23_20_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x764",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_27_24_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x768",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_31_28_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x76C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_35_32_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x770",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_39_36_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x774",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_43_40_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x778",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_47_44_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x77C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_51_48_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x780",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_55_52_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x784",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_59_56_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x788",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"FRAME_FILTER_MASK_VALUE_BYTES_63_60_REG": {"description": "Frame Filter Mask Value",
"address_offset": "0x78C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"FILTER_MASK_VALUE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Filter Mask Value.
  See descriptions for FRAME_FILTER_MASK_VALUE_BYTES_3_0_REG.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_PTP_PKT_BUFFER_CTRL_REG": {"description": "TX PTP Packet Buffer Control Register",
"address_offset": "0x12000",
"access": "",
"size": "32",
"interface": "s_axi",
"fields": {"TX_SEND_FRAME_BITS": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "tx_send_frame Bits.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FRAME_WAITING_INDICATION": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "8",
"desc": "tx_frame_waiting Indication.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_PACKET": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "3",
"desc": "tx_packet.
  Indicates the number (block RAM bin position) of the most recently transmitted PTP packet.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RX_PTP_PKT_BUFFER_CTRL_REG": {"description": "RX PTP Packet Buffer Control Register",
"address_offset": "0x12004",
"access": "",
"size": "32",
"interface": "s_axi",
"fields": {"RX_CLEAR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "rx_clear.
  When written with a 1, forces the buffer to empty, in practice moving the write address to the same value as the read address. If read, always returns 0.tx_send_frame Bitstx_send_frame Bits.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_PACKET": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "rx_packet.
  Indicates the number (block RAM bin position) of the most recently received PTP packet
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_ARBITER_SEND_SLOPE_CTL_REG": {"description": "TX Arbiter Send Slope Control Register",
"address_offset": "0x1200C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_SEND_SLOPE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "20",
"desc": "Value of sendSlope.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TX_ARBITER_IDLE_SLOPE_CTL_REG": {"description": "TX Arbiter Idle Slope Control Register",
"address_offset": "0x12010",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_SEND_SLOPE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "20",
"desc": "Value of sendSlope.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_NANOSEC_FIELD_OFFSET_REG": {"description": "RTC Nanoseconds Field Offset",
"address_offset": "0x12800",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"OFFSET_NANOSEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "30",
"desc": "30-bit offset value for the RTC nanoseconds.
  Used by the microprocessor to initialize the RTC, then afterwards to perform the regular RTC corrections (when in slave mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_SEC_FIELD_OFFSET_BITS_31_0_REG": {"description": "Seconds Field Offset Bits[31:0]",
"address_offset": "0x12808",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"OFFSET_SEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "32-bit offset value for the RTC seconds field.
  Used by the microprocessor to initialize the RTC, then afterwards to perform the regular RTC corrections (when in slave mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_SEC_FIELD_OFFSET_BITS_47_32_REG": {"description": "Seconds Field Offset Bits[47:32]",
"address_offset": "0x1280C",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"OFFSET_SEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "16-bit offset value for the RTC seconds field.
  Used by the microprocessor to initialize the RTC, then afterwards to perform the regular RTC corrections (when in slave mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_INCREMENT_VAL_REG": {"description": "RTC Increment Value Control Register",
"address_offset": "0x12810",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"NANOSEC": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "RTC Increment Value Control Register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CURRENT_RTC_NANOSEC_FIELD_VAL_REG": {"description": "Current RTC Nanoseconds Value",
"address_offset": "0x12814",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_RTC_NANOSEC_FIELD": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "30",
"desc": "Current Value of the synchronized RTC nanoseconds field.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CURRENT_RTC_SEC_FIELD_VAL_BITS_31_0_REG": {"description": "Current RTC Seconds Field Value Bits [31:0]",
"address_offset": "0x12818",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_RTC_SEC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Sampled Value of the synchronized RTC Seconds field (Bits[31:0]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CURRENT_RTC_SEC_FIELD_VAL_BITS_47_32_REG": {"description": "Current RTC Seconds Field Value Bits [47:32]",
"address_offset": "0x1281C",
"access": "read-only",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_RTC_SEC": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Sampled Value of the synchronized RTC Seconds field (Bits[47:32]).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_INTR_CLEAR_REG": {"description": "RTC Interrupt Clear Register",
"address_offset": "0x12820",
"access": "write-only",
"size": "32",
"interface": "s_axi",
"fields": {"CLEAR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "RTC Interrupt Clear Register.
  Write ANY value to Bit[0] of this register to clear the interrupt_ptp_timer Interrupt signal. This bit always returns 0 on read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"RTC_PHASE_ADJ_REG": {"description": "RTC Interrupt Clear Register",
"address_offset": "0x12824",
"access": "read-write",
"size": "32",
"interface": "s_axi",
"fields": {"VAL_RTC_NANOSEC_FIELD": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "30",
"desc": "RTC Phase Adjustment Register.
  ns value relating to the phase offset for all RTC derived timing signals (clk8k).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_ethernet_0_dma": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x08",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_CURDESC_MSB": {"description": "MM2S DMA Current Descriptor Pointer Register",
"address_offset": "0x0C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MM2S_TAILDESC_MSB": {"description": "MM2S DMA Tail Descriptor Pointer Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SG_CTL": {"description": "Scatter/Gather User and Cache Control Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"SG_CACHE": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather Cache Control. Values written in this register reflect on the m_axi_sg_arcache and m_axi_sg_awcache signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SG_USER": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Scatter/Gather User Control. Values written in this register reflect on the m_axi_sg_aruser and m_axi_sg_awuser signals of the M_AXI_SG interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop  DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run  Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the Complete bit already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x38",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). 
Buffer Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and so forth. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_CURDESC_MSB": {"description": "S2MM DMA Current Descriptor Pointer Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Current_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pointer of the current descriptor being worked on. This register must contain a pointer to a valid descriptor prior to writing the TAILDESC_PTR register. Otherwise, undefined results occur. When DMACR.RS is 1, CURDESC_PTR becomes Read Only (RO) and is used to fetch the first descriptor.
When the DMA Engine is running (DMACR.RS=1), CURDESC_PTR registers are updated by AXI DMA to indicate the current descriptor being worked on.
On error detection, CURDESC_PTR is updated to reflect the descriptor associated with the detected error.
Note: The register can only be written to by the CPU when the DMA Engine is Halted (DMACR.RS=0 and DMASR.Halted =1). At all other times, this register is Read Only (RO). Descriptors must be 16 word aligned, that is, 0x00, 0x40, 0x80 and others. Any other alignment has undefined results.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x40",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel DMACR.RS bit is set to 0 (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. 
Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"S2MM_TAILDESC_MSB": {"description": "S2MM DMA Tail Descriptor Pointer Register",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Tail_Descriptor_Pointer": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the pause pointer in a descriptor chain. The AXI DMA SG Engine pauses descriptor fetching after completing operations on the descriptor whose current descriptor pointer matches the tail descriptor pointer.
When AXI DMA Channel is not halted (DMASR.Halted = 0), a write by the CPU to the TAILDESC_PTR register causes the AXI DMA SG Engine to start fetching descriptors or restart if it was idle (DMASR.Idle = 1). If it was not idle, writing TAILDESC_PTR has no effect except to reposition the pause point.
If the AXI DMA Channel is halted (DMASR.Halted = 1 and DMACR.RS = 0), a write by the CPU to the TAILDESC_PTR register has no effect except to reposition the pause point.
Note: The software must not move the tail pointer to a location that has not been updated. The software processes and reallocates all completed descriptors (Cmplted = 1), clears the completed bits and then moves the tail pointer. The software must move the pointer to the last descriptor it updated. Descriptors must be 16-word aligned, that is, 0x00, 0x40, 0x80, and so forth. Any other alignment has undefined results. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_hwicap_0": {},
"axi_quad_spi_0": {"SRR": {"description": "Software Reset Register",
"address_offset": "0x40",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Reset": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The only allowed operation on this register is a write of 0x0000000a, which resets the AXI Quad SPI core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPICR": {"description": "SPI Control Register",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"LOOP": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Local loopback mode
Enables local loopback operation and is functional only in standard SPI master mode.
When set to:   0 - Normal operation.   1 - Loopback mode. The transmitter output is internally connected to the receiver input. The receiver and transmitter operate normally, except that received data (from remote slave) is ignored.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SPE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "SPI system enable
When set to:
  0 - SPI system disabled. Both master and slave outputs are in 3-state and slave inputs are ignored.
  1 - SPI system enabled. Master outputs active (for example, IO0 (MOSI) and SCK in idle state) and slave outputs become active if SS becomes asserted. The master starts transferring when transmit data is available.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Master (SPI master mode)
Setting this bit configures the SPI device as a master or a slave.
When set to:
  0 - Slave configuration.
  1 - Master configuration.
In dual/quad SPI mode only the master mode of the core is allowed.
Standard Slave mode is not supported for SCK ratio = 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Clock polarity
Setting this bit defines clock polarity.
When set to:
  0 - Active-High clock; SCK idles Low.
  1 - Active-Low clock; SCK idles High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPHA": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Clock phase
Setting this bit selects one of two fundamentally different transfer formats.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Reset": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO reset
When written to 1, this bit forces a reset of the transmit FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Transmit FIFO normal operation.   1 - Reset transmit FIFO pointer
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_FIFO_Reset": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO reset
When written to 1, this bit forces a reset of the receive FIFO to the empty condition. One AXI clock cycle after reset, this bit is again set to 0.
When set to:   0 - Receive FIFO normal operation.   1 - Reset receive FIFO pointer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Manual_Slave_Select_Assertion_Enable": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Manual slave select assertion enable
This bit forces the data in the slave select register to be asserted on the slave select output anytime the device is configured as a master and the device is enabled (SPE asserted).
This bit has no effect on slave operation.
When set to:   0 - Slave select output asserted by master core logic.   1 - Slave select output follows data in slave select register. The manual slave assertion mode is supported in standard SPI mode only.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Master_Transaction_Inhibit": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Master transaction inhibit
This bit inhibits master transactions.
This bit has no effect on slave operation.
When set to:   0 - Master transactions enabled.   1 - Master transactions disabled. This bit immediately inhibits the transaction. Setting this bit while transfer is in progress would result in unpredictable outcome
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LSB_First": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "LSB first
This bit selects LSB first data transfer format.
The default transfer format is MSB first.
When set to:
  0 - MSB first transfer format.
  1 - LSB first transfer format.
In Dual/Quad SPI mode, only the MSB first mode of the core is allowed.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPISR": {"description": "SPI Status Register",
"address_offset": "0x64",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Empty": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Receive Empty.
When a receive FIFO exists, this bit is set High when the receive FIFO is empty. The occupancy of the FIFO is decremented with each FIFO read operation.
Note: When FIFOs do not exist, this bit is set High when the receive register has been read (this option is available only in standard SPI mode). This bit is cleared at the end of a successful SPI transfer. For dual/quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RX_Full": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Receive full.
When a receive FIFO exists, this bit is set High when the receive FIFO is full. The occupancy of the FIFO is incremented with the completion of each SPI transaction.
Note: When FIFOs do not exist, this bit is set High when an SPI transfer has completed (this option is available only in standard SPI mode). Rx_Empty and Rx_Full are complements in this case
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Empty": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit empty.
When a transmit FIFO exists, this bit is set to High when the transmit FIFO is empty. This bit goes High as soon as the TX FIFO becomes empty. While this bit is High, the last byte of the data that is to be transmitted would still be in the pipeline.
The occupancy of the FIFO is decremented with the completion of each SPI transfer.
Note: When FIFOs do not exist, this bit is set with the completion of an SPI transfer (this option is available only in standard SPI mode). Either with or without FIFOs, this bit is cleared on an AXI write to the FIFO or transmit register. For Dual/Quad SPI mode, the FIFO is always present in the core.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_Full": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit full.
When a transmit FIFO exists, this bit is set High when the transmit FIFO is full.
Note: When FIFOs do not exist, this bit is set High when an AXI write to the transmit register has been made (this option is available only in standard SPI mode). This bit is cleared when the SPI transfer is completed
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MODF": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
This flag is set if the SS signal goes active while the SPI device is configured as a master. MODF is automatically cleared by reading the SPISR. 
A Low-to-High MODF transition generates a single-cycle strobe interrupt.   0 - No error.   1 - Error condition detected
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Select": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Mode_Select flag.
This flag is asserted when the core is configured in slave mode. Slave_Mode_Select is activated as soon as the master SPI core asserts the chip select pin for the core.
1 - Default in standard mode.
0 - Asserted when core configured in slave mode and selected by external SPI master.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA_Error flag.
When set to:   0 - Default.   1 - The CPOL and CPHA are set to 01 or 10. When the SPI memory is chosen as either Winbond, Micron or Spansion, and CPOL and CPHA are configured as 01 or 10, this bit is set.
These memories support CPOL=CPHA mode in 00 or in 11 mode. CPOL_CPHA_Error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_mode_error": {"access": "read-only",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode error flag.
When set to:   1 - This bit is set when the core is configured with dual or quad SPI mode and the master is set to 0 in the control register (SPICR).   0 - Master mode is set in the control register (SPICR). Note: Quad SPI mode, only the master mode of the core is allowed. Slave mode error flag is only applicable when the core is configured either in dual or qu ad mode in legacy or enhanced AXI4 mode interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error flag.
When set to:   0 - Default.   1 - This bit is set when the core is configured to transfer the SPI transactions in either dual or quad SPI mode and LSB first bit is set in the control register (SPICR). Note: In dual/quad SPI mode, only the MSB first mode of the core is allowed. MSB error flag is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error flag.
When set to:   0 - Default. The loopback bit in the control register is at default state.   1 - When the SPI command, address, and data bits are set to be transferred in other than standard SPI protocol mode and this bit is set in control register (SPICR). Note: Loopback is only allowed when the core is configured in standard mode. Other modes setting of the bit causes an error and the interrupt bit is set in legacy or enhanced mode AXI4 interface
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Command error flag.
When set to:   0 - Default.   1 - When the core is configured in dual/quad SPI mode and the first entry in the SPI DTR FIFO (after reset) do not match with the supported command list for the particular memory, this bit is set. Note: Command error is only applicable when the core is configured either in dual or quad mode in legacy or enhanced mode AXI4 interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPI_SSR": {"description": "SPI Slave Select Register",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Selected_Slave": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Active-Low, one-hot encoded slave select
The slaves are numbered right to left starting at zero with the LSB. The slave numbers correspond to the indexes of signal SS
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPI_TXFIFO_OR": {"description": "SPI Transmit FIFO Occupancy Register",
"address_offset": "0x74",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy.
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPI_RXFIFO_OR": {"description": "SPI Receive FIFO Occupancy Register",
"address_offset": "0x78",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"Occupancy_Value": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "The binary value plus 1 yields the occupancy. 
Bit width is log(FIFO Depth). 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"DGIER": {"description": "Device Global Interrupt Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"GIE": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Global Interrupt Enable.
Allows passing all individually enabled interrupts to the interrupt controller.
When set to:   0 - Disabled.   1 - Enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPI_DTR": {"description": "SPI Data Transmit Register",
"address_offset": "0x68",
"access": "write-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"TX_Data": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Transmit Data.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SPI_DRR": {"description": "SPI Data Receive Register",
"address_offset": "0x6C",
"access": "read-only",
"size": "32",
"interface": "AXI_LITE",
"fields": {"RX_Data": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "SPI Receive Data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPISR": {"description": "IP Interrupt Status Register",
"address_offset": "0x20",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a master. This bit is set immediately on SS going active.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error.
This interrupt is generated if the SS signal goes active while the SPI device is configured as a slave, but is not enabled.
This bit is set immediately on SS going active and continually set if SS is active and the device is not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
It is set when the last byte of data has been transferred out to the external flash memory.
In the context of the M68HC11 reference manual, when configured without FIFOs, this interrupt is equivalent in information content to the complement of the SPI transfer complete flag (SPIF ) interrupt bit.
In master mode if this bit is set to 1, no more SPI transfers are permitted
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO underrun.
This bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register when data is requested from an empty transmit register/FIFO by the SPI core logic to perform a SPI transfer.
This can occur only when the SPI device is configured as a slave in standard SPI configuration and is enabled by the SPE bit as set. All zeros are loaded in the shift register and transmitted by the slave in an under-run condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
Without FIFOs, this bit is set at the end of a SPI element transfer by a one-clock period strobe to the interrupt register (An element can be a byte, half-word, or word depending on the value of Transfer Width).
With FIFOs, this bit is set at the end of the SPI element transfer, when the receive FIFO has been completely filled by a one-clock period strobe to the interrupt register.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO overrun.
This bit is set by a one-clock period strobe to the interrupt register when an attempt to write data to a full receive register or FIFO is made by the SPI core logic to complete a SPI transfer.
This can occur when the SPI device is in either master or slave mode (in standard SPI mode) or if the IP is configured in SPI master mode (dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TXFIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.
In standard SPI configuration, IPISR Bit[6] is the transmit FIFO half-empty interrupt. 
In dual or quad SPI configuration, based on the FIFO depth, this bit is set at half-empty condition.
Note: This interrupt exists only if the AXI Quad SPI core is configured with FIFOs (In standard, dual or quad SPI mode).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave select mode.
The assertion of this bit is applicable only when the core is configured in slave mode in standard SPI configuration. 
This bit is set when the other SPI master core selects the core by asserting the slave select line. This bit is set by a one-clock period strobe to the interrupt register.
Note: This bit is applicable only in standard SPI slave mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR not empty.
The assertion of this bit is applicable only in the case where FIFO Depth is 16 or 256 and the core is configured in slave mode and standard SPI mode. This bit is set when the DRR FIFO receives the first data value during the SPI transaction.
This bit is set by a one-clock period strobe to the interrupt register when the core receives the first data beat.
Note: The assertion of this bit is applicable only when the FIFO Depth parameter is 16 or 256 and the core is configured in slave mode in standard SPI mode. When FIFO Depth is set to 0, this bit always returns 0. This bit has no significance in dual/quad mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The CPOL - CPHA control register bits are set to 01 or 10.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The core is configured in master = 0 in control register (SPICR(2)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB error.
This flag is asserted when:
  The core is configured in either dual or quad SPI mode and
  The LSB First bit in the control register (SPICR) is set to 1.
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback error.
This flag is asserted when:
  The core is configured in dual or quad SPI transfer mode and
  The LOOP bit is set in control register (SPICR(0)).
In standard SPI mode, this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command error.
This flag is asserted when:   The core is configured in dual/quad SPI mode and   The first entry in the SPI DTR FIFO (after reset) does not match with the supported command list for particular memory. When the SPI command in DTR FIFO does not match with the internal supported command list, the core completes the SPI transactions in standard SPI format. This bit is set to show this behavior of the core.
In standard SPI mode this bit is always in default state.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPIER": {"description": "IP Interrupt Enable Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "AXI_LITE",
"fields": {"MODF": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_MODF": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Slave mode-fault error flag.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Empty": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit register/FIFO empty.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DTR_Underrun": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Data transmit FIFO underrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Full": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Data receive register/FIFO full.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Overrun": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Receive FIFO overrun.
  0 - Disabled.
  1 - Enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TX_FIFO_Half_Empty": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Transmit FIFO half empty.   0 - Disabled.   1 - Enabled. Note: This bit is meaningful only if the AXI Quad SPI core is configured with FIFOs.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Select_Mode": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Slave_Select_Mode.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in slave mode by selecting the active-Low status on spisel.
In master mode, setting this bit has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DRR_Not_Empty": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "DRR_Not_Empty.   0 - Disabled.   1 - Enabled. Note: The setting of this bit is applicable only when FIFO Depth is set to 1 and the core is configured in slave mode of standard SPI mode.
If FIFO Depth is set to 0, the setting of this bit has no effect. This is allowed only in standard SPI configuration. It means this bit is not set in the IPIER register. Therefore, this bit should only be used when FIFO Depth is set to 1 and when the core is configured in slave mode.
This bit has no significance in dual or quad mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CPOL_CPHA_Error": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "CPOL_CPHA error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Slave_Mode_Error": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "I/O mode instruction error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"MSB_Error": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "MSB_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loopback_Error": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Loopback Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Command_Error": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Command_Error.   0 - Disabled.   1 - Enabled. This bit is applicable only when the core is configured in dual or quad SPI mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"axi_uart16550_0": {"RBR_THR_DLL": {"description": "Receiver Buffer Register or Transmitter Holding Register or Divisor Latch (LSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from RBR register.
DLAB = 0 then Write in to  THR register.
DLAB = 1 then DLL register is selected.
",
"address_offset": "0x1000",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"RBR": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Last received character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THR": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Holds the character to be transmitted next
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLL": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Least Significant Byte
Note: On reset, the DLL gets configured for 9600 Baud.
The DLL reset value, [LSB(divisor)] is calculated from the formula, divisor = AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER_DLM": {"description": "Interrupt Enable Register or Divisor Latch (MSB) Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then IER register is selected.
DLAB = 1 then DLM register is selected.
",
"address_offset": "0x1004",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IER_ERBFI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Received Data Available Interrupts.
1 - Enables Received Data Available Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ETBEI": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Transmitter Holding Register Empty Interrupts.
1 - Enables Transmitter Holding Register Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_ELSI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Receiver Line Status Interrupts.
1 - Enables Receiver Line Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IER_EDSSI": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Disables Modem Status Interrupts.
1 - Enables Modem Status Interrupts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLM": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Divisor Latch Most Significant Byte
Note: On reset, the DLM gets configured for 9600 Baud.
The DLM reset value, [MSB(divisor)] is calculated from the formula, divisor = (AXI CLK frequency/(16 x 9600)).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IIR_FCR": {"description": "Interrupt Identification Register or FIFO Control Register.
Based on DLAB bit in LCR register following register is selected.
DLAB = 0 then Read is from IIR register.
DLAB = 0 then Write in to  FCR register.
DLAB = 1 then FCR register is selected.
",
"address_offset": "0x1008",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IIR_INTPEND": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Interrupt is pending
1 - No interrupt is pending
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_INTID2": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "3",
"desc": "011 - Receiver Line Status (Highest)
010 - Received Data Available (Second)
110 - Character Timeout (Second)
001 - Transmitter Holding Register Empty (Third)
000 - Modem Status (Fourth)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IIR_FIFOEN": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "Always zero if not in FIFO mode.
0 - 16450 mode
1 - 16550 mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_FIFOEN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables FIFOs.
0 - Disables FIFOs
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Reset": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets RCVR FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_XMIT_FIFO_Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Resets XMIT FIFO
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_DMA_MODE_Select": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "0 - Mode 0.
1 - Mode 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FCR_RCVR_FIFO_Trigger_Level": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "2",
"desc": "RCVR FIFO Trigger Level.
00 - 1 byte.
01 - 4 bytes.
10 - 8 bytes.
11 - 14 bytes.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LCR": {"description": "Line Control Register",
"address_offset": "0x100C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"WLS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "00 - 5 bits/character
01 - 6 bits/character
10 - 7 bits/character
11 - 8 bits/character
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"STB": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "0 - 1 Stop bit.
1 - 2 Stop bits or 1.5, if 5 bits/character selected.
The receiver checks for 1 stop bit only regardless of the number of stop bits selected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PEN": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables parity.
0 - Disables parity
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EPS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Selects Even parity.
0 - Selects Odd parity.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Stick_Parity": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "1 - When bits 3, 4 are logic 1 the Parity bit is transmitted and checked as a logic 0. 
If bit 4 is a logic 0 and bit 3 is logic 1 then the Parity bit is transmitted and checked as a logic 1.
0 - Stick Parity is disabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Set_Break": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Enables break condition. Sets SOUT to 0 and cause break condition.
0 = Disables break condition
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DLAB": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Allows access to the Divisor Latch Registers and reading of the FIFO Control Register.
0 - Allows access to RBR, THR, IER and IIR registers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MCR": {"description": "Modem Control Register",
"address_offset": "0x1010",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DTR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives DTRN Low.
0 - Drives DTRN High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RTS": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives RTSN Low.
0 - Drives RTSN High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT1N Low.
0 - Drives OUT1N High
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Out2": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Drives OUT2N Low.
0 - Drives OUT2N High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Loop": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Enables loopback
0 - Disables loopback
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"LSR": {"description": "Line Status Register",
"address_offset": "0x1014",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DR": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "0 - All the data in RBR or FIFO is read.
1 - Complete incoming character has been received and transferred into the RBR of FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"OE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "RBR not read before next character is received, thereby destroying the previous character. 
In FIFO mode, data continues to fill the FIFO beyond the trigger level, an overrun error 
occurs only after the FIFO is full and the next character has been completely received in 
the shift register. The character in the shift register is overwritten but it is not 
transferred to the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PE": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates that the received data character does not have correct even or odd parity as 
selected by the Even parity select bit. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FE": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Character missing a stop bit. In framing error, the UART attempts to re-synchronize by 
assuming that the framing error was due to next character start bit, so it samples start 
bit twice and then takes in following data. In FIFO mode, this error is associated with a 
particular character in the FIFO.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"BI": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Set when SIN is held Low for an entire character time. (Start + data bits + Parity + Stop bits).
In FIFO mode, this error is associated with a particular character in FIFO. The next character 
transfer is enabled if the Sin goes to marking state and receives the next valid start bit.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"THRE": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter FIFO has data to transmit.
1 - THR is empty. In FIFO mode, Transmitter FIFO is empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TEMT": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "0 - THR or Transmitter shift register contains data.
1 - THR and Transmitter shift register empty
In FIFO mode, Transmitter FIFO and shift register are both empty.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Error_in_RCVR_FIFO": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "RCVR FIFO contains at least one receiver error (Parity, Framing, Break condition).
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MSR": {"description": "Modem Status Register",
"address_offset": "0x1018",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"DCTS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Change in CTSN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDSR": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DSRN after last MSR read.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"TERI": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "RIN has changed from a Low to a High.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DDCD": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Change in DCDN after last MSR read
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CTS": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of CTSN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DSR": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DSRN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RI": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of RIN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DCD": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Complement of DCDN input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SCR": {"description": "Scratch Register",
"address_offset": "0x101C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Scratch": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Hold user data
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"ddr4_0": {},
"microblaze_0_axi_intc": {"ISR": {"description": "Interrupt Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Status Register.
For each bit up to number of periperhal interrupts:
  R - Reads active interrupt signal.
  W - No effect after MER HIE bit has been set, otherwise writes active interrupt signal.
For remaining bits defined by number of software interrupts:
  R - Reads software interrupt value.
  W - Writes software interrupt value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IPR": {"description": "Interrupt Pending Register",
"address_offset": "0x4",
"access": "read-only",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Pending Register.
For each bit:
  R - Reads logical AND of bits in ISR and IER.
  W - No effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IER": {"description": "Interrupt Enable Register",
"address_offset": "0x8",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Enable Register.
For each bit:
  R - Reads interrupt enable value.
  W - Writes interrupt enable value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IAR": {"description": "Interrupt Acknowledge Register",
"address_offset": "0xC",
"access": "write-only",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Acknowledge Register.
For each bit:
  W - Acknowledge interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"SIE": {"description": "Set Interrupt Enables",
"address_offset": "0x10",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Set Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 enables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"CIE": {"description": "Clear Interrupt Enables",
"address_offset": "0x14",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Clear Interrupt Enables
For each bit:
  R - Reads active interrupt.
  W - Writing 1 disables the interrupt, writing 0 has no effect.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVR": {"description": "Interrupt Vector Register",
"address_offset": "0x18",
"access": "read-only",
"size": "5",
"interface": "S_AXI",
"fields": {"IVN": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Interrupt Vector Number.
  R - Reads ordinal of highest priority, enabled, active interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"MER": {"description": "Master Enable Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"ME": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master IRQ Enable.
  0 - All interrupts disabled.
  1 - All interrupts can be enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"HIE": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Hardware Interrupt Enable.
  0 - HW interrupts disabled.
  1 - HW interrupts enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IMR": {"description": "Interrupt Mode Register",
"address_offset": "0x20",
"access": "read-write",
"size": "8",
"interface": "S_AXI",
"fields": {"INT": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Mode Register.
For each bit:
  R - Reads interrupt mode.
  W - Sets interrupt mode, where 0 is normal mode and 1 is fast mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[0]": {"description": "Interrupt Vector Address Register 0",
"address_offset": "0x100",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 0 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[1]": {"description": "Interrupt Vector Address Register 1",
"address_offset": "0x104",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 1 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[2]": {"description": "Interrupt Vector Address Register 2",
"address_offset": "0x108",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 2 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[3]": {"description": "Interrupt Vector Address Register 3",
"address_offset": "0x10C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 3 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[4]": {"description": "Interrupt Vector Address Register 4",
"address_offset": "0x110",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 4 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[5]": {"description": "Interrupt Vector Address Register 5",
"address_offset": "0x114",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 5 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[6]": {"description": "Interrupt Vector Address Register 6",
"address_offset": "0x118",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 6 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
"IVAR[7]": {"description": "Interrupt Vector Address Register 7",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"IVA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Interrupt vector address of active interrupt 7 with highest priority.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
},
},
"microblaze_0_local_memory_dlmb_bram_if_cntlr": {},
"microblaze_0_local_memory_ilmb_bram_if_cntlr": {},
}]. Thread: Worker-3
