{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:06:18 2017 " "Info: Processing started: Fri Oct 27 22:06:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LEDCtrl -c LEDCtrl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LEDCtrl -c LEDCtrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../PWM/PWM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../PWM/PWM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-PWMGenerater " "Info: Found design unit 1: PWM-PWMGenerater" {  } { { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Info: Found entity 1: PWM" {  } { { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../LEDRefresh/LEDRefresh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../LEDRefresh/LEDRefresh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDRefresh-LEDRefresher " "Info: Found design unit 1: LEDRefresh-LEDRefresher" {  } { { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LEDRefresh " "Info: Found entity 1: LEDRefresh" {  } { { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LEDCtrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LEDCtrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDCtrl-LEDCtrler " "Info: Found design unit 1: LEDCtrl-LEDCtrler" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LEDCtrl " "Info: Found entity 1: LEDCtrl" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LEDCtrl " "Info: Elaborating entity \"LEDCtrl\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDRefresh LEDRefresh:LEDPoint " "Info: Elaborating entity \"LEDRefresh\" for hierarchy \"LEDRefresh:LEDPoint\"" {  } { { "LEDCtrl.vhd" "LEDPoint" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM LEDRefresh:LEDPoint\|PWM:PWMGen " "Info: Elaborating entity \"PWM\" for hierarchy \"LEDRefresh:LEDPoint\|PWM:PWMGen\"" {  } { { "../LEDRefresh/LEDRefresh.vhd" "PWMGen" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 106 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Info: Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "138 " "Info: Implemented 138 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:06:19 2017 " "Info: Processing ended: Fri Oct 27 22:06:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:06:20 2017 " "Info: Processing started: Fri Oct 27 22:06:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LEDCtrl -c LEDCtrl " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LEDCtrl -c LEDCtrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LEDCtrl EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"LEDCtrl\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "Warning: No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lineout\[0\] " "Info: Pin Lineout\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Lineout[0] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 17 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lineout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lineout\[1\] " "Info: Pin Lineout\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Lineout[1] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 17 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lineout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lineout\[2\] " "Info: Pin Lineout\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Lineout[2] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 17 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lineout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lineout\[3\] " "Info: Pin Lineout\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Lineout[3] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 17 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lineout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lineout\[4\] " "Info: Pin Lineout\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Lineout[4] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 17 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lineout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lineout\[5\] " "Info: Pin Lineout\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Lineout[5] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 17 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lineout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lineout\[6\] " "Info: Pin Lineout\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Lineout[6] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 17 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lineout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Lineout\[7\] " "Info: Pin Lineout\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Lineout[7] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 17 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Lineout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[0\] " "Info: Pin Columnout\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[0] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[1\] " "Info: Pin Columnout\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[1] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[2\] " "Info: Pin Columnout\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[2] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[3\] " "Info: Pin Columnout\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[3] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[4\] " "Info: Pin Columnout\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[4] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[5\] " "Info: Pin Columnout\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[5] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[6\] " "Info: Pin Columnout\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[6] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[7\] " "Info: Pin Columnout\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[7] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[8\] " "Info: Pin Columnout\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[8] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[9\] " "Info: Pin Columnout\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[9] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[10\] " "Info: Pin Columnout\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[10] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[11\] " "Info: Pin Columnout\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[11] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[12\] " "Info: Pin Columnout\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[12] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[13\] " "Info: Pin Columnout\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[13] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[14\] " "Info: Pin Columnout\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[14] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Columnout\[15\] " "Info: Pin Columnout\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Columnout[15] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Columnout[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDEnable " "Info: Pin LEDEnable not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { LEDEnable } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 14 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDEnable } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { reset } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 16 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Switchclock " "Info: Pin Switchclock not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Switchclock } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 12 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switchclock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWMclock " "Info: Pin PWMclock not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { PWMclock } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 11 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PWMclock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "State\[0\] " "Info: Pin State\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { State[0] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 15 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "State\[1\] " "Info: Pin State\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { State[1] } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 15 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Breathclock " "Info: Pin Breathclock not assigned to an exact location on the device" {  } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Breathclock } } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 13 -1 0 } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Breathclock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Switchclock Global clock in PIN 18 " "Info: Automatically promoted signal \"Switchclock\" to use Global clock in PIN 18" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 12 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Breathclock Global clock in PIN 20 " "Info: Automatically promoted signal \"Breathclock\" to use Global clock in PIN 20" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 13 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "PWMclock Global clock in PIN 91 " "Info: Automatically promoted signal \"PWMclock\" to use Global clock in PIN 91" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 11 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "RsvCount Global clock " "Info: Automatically promoted some destinations of signal \"RsvCount\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "RsvCount " "Info: Destination \"RsvCount\" may be non-global or may not use global clock" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 34 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "RsvCount~6 " "Info: Destination \"RsvCount~6\" may be non-global or may not use global clock" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 34 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "Add0~1 " "Info: Destination \"Add0~1\" may be non-global or may not use global clock" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 59 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0 -1}  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 34 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "28 unused 3.3V 4 24 0 " "Info: Number of I/O pins in group: 28 (unused VREF, 3.3V VCCIO, 4 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 24 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 29 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.100 ns register pin " "Info: Estimated most critical path is register to pin delay of 14.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IMGSel\[1\] 1 REG LAB_X9_Y5 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X9_Y5; Fanout = 24; REG Node = 'IMGSel\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IMGSel[1] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.200 ns) 1.359 ns LEDRefresh:LEDPoint\|Mux17~2 2 COMB LAB_X9_Y5 3 " "Info: 2: + IC(1.159 ns) + CELL(0.200 ns) = 1.359 ns; Loc. = LAB_X9_Y5; Fanout = 3; COMB Node = 'LEDRefresh:LEDPoint\|Mux17~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { IMGSel[1] LEDRefresh:LEDPoint|Mux17~2 } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.694 ns) + CELL(0.200 ns) 4.253 ns LEDRefresh:LEDPoint\|Mux0~1 3 COMB LAB_X13_Y4 1 " "Info: 3: + IC(2.694 ns) + CELL(0.200 ns) = 4.253 ns; Loc. = LAB_X13_Y4; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|Mux0~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { LEDRefresh:LEDPoint|Mux17~2 LEDRefresh:LEDPoint|Mux0~1 } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.511 ns) 5.436 ns LEDRefresh:LEDPoint\|Mux0~2 4 COMB LAB_X13_Y4 1 " "Info: 4: + IC(0.672 ns) + CELL(0.511 ns) = 5.436 ns; Loc. = LAB_X13_Y4; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|Mux0~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { LEDRefresh:LEDPoint|Mux0~1 LEDRefresh:LEDPoint|Mux0~2 } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.962 ns) + CELL(0.511 ns) 8.909 ns LEDRefresh:LEDPoint\|Columnout\[0\]~51 5 COMB LAB_X7_Y5 1 " "Info: 5: + IC(2.962 ns) + CELL(0.511 ns) = 8.909 ns; Loc. = LAB_X7_Y5; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|Columnout\[0\]~51'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.473 ns" { LEDRefresh:LEDPoint|Mux0~2 LEDRefresh:LEDPoint|Columnout[0]~51 } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.869 ns) + CELL(2.322 ns) 14.100 ns Columnout\[0\] 6 PIN PIN_32 0 " "Info: 6: + IC(2.869 ns) + CELL(2.322 ns) = 14.100 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'Columnout\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.191 ns" { LEDRefresh:LEDPoint|Columnout[0]~51 Columnout[0] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.744 ns ( 26.55 % ) " "Info: Total cell delay = 3.744 ns ( 26.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.356 ns ( 73.45 % ) " "Info: Total interconnect delay = 10.356 ns ( 73.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.100 ns" { IMGSel[1] LEDRefresh:LEDPoint|Mux17~2 LEDRefresh:LEDPoint|Mux0~1 LEDRefresh:LEDPoint|Mux0~2 LEDRefresh:LEDPoint|Columnout[0]~51 Columnout[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Info: Average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X9_Y0 X17_Y11 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:06:20 2017 " "Info: Processing ended: Fri Oct 27 22:06:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:06:21 2017 " "Info: Processing started: Fri Oct 27 22:06:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LEDCtrl -c LEDCtrl " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off LEDCtrl -c LEDCtrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "210 " "Info: Peak virtual memory: 210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:06:21 2017 " "Info: Processing ended: Fri Oct 27 22:06:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:06:22 2017 " "Info: Processing started: Fri Oct 27 22:06:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LEDCtrl -c LEDCtrl " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LEDCtrl -c LEDCtrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Switchclock " "Info: Assuming node \"Switchclock\" is an undefined clock" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 12 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Switchclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "PWMclock " "Info: Assuming node \"PWMclock\" is an undefined clock" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 11 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PWMclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Breathclock " "Info: Assuming node \"Breathclock\" is an undefined clock" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 13 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Breathclock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "RsvCount " "Info: Detected ripple clock \"RsvCount\" as buffer" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 34 -1 0 } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "RsvCount" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Switchclock register LEDRefresh:LEDPoint\|lcount\[0\] register LEDRefresh:LEDPoint\|Lineout\[7\] 241.78 MHz 4.136 ns Internal " "Info: Clock \"Switchclock\" has Internal fmax of 241.78 MHz between source register \"LEDRefresh:LEDPoint\|lcount\[0\]\" and destination register \"LEDRefresh:LEDPoint\|Lineout\[7\]\" (period= 4.136 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.427 ns + Longest register register " "Info: + Longest register to register delay is 3.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDRefresh:LEDPoint\|lcount\[0\] 1 REG LC_X2_Y5_N8 28 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y5_N8; Fanout = 28; REG Node = 'LEDRefresh:LEDPoint\|lcount\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.244 ns) + CELL(1.183 ns) 3.427 ns LEDRefresh:LEDPoint\|Lineout\[7\] 2 REG LC_X1_Y6_N1 1 " "Info: 2: + IC(2.244 ns) + CELL(1.183 ns) = 3.427 ns; Loc. = LC_X1_Y6_N1; Fanout = 1; REG Node = 'LEDRefresh:LEDPoint\|Lineout\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.427 ns" { LEDRefresh:LEDPoint|lcount[0] LEDRefresh:LEDPoint|Lineout[7] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 34.52 % ) " "Info: Total cell delay = 1.183 ns ( 34.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.244 ns ( 65.48 % ) " "Info: Total interconnect delay = 2.244 ns ( 65.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.427 ns" { LEDRefresh:LEDPoint|lcount[0] LEDRefresh:LEDPoint|Lineout[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.427 ns" { LEDRefresh:LEDPoint|lcount[0] {} LEDRefresh:LEDPoint|Lineout[7] {} } { 0.000ns 2.244ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Switchclock destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"Switchclock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Switchclock 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'Switchclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switchclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LEDRefresh:LEDPoint\|Lineout\[7\] 2 REG LC_X1_Y6_N1 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y6_N1; Fanout = 1; REG Node = 'LEDRefresh:LEDPoint\|Lineout\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Switchclock LEDRefresh:LEDPoint|Lineout[7] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|Lineout[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|Lineout[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Switchclock source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"Switchclock\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Switchclock 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'Switchclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switchclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LEDRefresh:LEDPoint\|lcount\[0\] 2 REG LC_X2_Y5_N8 28 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y5_N8; Fanout = 28; REG Node = 'LEDRefresh:LEDPoint\|lcount\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Switchclock LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|lcount[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|Lineout[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|Lineout[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|lcount[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.427 ns" { LEDRefresh:LEDPoint|lcount[0] LEDRefresh:LEDPoint|Lineout[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.427 ns" { LEDRefresh:LEDPoint|lcount[0] {} LEDRefresh:LEDPoint|Lineout[7] {} } { 0.000ns 2.244ns } { 0.000ns 1.183ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|Lineout[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|Lineout[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|lcount[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|lcount[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PWMclock register LEDRefresh:LEDPoint\|PWM:PWMGen\|count\[1\] register LEDRefresh:LEDPoint\|PWM:PWMGen\|output 186.53 MHz 5.361 ns Internal " "Info: Clock \"PWMclock\" has Internal fmax of 186.53 MHz between source register \"LEDRefresh:LEDPoint\|PWM:PWMGen\|count\[1\]\" and destination register \"LEDRefresh:LEDPoint\|PWM:PWMGen\|output\" (period= 5.361 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.652 ns + Longest register register " "Info: + Longest register to register delay is 4.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|count\[1\] 1 REG LC_X15_Y4_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y4_N1; Fanout = 5; REG Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|count\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDRefresh:LEDPoint|PWM:PWMGen|count[1] } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.296 ns) + CELL(0.978 ns) 2.274 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~32 2 COMB LC_X14_Y4_N1 1 " "Info: 2: + IC(1.296 ns) + CELL(0.978 ns) = 2.274 ns; Loc. = LC_X14_Y4_N1; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~32'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.274 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|count[1] LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~32 } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.397 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~27 3 COMB LC_X14_Y4_N2 1 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.397 ns; Loc. = LC_X14_Y4_N2; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~27'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~32 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~27 } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.520 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~22 4 COMB LC_X14_Y4_N3 1 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.520 ns; Loc. = LC_X14_Y4_N3; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~22'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~27 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~22 } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 2.781 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~17 5 COMB LC_X14_Y4_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 2.781 ns; Loc. = LC_X14_Y4_N4; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~17'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~22 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~17 } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 3.756 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~0 6 COMB LC_X14_Y4_N7 1 " "Info: 6: + IC(0.000 ns) + CELL(0.975 ns) = 3.756 ns; Loc. = LC_X14_Y4_N7; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|LessThan0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~17 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.591 ns) 4.652 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|output 7 REG LC_X14_Y4_N8 10 " "Info: 7: + IC(0.305 ns) + CELL(0.591 ns) = 4.652 ns; Loc. = LC_X14_Y4_N8; Fanout = 10; REG Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|output'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.051 ns ( 65.58 % ) " "Info: Total cell delay = 3.051 ns ( 65.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.601 ns ( 34.42 % ) " "Info: Total interconnect delay = 1.601 ns ( 34.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.652 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|count[1] LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~32 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~27 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~22 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~17 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.652 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|count[1] {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~32 {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~27 {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~22 {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~17 {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 {} LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 1.296ns 0.000ns 0.000ns 0.000ns 0.000ns 0.305ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 0.975ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PWMclock destination 3.699 ns + Shortest register " "Info: + Shortest clock path from clock \"PWMclock\" to destination register is 3.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns PWMclock 1 CLK PIN_91 9 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_91; Fanout = 9; CLK Node = 'PWMclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PWMclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.618 ns) + CELL(0.918 ns) 3.699 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|output 2 REG LC_X14_Y4_N8 10 " "Info: 2: + IC(1.618 ns) + CELL(0.918 ns) = 3.699 ns; Loc. = LC_X14_Y4_N8; Fanout = 10; REG Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|output'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.26 % ) " "Info: Total cell delay = 2.081 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.618 ns ( 43.74 % ) " "Info: Total interconnect delay = 1.618 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.699 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.699 ns" { PWMclock {} PWMclock~combout {} LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PWMclock source 3.699 ns - Longest register " "Info: - Longest clock path from clock \"PWMclock\" to source register is 3.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns PWMclock 1 CLK PIN_91 9 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_91; Fanout = 9; CLK Node = 'PWMclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PWMclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.618 ns) + CELL(0.918 ns) 3.699 ns LEDRefresh:LEDPoint\|PWM:PWMGen\|count\[1\] 2 REG LC_X15_Y4_N1 5 " "Info: 2: + IC(1.618 ns) + CELL(0.918 ns) = 3.699 ns; Loc. = LC_X15_Y4_N1; Fanout = 5; REG Node = 'LEDRefresh:LEDPoint\|PWM:PWMGen\|count\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|count[1] } "NODE_NAME" } } { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.26 % ) " "Info: Total cell delay = 2.081 ns ( 56.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.618 ns ( 43.74 % ) " "Info: Total interconnect delay = 1.618 ns ( 43.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.699 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|count[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.699 ns" { PWMclock {} PWMclock~combout {} LEDRefresh:LEDPoint|PWM:PWMGen|count[1] {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.699 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.699 ns" { PWMclock {} PWMclock~combout {} LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.699 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|count[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.699 ns" { PWMclock {} PWMclock~combout {} LEDRefresh:LEDPoint|PWM:PWMGen|count[1] {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../PWM/PWM.vhd" "" { Text "D:/quartus/bike/PWM/PWM.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.652 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|count[1] LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~32 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~27 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~22 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~17 LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.652 ns" { LEDRefresh:LEDPoint|PWM:PWMGen|count[1] {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~32 {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~27 {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~22 {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~17 {} LEDRefresh:LEDPoint|PWM:PWMGen|LessThan0~0 {} LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 1.296ns 0.000ns 0.000ns 0.000ns 0.000ns 0.305ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 0.975ns 0.591ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.699 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|output } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.699 ns" { PWMclock {} PWMclock~combout {} LEDRefresh:LEDPoint|PWM:PWMGen|output {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.699 ns" { PWMclock LEDRefresh:LEDPoint|PWM:PWMGen|count[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.699 ns" { PWMclock {} PWMclock~combout {} LEDRefresh:LEDPoint|PWM:PWMGen|count[1] {} } { 0.000ns 0.000ns 1.618ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Breathclock register BreathCount\[3\] register BreathCount\[7\] 98.55 MHz 10.147 ns Internal " "Info: Clock \"Breathclock\" has Internal fmax of 98.55 MHz between source register \"BreathCount\[3\]\" and destination register \"BreathCount\[7\]\" (period= 10.147 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.438 ns + Longest register register " "Info: + Longest register to register delay is 9.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BreathCount\[3\] 1 REG LC_X14_Y5_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y5_N3; Fanout = 8; REG Node = 'BreathCount\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BreathCount[3] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.914 ns) 2.273 ns Equal1~1 2 COMB LC_X13_Y5_N7 1 " "Info: 2: + IC(1.359 ns) + CELL(0.914 ns) = 2.273 ns; Loc. = LC_X13_Y5_N7; Fanout = 1; COMB Node = 'Equal1~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.273 ns" { BreathCount[3] Equal1~1 } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.511 ns) 3.566 ns Equal1~2 3 COMB LC_X13_Y5_N0 2 " "Info: 3: + IC(0.782 ns) + CELL(0.511 ns) = 3.566 ns; Loc. = LC_X13_Y5_N0; Fanout = 2; COMB Node = 'Equal1~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { Equal1~1 Equal1~2 } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.511 ns) 4.870 ns Add0~1 4 COMB LC_X13_Y5_N5 21 " "Info: 4: + IC(0.793 ns) + CELL(0.511 ns) = 4.870 ns; Loc. = LC_X13_Y5_N5; Fanout = 21; COMB Node = 'Add0~1'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { Equal1~2 Add0~1 } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.747 ns) 7.564 ns BreathCount\[1\]~59 5 COMB LC_X14_Y5_N1 2 " "Info: 5: + IC(1.947 ns) + CELL(0.747 ns) = 7.564 ns; Loc. = LC_X14_Y5_N1; Fanout = 2; COMB Node = 'BreathCount\[1\]~59'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { Add0~1 BreathCount[1]~59 } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.687 ns BreathCount\[2\]~61 6 COMB LC_X14_Y5_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 7.687 ns; Loc. = LC_X14_Y5_N2; Fanout = 2; COMB Node = 'BreathCount\[2\]~61'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { BreathCount[1]~59 BreathCount[2]~61 } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.810 ns BreathCount\[3\]~63 7 COMB LC_X14_Y5_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 7.810 ns; Loc. = LC_X14_Y5_N3; Fanout = 2; COMB Node = 'BreathCount\[3\]~63'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { BreathCount[2]~61 BreathCount[3]~63 } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 8.071 ns BreathCount\[4\]~65 8 COMB LC_X14_Y5_N4 4 " "Info: 8: + IC(0.000 ns) + CELL(0.261 ns) = 8.071 ns; Loc. = LC_X14_Y5_N4; Fanout = 4; COMB Node = 'BreathCount\[4\]~65'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { BreathCount[3]~63 BreathCount[4]~65 } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.367 ns) 9.438 ns BreathCount\[7\] 9 REG LC_X14_Y5_N7 7 " "Info: 9: + IC(0.000 ns) + CELL(1.367 ns) = 9.438 ns; Loc. = LC_X14_Y5_N7; Fanout = 7; REG Node = 'BreathCount\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { BreathCount[4]~65 BreathCount[7] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.557 ns ( 48.28 % ) " "Info: Total cell delay = 4.557 ns ( 48.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.881 ns ( 51.72 % ) " "Info: Total interconnect delay = 4.881 ns ( 51.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.438 ns" { BreathCount[3] Equal1~1 Equal1~2 Add0~1 BreathCount[1]~59 BreathCount[2]~61 BreathCount[3]~63 BreathCount[4]~65 BreathCount[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.438 ns" { BreathCount[3] {} Equal1~1 {} Equal1~2 {} Add0~1 {} BreathCount[1]~59 {} BreathCount[2]~61 {} BreathCount[3]~63 {} BreathCount[4]~65 {} BreathCount[7] {} } { 0.000ns 1.359ns 0.782ns 0.793ns 1.947ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.914ns 0.511ns 0.511ns 0.747ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Breathclock destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"Breathclock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Breathclock 1 CLK PIN_20 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 10; CLK Node = 'Breathclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Breathclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns BreathCount\[7\] 2 REG LC_X14_Y5_N7 7 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X14_Y5_N7; Fanout = 7; REG Node = 'BreathCount\[7\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Breathclock BreathCount[7] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Breathclock BreathCount[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Breathclock {} Breathclock~combout {} BreathCount[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Breathclock source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"Breathclock\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Breathclock 1 CLK PIN_20 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 10; CLK Node = 'Breathclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Breathclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns BreathCount\[3\] 2 REG LC_X14_Y5_N3 8 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X14_Y5_N3; Fanout = 8; REG Node = 'BreathCount\[3\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Breathclock BreathCount[3] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Breathclock BreathCount[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Breathclock {} Breathclock~combout {} BreathCount[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Breathclock BreathCount[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Breathclock {} Breathclock~combout {} BreathCount[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Breathclock BreathCount[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Breathclock {} Breathclock~combout {} BreathCount[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 51 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.438 ns" { BreathCount[3] Equal1~1 Equal1~2 Add0~1 BreathCount[1]~59 BreathCount[2]~61 BreathCount[3]~63 BreathCount[4]~65 BreathCount[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.438 ns" { BreathCount[3] {} Equal1~1 {} Equal1~2 {} Add0~1 {} BreathCount[1]~59 {} BreathCount[2]~61 {} BreathCount[3]~63 {} BreathCount[4]~65 {} BreathCount[7] {} } { 0.000ns 1.359ns 0.782ns 0.793ns 1.947ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.914ns 0.511ns 0.511ns 0.747ns 0.123ns 0.123ns 0.261ns 1.367ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Breathclock BreathCount[7] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Breathclock {} Breathclock~combout {} BreathCount[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Breathclock BreathCount[3] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Breathclock {} Breathclock~combout {} BreathCount[3] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LEDRefresh:LEDPoint\|lcount\[2\] reset Switchclock 4.223 ns register " "Info: tsu for register \"LEDRefresh:LEDPoint\|lcount\[2\]\" (data pin = \"reset\", clock pin = \"Switchclock\") is 4.223 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.709 ns + Longest pin register " "Info: + Longest pin to register delay is 7.709 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns reset 1 PIN PIN_53 23 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_53; Fanout = 23; PIN Node = 'reset'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.489 ns) + CELL(0.511 ns) 4.132 ns LEDRefresh:LEDPoint\|process_0~0 2 COMB LC_X9_Y4_N3 22 " "Info: 2: + IC(2.489 ns) + CELL(0.511 ns) = 4.132 ns; Loc. = LC_X9_Y4_N3; Fanout = 22; COMB Node = 'LEDRefresh:LEDPoint\|process_0~0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { reset LEDRefresh:LEDPoint|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.986 ns) + CELL(0.591 ns) 7.709 ns LEDRefresh:LEDPoint\|lcount\[2\] 3 REG LC_X2_Y5_N1 33 " "Info: 3: + IC(2.986 ns) + CELL(0.591 ns) = 7.709 ns; Loc. = LC_X2_Y5_N1; Fanout = 33; REG Node = 'LEDRefresh:LEDPoint\|lcount\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.577 ns" { LEDRefresh:LEDPoint|process_0~0 LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.234 ns ( 28.98 % ) " "Info: Total cell delay = 2.234 ns ( 28.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.475 ns ( 71.02 % ) " "Info: Total interconnect delay = 5.475 ns ( 71.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.709 ns" { reset LEDRefresh:LEDPoint|process_0~0 LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.709 ns" { reset {} reset~combout {} LEDRefresh:LEDPoint|process_0~0 {} LEDRefresh:LEDPoint|lcount[2] {} } { 0.000ns 0.000ns 2.489ns 2.986ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Switchclock destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"Switchclock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Switchclock 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'Switchclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switchclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LEDRefresh:LEDPoint\|lcount\[2\] 2 REG LC_X2_Y5_N1 33 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y5_N1; Fanout = 33; REG Node = 'LEDRefresh:LEDPoint\|lcount\[2\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Switchclock LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|lcount[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.709 ns" { reset LEDRefresh:LEDPoint|process_0~0 LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.709 ns" { reset {} reset~combout {} LEDRefresh:LEDPoint|process_0~0 {} LEDRefresh:LEDPoint|lcount[2] {} } { 0.000ns 0.000ns 2.489ns 2.986ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|lcount[2] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|lcount[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Breathclock Columnout\[12\] IMGSel\[1\] 23.906 ns register " "Info: tco from clock \"Breathclock\" to destination pin \"Columnout\[12\]\" through register \"IMGSel\[1\]\" is 23.906 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Breathclock source 9.581 ns + Longest register " "Info: + Longest clock path from clock \"Breathclock\" to source register is 9.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Breathclock 1 CLK PIN_20 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 10; CLK Node = 'Breathclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Breathclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns RsvCount 2 REG LC_X13_Y5_N1 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X13_Y5_N1; Fanout = 6; REG Node = 'RsvCount'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { Breathclock RsvCount } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.468 ns) + CELL(0.918 ns) 9.581 ns IMGSel\[1\] 3 REG LC_X9_Y5_N2 24 " "Info: 3: + IC(4.468 ns) + CELL(0.918 ns) = 9.581 ns; Loc. = LC_X9_Y5_N2; Fanout = 24; REG Node = 'IMGSel\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.386 ns" { RsvCount IMGSel[1] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.23 % ) " "Info: Total cell delay = 3.375 ns ( 35.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.206 ns ( 64.77 % ) " "Info: Total interconnect delay = 6.206 ns ( 64.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.581 ns" { Breathclock RsvCount IMGSel[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.581 ns" { Breathclock {} Breathclock~combout {} RsvCount {} IMGSel[1] {} } { 0.000ns 0.000ns 1.738ns 4.468ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.949 ns + Longest register pin " "Info: + Longest register to pin delay is 13.949 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IMGSel\[1\] 1 REG LC_X9_Y5_N2 24 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y5_N2; Fanout = 24; REG Node = 'IMGSel\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IMGSel[1] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.255 ns) + CELL(0.511 ns) 3.766 ns LEDRefresh:LEDPoint\|Mux22~2 2 COMB LC_X13_Y4_N6 2 " "Info: 2: + IC(3.255 ns) + CELL(0.511 ns) = 3.766 ns; Loc. = LC_X13_Y4_N6; Fanout = 2; COMB Node = 'LEDRefresh:LEDPoint\|Mux22~2'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.766 ns" { IMGSel[1] LEDRefresh:LEDPoint|Mux22~2 } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.533 ns) + CELL(0.511 ns) 6.810 ns LEDRefresh:LEDPoint\|Columnout\[12\]~64 3 COMB LC_X10_Y5_N7 1 " "Info: 3: + IC(2.533 ns) + CELL(0.511 ns) = 6.810 ns; Loc. = LC_X10_Y5_N7; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|Columnout\[12\]~64'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.044 ns" { LEDRefresh:LEDPoint|Mux22~2 LEDRefresh:LEDPoint|Columnout[12]~64 } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.511 ns) 8.097 ns LEDRefresh:LEDPoint\|Columnout\[12\]~65 4 COMB LC_X10_Y5_N8 1 " "Info: 4: + IC(0.776 ns) + CELL(0.511 ns) = 8.097 ns; Loc. = LC_X10_Y5_N8; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|Columnout\[12\]~65'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { LEDRefresh:LEDPoint|Columnout[12]~64 LEDRefresh:LEDPoint|Columnout[12]~65 } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.530 ns) + CELL(2.322 ns) 13.949 ns Columnout\[12\] 5 PIN PIN_14 0 " "Info: 5: + IC(3.530 ns) + CELL(2.322 ns) = 13.949 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'Columnout\[12\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.852 ns" { LEDRefresh:LEDPoint|Columnout[12]~65 Columnout[12] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.855 ns ( 27.64 % ) " "Info: Total cell delay = 3.855 ns ( 27.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.094 ns ( 72.36 % ) " "Info: Total interconnect delay = 10.094 ns ( 72.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.949 ns" { IMGSel[1] LEDRefresh:LEDPoint|Mux22~2 LEDRefresh:LEDPoint|Columnout[12]~64 LEDRefresh:LEDPoint|Columnout[12]~65 Columnout[12] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.949 ns" { IMGSel[1] {} LEDRefresh:LEDPoint|Mux22~2 {} LEDRefresh:LEDPoint|Columnout[12]~64 {} LEDRefresh:LEDPoint|Columnout[12]~65 {} Columnout[12] {} } { 0.000ns 3.255ns 2.533ns 0.776ns 3.530ns } { 0.000ns 0.511ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.581 ns" { Breathclock RsvCount IMGSel[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.581 ns" { Breathclock {} Breathclock~combout {} RsvCount {} IMGSel[1] {} } { 0.000ns 0.000ns 1.738ns 4.468ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.949 ns" { IMGSel[1] LEDRefresh:LEDPoint|Mux22~2 LEDRefresh:LEDPoint|Columnout[12]~64 LEDRefresh:LEDPoint|Columnout[12]~65 Columnout[12] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.949 ns" { IMGSel[1] {} LEDRefresh:LEDPoint|Mux22~2 {} LEDRefresh:LEDPoint|Columnout[12]~64 {} LEDRefresh:LEDPoint|Columnout[12]~65 {} Columnout[12] {} } { 0.000ns 3.255ns 2.533ns 0.776ns 3.530ns } { 0.000ns 0.511ns 0.511ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset Columnout\[12\] 12.050 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"Columnout\[12\]\" is 12.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns reset 1 PIN PIN_53 23 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_53; Fanout = 23; PIN Node = 'reset'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.380 ns) + CELL(0.511 ns) 4.023 ns LEDRefresh:LEDPoint\|Columnout\[1\]~50 2 COMB LC_X8_Y5_N4 7 " "Info: 2: + IC(2.380 ns) + CELL(0.511 ns) = 4.023 ns; Loc. = LC_X8_Y5_N4; Fanout = 7; COMB Node = 'LEDRefresh:LEDPoint\|Columnout\[1\]~50'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.891 ns" { reset LEDRefresh:LEDPoint|Columnout[1]~50 } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.975 ns) + CELL(0.200 ns) 6.198 ns LEDRefresh:LEDPoint\|Columnout\[12\]~65 3 COMB LC_X10_Y5_N8 1 " "Info: 3: + IC(1.975 ns) + CELL(0.200 ns) = 6.198 ns; Loc. = LC_X10_Y5_N8; Fanout = 1; COMB Node = 'LEDRefresh:LEDPoint\|Columnout\[12\]~65'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.175 ns" { LEDRefresh:LEDPoint|Columnout[1]~50 LEDRefresh:LEDPoint|Columnout[12]~65 } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.530 ns) + CELL(2.322 ns) 12.050 ns Columnout\[12\] 4 PIN PIN_14 0 " "Info: 4: + IC(3.530 ns) + CELL(2.322 ns) = 12.050 ns; Loc. = PIN_14; Fanout = 0; PIN Node = 'Columnout\[12\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.852 ns" { LEDRefresh:LEDPoint|Columnout[12]~65 Columnout[12] } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.165 ns ( 34.56 % ) " "Info: Total cell delay = 4.165 ns ( 34.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.885 ns ( 65.44 % ) " "Info: Total interconnect delay = 7.885 ns ( 65.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.050 ns" { reset LEDRefresh:LEDPoint|Columnout[1]~50 LEDRefresh:LEDPoint|Columnout[12]~65 Columnout[12] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.050 ns" { reset {} reset~combout {} LEDRefresh:LEDPoint|Columnout[1]~50 {} LEDRefresh:LEDPoint|Columnout[12]~65 {} Columnout[12] {} } { 0.000ns 0.000ns 2.380ns 1.975ns 3.530ns } { 0.000ns 1.132ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LEDRefresh:LEDPoint\|lcount\[1\] reset Switchclock -2.152 ns register " "Info: th for register \"LEDRefresh:LEDPoint\|lcount\[1\]\" (data pin = \"reset\", clock pin = \"Switchclock\") is -2.152 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Switchclock destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"Switchclock\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Switchclock 1 CLK PIN_18 11 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 11; CLK Node = 'Switchclock'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switchclock } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns LEDRefresh:LEDPoint\|lcount\[1\] 2 REG LC_X2_Y5_N4 36 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X2_Y5_N4; Fanout = 36; REG Node = 'LEDRefresh:LEDPoint\|lcount\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Switchclock LEDRefresh:LEDPoint|lcount[1] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|lcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|lcount[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.192 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.192 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns reset 1 PIN PIN_53 23 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_53; Fanout = 23; PIN Node = 'reset'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "LEDCtrl.vhd" "" { Text "D:/quartus/bike/LEDCtrl/LEDCtrl.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.256 ns) + CELL(0.804 ns) 6.192 ns LEDRefresh:LEDPoint\|lcount\[1\] 2 REG LC_X2_Y5_N4 36 " "Info: 2: + IC(4.256 ns) + CELL(0.804 ns) = 6.192 ns; Loc. = LC_X2_Y5_N4; Fanout = 36; REG Node = 'LEDRefresh:LEDPoint\|lcount\[1\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { reset LEDRefresh:LEDPoint|lcount[1] } "NODE_NAME" } } { "../LEDRefresh/LEDRefresh.vhd" "" { Text "D:/quartus/bike/LEDRefresh/LEDRefresh.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 31.27 % ) " "Info: Total cell delay = 1.936 ns ( 31.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.256 ns ( 68.73 % ) " "Info: Total interconnect delay = 4.256 ns ( 68.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.192 ns" { reset LEDRefresh:LEDPoint|lcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.192 ns" { reset {} reset~combout {} LEDRefresh:LEDPoint|lcount[1] {} } { 0.000ns 0.000ns 4.256ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { Switchclock LEDRefresh:LEDPoint|lcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { Switchclock {} Switchclock~combout {} LEDRefresh:LEDPoint|lcount[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.192 ns" { reset LEDRefresh:LEDPoint|lcount[1] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.192 ns" { reset {} reset~combout {} LEDRefresh:LEDPoint|lcount[1] {} } { 0.000ns 0.000ns 4.256ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:06:23 2017 " "Info: Processing ended: Fri Oct 27 22:06:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:06:24 2017 " "Info: Processing started: Fri Oct 27 22:06:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LEDCtrl -c LEDCtrl " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off LEDCtrl -c LEDCtrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "LEDCtrl.vo LEDCtrl_v.sdo D:/quartus/bike/LEDCtrl/simulation/activehdl/ simulation " "Info: Generated files \"LEDCtrl.vo\" and \"LEDCtrl_v.sdo\" in directory \"D:/quartus/bike/LEDCtrl/simulation/activehdl/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "LEDCtrl.vo LEDCtrl_v.sdo D:/quartus/bike/LEDCtrl/timing/primetime/ timing analysis " "Info: Generated files \"LEDCtrl.vo\" and \"LEDCtrl_v.sdo\" in directory \"D:/quartus/bike/LEDCtrl/timing/primetime/\" for EDA timing analysis tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Warning" "WPTO_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" {  } {  } 0 0 "Expected ENABLE_CLOCK_LATENCY to be set to ON but is set to OFF" 0 0 "" 0 -1}
{ "Info" "IPTO_FILE_GENERATED_MSG" "PrimeTime Tcl script file D:/quartus/bike/LEDCtrl/timing/primetime/LEDCtrl_pt_v.tcl " "Info: Generated PrimeTime Tcl script file D:/quartus/bike/LEDCtrl/timing/primetime/LEDCtrl_pt_v.tcl" {  } {  } 0 0 "Generated %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:06:24 2017 " "Info: Processing ended: Fri Oct 27 22:06:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 22:06:38 2017 " "Info: Processing started: Fri Oct 27 22:06:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp LEDCtrl -c LEDCtrl --netlist_type=sgate " "Info: Command: quartus_rpp LEDCtrl -c LEDCtrl --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 22:06:38 2017 " "Info: Processing ended: Fri Oct 27 22:06:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
