Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testTB_behav xil_defaultlib.testTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3705] select index 64 into 'Imemory' is out of bounds [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:38]
WARNING: [VRFC 10-3705] select index 68 into 'Imemory' is out of bounds [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:39]
WARNING: [VRFC 10-3705] select index 72 into 'Imemory' is out of bounds [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:41]
WARNING: [VRFC 10-3705] select index 76 into 'Imemory' is out of bounds [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:42]
WARNING: [VRFC 10-3705] select index 80 into 'Imemory' is out of bounds [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:43]
WARNING: [VRFC 10-3705] select index 84 into 'Imemory' is out of bounds [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:46]
WARNING: [VRFC 10-3705] select index 88 into 'Imemory' is out of bounds [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:47]
WARNING: [VRFC 10-3705] select index 92 into 'Imemory' is out of bounds [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:48]
WARNING: [VRFC 10-3705] select index 96 into 'Imemory' is out of bounds [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:52]
WARNING: [VRFC 10-3705] select index 100 into 'Imemory' is out of bounds [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:53]
WARNING: [VRFC 10-3705] select index 104 into 'Imemory' is out of bounds [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:56]
WARNING: [VRFC 10-3705] select index 108 into 'Imemory' is out of bounds [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:57]
WARNING: [VRFC 10-3705] select index 112 into 'Imemory' is out of bounds [C:/Users/Saran/Desktop/VIVA/singleCycledRV32I/singleCycledRV32I.srcs/sources_1/new/Instruction_Mem.v:59]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PCplus4
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Mem
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Immediate_Generator
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux1
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.And_Logic
Compiling module xil_defaultlib.Mux2
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Mux3
Compiling module xil_defaultlib.RISCV_TOP
Compiling module xil_defaultlib.testTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot testTB_behav
