# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MySecDet.srcs/sources_1/new/MySecDet.vhd" \
"../../../../MySecDet.srcs/sim_1/new/MySecDet_TB.vhd" \

# Do not sort compile order
nosort
