
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 2.45

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.19    0.18    0.38 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.19    0.00    0.38 ^ spi_cs_n$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.13    0.13   library removal time
                                  0.13   data required time
-----------------------------------------------------------------------------
                                  0.13   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 ^ input11/A (sky130_fd_sc_hd__clkbuf_2)
     5    0.02    0.11    0.14    0.34 ^ input11/X (sky130_fd_sc_hd__clkbuf_2)
                                         net12 (net)
                  0.11    0.00    0.34 ^ _245_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.04    0.08    0.42 v _245_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _022_ (net)
                  0.04    0.00    0.42 v spi_cs_n$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.19    0.18    0.38 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.19    0.00    0.38 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    32    0.15    0.18    0.24    0.62 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.18    0.00    0.62 ^ state[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  0.62   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.16    5.16   library recovery time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  4.54   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     8    0.03    0.10    0.44    0.44 v bit_count[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         bit_count[0] (net)
                  0.10    0.00    0.44 v _285_/A (sky130_fd_sc_hd__ha_1)
     5    0.02    0.11    0.28    0.72 v _285_/COUT (sky130_fd_sc_hd__ha_1)
                                         _142_ (net)
                  0.11    0.00    0.72 v _149_/C (sky130_fd_sc_hd__nand3_1)
     4    0.01    0.16    0.17    0.89 ^ _149_/Y (sky130_fd_sc_hd__nand3_1)
                                         _128_ (net)
                  0.16    0.00    0.89 ^ _280_/B (sky130_fd_sc_hd__ha_2)
     7    0.03    0.10    0.35    1.23 v _280_/SUM (sky130_fd_sc_hd__ha_2)
                                         _130_ (net)
                  0.10    0.00    1.24 v _174_/A (sky130_fd_sc_hd__nor4b_4)
     3    0.02    0.40    0.44    1.68 ^ _174_/Y (sky130_fd_sc_hd__nor4b_4)
                                         _050_ (net)
                  0.40    0.00    1.68 ^ _178_/A1 (sky130_fd_sc_hd__a22oi_1)
     2    0.00    0.12    0.17    1.84 v _178_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _054_ (net)
                  0.12    0.00    1.84 v _186_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.53    2.38 v _186_/X (sky130_fd_sc_hd__or4_1)
                                         _062_ (net)
                  0.08    0.00    2.38 v _189_/B (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.10    2.48 ^ _189_/Y (sky130_fd_sc_hd__nand3_1)
                                         _004_ (net)
                  0.07    0.00    2.48 ^ debug_miso_samples[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.48   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ debug_miso_samples[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.07    4.93   library setup time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  2.45   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     3    0.02    0.19    0.18    0.38 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net2 (net)
                  0.19    0.00    0.38 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    32    0.15    0.18    0.24    0.62 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.18    0.00    0.62 ^ state[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  0.62   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.16    5.16   library recovery time
                                  5.16   data required time
-----------------------------------------------------------------------------
                                  5.16   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  4.54   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
     8    0.03    0.10    0.44    0.44 v bit_count[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
                                         bit_count[0] (net)
                  0.10    0.00    0.44 v _285_/A (sky130_fd_sc_hd__ha_1)
     5    0.02    0.11    0.28    0.72 v _285_/COUT (sky130_fd_sc_hd__ha_1)
                                         _142_ (net)
                  0.11    0.00    0.72 v _149_/C (sky130_fd_sc_hd__nand3_1)
     4    0.01    0.16    0.17    0.89 ^ _149_/Y (sky130_fd_sc_hd__nand3_1)
                                         _128_ (net)
                  0.16    0.00    0.89 ^ _280_/B (sky130_fd_sc_hd__ha_2)
     7    0.03    0.10    0.35    1.23 v _280_/SUM (sky130_fd_sc_hd__ha_2)
                                         _130_ (net)
                  0.10    0.00    1.24 v _174_/A (sky130_fd_sc_hd__nor4b_4)
     3    0.02    0.40    0.44    1.68 ^ _174_/Y (sky130_fd_sc_hd__nor4b_4)
                                         _050_ (net)
                  0.40    0.00    1.68 ^ _178_/A1 (sky130_fd_sc_hd__a22oi_1)
     2    0.00    0.12    0.17    1.84 v _178_/Y (sky130_fd_sc_hd__a22oi_1)
                                         _054_ (net)
                  0.12    0.00    1.84 v _186_/A (sky130_fd_sc_hd__or4_1)
     1    0.00    0.08    0.53    2.38 v _186_/X (sky130_fd_sc_hd__or4_1)
                                         _062_ (net)
                  0.08    0.00    2.38 v _189_/B (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.10    2.48 ^ _189_/Y (sky130_fd_sc_hd__nand3_1)
                                         _004_ (net)
                  0.07    0.00    2.48 ^ debug_miso_samples[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.48   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ debug_miso_samples[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.07    4.93   library setup time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                  2.45   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.090494155883789

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
1.4936779737472534

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7301

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.026571914553642273

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.02930700220167637

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9067

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: debug_miso_samples[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_2)
   0.44    0.44 v bit_count[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_2)
   0.28    0.72 v _285_/COUT (sky130_fd_sc_hd__ha_1)
   0.17    0.89 ^ _149_/Y (sky130_fd_sc_hd__nand3_1)
   0.35    1.23 v _280_/SUM (sky130_fd_sc_hd__ha_2)
   0.44    1.68 ^ _174_/Y (sky130_fd_sc_hd__nor4b_4)
   0.17    1.84 v _178_/Y (sky130_fd_sc_hd__a22oi_1)
   0.53    2.38 v _186_/X (sky130_fd_sc_hd__or4_1)
   0.10    2.48 ^ _189_/Y (sky130_fd_sc_hd__nand3_1)
   0.00    2.48 ^ debug_miso_samples[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.48   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   clock reconvergence pessimism
           5.00 ^ debug_miso_samples[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
  -0.07    4.93   library setup time
           4.93   data required time
---------------------------------------------------------
           4.93   data required time
          -2.48   data arrival time
---------------------------------------------------------
           2.45   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_data[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_data[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rx_data[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.32    0.32 ^ rx_data[4]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.44 ^ _235_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.44 ^ rx_data[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.44   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rx_data[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
  -0.04   -0.04   library hold time
          -0.04   data required time
---------------------------------------------------------
          -0.04   data required time
          -0.44   data arrival time
---------------------------------------------------------
           0.48   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.4775

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
2.4507

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
98.918264

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.03e-04   7.41e-05   4.27e-10   4.77e-04  38.6%
Combinational          3.45e-04   4.16e-04   5.00e-10   7.60e-04  61.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.48e-04   4.90e-04   9.27e-10   1.24e-03 100.0%
                          60.4%      39.6%       0.0%
