// Seed: 1518132365
module module_0 ();
  wire id_1;
  assign module_2.id_6 = 0;
  wire id_2 = id_1;
  wire id_3;
  assign module_1.type_19 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri1 id_4,
    output wor id_5,
    input wor id_6,
    output wire id_7,
    input tri id_8,
    output uwire id_9,
    output wand id_10,
    output uwire id_11
);
  wire id_13;
  assign id_1 = 1;
  module_0 modCall_1 ();
  wire id_14;
endmodule
module module_2 (
    input supply0 id_0
    , id_12,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    input tri id_4,
    input wand id_5,
    output tri0 id_6,
    input uwire id_7,
    input wand id_8
    , id_13,
    input supply0 id_9,
    input tri1 id_10
);
  module_0 modCall_1 ();
endmodule
