<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › include › asm › msr.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>msr.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_X86_MSR_H</span>
<span class="cp">#define _ASM_X86_MSR_H</span>

<span class="cp">#include &lt;asm/msr-index.h&gt;</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/ioctl.h&gt;</span>

<span class="cp">#define X86_IOC_RDMSR_REGS	_IOWR(&#39;c&#39;, 0xA0, __u32[8])</span>
<span class="cp">#define X86_IOC_WRMSR_REGS	_IOWR(&#39;c&#39;, 0xA1, __u32[8])</span>

<span class="cp">#ifdef __KERNEL__</span>

<span class="cp">#include &lt;asm/asm.h&gt;</span>
<span class="cp">#include &lt;asm/errno.h&gt;</span>
<span class="cp">#include &lt;asm/cpumask.h&gt;</span>

<span class="k">struct</span> <span class="n">msr</span> <span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">l</span><span class="p">;</span>
			<span class="n">u32</span> <span class="n">h</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u64</span> <span class="n">q</span><span class="p">;</span>
	<span class="p">};</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">msr_info</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">msr_no</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msr</span> <span class="n">reg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msr</span> <span class="o">*</span><span class="n">msrs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">msr_regs_info</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="nf">native_read_tscp</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">aux</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;.byte 0x0f,0x01,0xf9&quot;</span>
		     <span class="o">:</span> <span class="s">&quot;=a&quot;</span> <span class="p">(</span><span class="n">low</span><span class="p">),</span> <span class="s">&quot;=d&quot;</span> <span class="p">(</span><span class="n">high</span><span class="p">),</span> <span class="s">&quot;=c&quot;</span> <span class="p">(</span><span class="o">*</span><span class="n">aux</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">low</span> <span class="o">|</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">high</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * both i386 and x86_64 returns 64-bit value in edx:eax, but gcc&#39;s &quot;A&quot;</span>
<span class="cm"> * constraint has different meanings. For i386, &quot;A&quot; means exactly</span>
<span class="cm"> * edx:eax, while for x86_64 it doesn&#39;t mean rdx:rax or edx:eax. Instead,</span>
<span class="cm"> * it means rax *or* rdx.</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_X86_64</span>
<span class="cp">#define DECLARE_ARGS(val, low, high)	unsigned low, high</span>
<span class="cp">#define EAX_EDX_VAL(val, low, high)	((low) | ((u64)(high) &lt;&lt; 32))</span>
<span class="cp">#define EAX_EDX_ARGS(val, low, high)	&quot;a&quot; (low), &quot;d&quot; (high)</span>
<span class="cp">#define EAX_EDX_RET(val, low, high)	&quot;=a&quot; (low), &quot;=d&quot; (high)</span>
<span class="cp">#else</span>
<span class="cp">#define DECLARE_ARGS(val, low, high)	unsigned long long val</span>
<span class="cp">#define EAX_EDX_VAL(val, low, high)	(val)</span>
<span class="cp">#define EAX_EDX_ARGS(val, low, high)	&quot;A&quot; (val)</span>
<span class="cp">#define EAX_EDX_RET(val, low, high)	&quot;=A&quot; (val)</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="nf">native_read_msr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">msr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">DECLARE_ARGS</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;rdmsr&quot;</span> <span class="o">:</span> <span class="n">EAX_EDX_RET</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;c&quot;</span> <span class="p">(</span><span class="n">msr</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">EAX_EDX_VAL</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="nf">native_read_msr_safe</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">msr</span><span class="p">,</span>
						      <span class="kt">int</span> <span class="o">*</span><span class="n">err</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">DECLARE_ARGS</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;2: rdmsr ; xor %[err],%[err]</span><span class="se">\n</span><span class="s">&quot;</span>
		     <span class="s">&quot;1:</span><span class="se">\n\t</span><span class="s">&quot;</span>
		     <span class="s">&quot;.section .fixup,</span><span class="se">\&quot;</span><span class="s">ax</span><span class="se">\&quot;\n\t</span><span class="s">&quot;</span>
		     <span class="s">&quot;3:  mov %[fault],%[err] ; jmp 1b</span><span class="se">\n\t</span><span class="s">&quot;</span>
		     <span class="s">&quot;.previous</span><span class="se">\n\t</span><span class="s">&quot;</span>
		     <span class="n">_ASM_EXTABLE</span><span class="p">(</span><span class="mi">2</span><span class="n">b</span><span class="p">,</span> <span class="mi">3</span><span class="n">b</span><span class="p">)</span>
		     <span class="o">:</span> <span class="p">[</span><span class="n">err</span><span class="p">]</span> <span class="s">&quot;=r&quot;</span> <span class="p">(</span><span class="o">*</span><span class="n">err</span><span class="p">),</span> <span class="n">EAX_EDX_RET</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">)</span>
		     <span class="o">:</span> <span class="s">&quot;c&quot;</span> <span class="p">(</span><span class="n">msr</span><span class="p">),</span> <span class="p">[</span><span class="n">fault</span><span class="p">]</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="o">-</span><span class="n">EIO</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">EAX_EDX_VAL</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">native_write_msr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">msr</span><span class="p">,</span>
				    <span class="kt">unsigned</span> <span class="n">low</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">high</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;wrmsr&quot;</span> <span class="o">:</span> <span class="o">:</span> <span class="s">&quot;c&quot;</span> <span class="p">(</span><span class="n">msr</span><span class="p">),</span> <span class="s">&quot;a&quot;</span><span class="p">(</span><span class="n">low</span><span class="p">),</span> <span class="s">&quot;d&quot;</span> <span class="p">(</span><span class="n">high</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Can be uninlined because referenced by paravirt */</span>
<span class="n">notrace</span> <span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">native_write_msr_safe</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">msr</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="n">low</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">high</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;2: wrmsr ; xor %[err],%[err]</span><span class="se">\n</span><span class="s">&quot;</span>
		     <span class="s">&quot;1:</span><span class="se">\n\t</span><span class="s">&quot;</span>
		     <span class="s">&quot;.section .fixup,</span><span class="se">\&quot;</span><span class="s">ax</span><span class="se">\&quot;\n\t</span><span class="s">&quot;</span>
		     <span class="s">&quot;3:  mov %[fault],%[err] ; jmp 1b</span><span class="se">\n\t</span><span class="s">&quot;</span>
		     <span class="s">&quot;.previous</span><span class="se">\n\t</span><span class="s">&quot;</span>
		     <span class="n">_ASM_EXTABLE</span><span class="p">(</span><span class="mi">2</span><span class="n">b</span><span class="p">,</span> <span class="mi">3</span><span class="n">b</span><span class="p">)</span>
		     <span class="o">:</span> <span class="p">[</span><span class="n">err</span><span class="p">]</span> <span class="s">&quot;=a&quot;</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		     <span class="o">:</span> <span class="s">&quot;c&quot;</span> <span class="p">(</span><span class="n">msr</span><span class="p">),</span> <span class="s">&quot;0&quot;</span> <span class="p">(</span><span class="n">low</span><span class="p">),</span> <span class="s">&quot;d&quot;</span> <span class="p">(</span><span class="n">high</span><span class="p">),</span>
		       <span class="p">[</span><span class="n">fault</span><span class="p">]</span> <span class="s">&quot;i&quot;</span> <span class="p">(</span><span class="o">-</span><span class="n">EIO</span><span class="p">)</span>
		     <span class="o">:</span> <span class="s">&quot;memory&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">native_read_tsc</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">native_rdmsr_safe_regs</span><span class="p">(</span><span class="n">u32</span> <span class="n">regs</span><span class="p">[</span><span class="mi">8</span><span class="p">]);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">native_wrmsr_safe_regs</span><span class="p">(</span><span class="n">u32</span> <span class="n">regs</span><span class="p">[</span><span class="mi">8</span><span class="p">]);</span>

<span class="k">static</span> <span class="n">__always_inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="nf">__native_read_tsc</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">DECLARE_ARGS</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;rdtsc&quot;</span> <span class="o">:</span> <span class="n">EAX_EDX_RET</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">EAX_EDX_VAL</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="nf">native_read_pmc</span><span class="p">(</span><span class="kt">int</span> <span class="n">counter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">DECLARE_ARGS</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>

	<span class="n">asm</span> <span class="k">volatile</span><span class="p">(</span><span class="s">&quot;rdpmc&quot;</span> <span class="o">:</span> <span class="n">EAX_EDX_RET</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;c&quot;</span> <span class="p">(</span><span class="n">counter</span><span class="p">));</span>
	<span class="k">return</span> <span class="n">EAX_EDX_VAL</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PARAVIRT</span>
<span class="cp">#include &lt;asm/paravirt.h&gt;</span>
<span class="cp">#else</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cm">/*</span>
<span class="cm"> * Access to machine-specific registers (available on 586 and better only)</span>
<span class="cm"> * Note: the rd* operations modify the parameters directly (without using</span>
<span class="cm"> * pointer indirection), this allows gcc to optimize better</span>
<span class="cm"> */</span>

<span class="cp">#define rdmsr(msr, val1, val2)					\</span>
<span class="cp">do {								\</span>
<span class="cp">	u64 __val = native_read_msr((msr));			\</span>
<span class="cp">	(void)((val1) = (u32)__val);				\</span>
<span class="cp">	(void)((val2) = (u32)(__val &gt;&gt; 32));			\</span>
<span class="cp">} while (0)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">wrmsr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">msr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">low</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">high</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">native_write_msr</span><span class="p">(</span><span class="n">msr</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define rdmsrl(msr, val)			\</span>
<span class="cp">	((val) = native_read_msr((msr)))</span>

<span class="cp">#define wrmsrl(msr, val)						\</span>
<span class="cp">	native_write_msr((msr), (u32)((u64)(val)), (u32)((u64)(val) &gt;&gt; 32))</span>

<span class="cm">/* wrmsr with exception handling */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">wrmsr_safe</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">msr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">low</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">high</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">native_write_msr_safe</span><span class="p">(</span><span class="n">msr</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* rdmsr with exception handling */</span>
<span class="cp">#define rdmsr_safe(msr, p1, p2)					\</span>
<span class="cp">({								\</span>
<span class="cp">	int __err;						\</span>
<span class="cp">	u64 __val = native_read_msr_safe((msr), &amp;__err);	\</span>
<span class="cp">	(*p1) = (u32)__val;					\</span>
<span class="cp">	(*p2) = (u32)(__val &gt;&gt; 32);				\</span>
<span class="cp">	__err;							\</span>
<span class="cp">})</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">rdmsrl_safe</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">msr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">native_read_msr_safe</span><span class="p">(</span><span class="n">msr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">err</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">rdmsrl_amd_safe</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">msr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">gprs</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span> <span class="p">};</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">gprs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">msr</span><span class="p">;</span>
	<span class="n">gprs</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x9c5a203a</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">native_rdmsr_safe_regs</span><span class="p">(</span><span class="n">gprs</span><span class="p">);</span>

	<span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">gprs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">|</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">gprs</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">wrmsrl_amd_safe</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">msr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">gprs</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span> <span class="p">};</span>

	<span class="n">gprs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span><span class="n">val</span><span class="p">;</span>
	<span class="n">gprs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">msr</span><span class="p">;</span>
	<span class="n">gprs</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">gprs</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x9c5a203a</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">native_wrmsr_safe_regs</span><span class="p">(</span><span class="n">gprs</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">rdmsr_safe_regs</span><span class="p">(</span><span class="n">u32</span> <span class="n">regs</span><span class="p">[</span><span class="mi">8</span><span class="p">])</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">native_rdmsr_safe_regs</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">wrmsr_safe_regs</span><span class="p">(</span><span class="n">u32</span> <span class="n">regs</span><span class="p">[</span><span class="mi">8</span><span class="p">])</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">native_wrmsr_safe_regs</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define rdtscl(low)						\</span>
<span class="cp">	((low) = (u32)__native_read_tsc())</span>

<span class="cp">#define rdtscll(val)						\</span>
<span class="cp">	((val) = __native_read_tsc())</span>

<span class="cp">#define rdpmc(counter, low, high)			\</span>
<span class="cp">do {							\</span>
<span class="cp">	u64 _l = native_read_pmc((counter));		\</span>
<span class="cp">	(low)  = (u32)_l;				\</span>
<span class="cp">	(high) = (u32)(_l &gt;&gt; 32);			\</span>
<span class="cp">} while (0)</span>

<span class="cp">#define rdtscp(low, high, aux)					\</span>
<span class="cp">do {                                                            \</span>
<span class="cp">	unsigned long long _val = native_read_tscp(&amp;(aux));     \</span>
<span class="cp">	(low) = (u32)_val;                                      \</span>
<span class="cp">	(high) = (u32)(_val &gt;&gt; 32);                             \</span>
<span class="cp">} while (0)</span>

<span class="cp">#define rdtscpll(val, aux) (val) = native_read_tscp(&amp;(aux))</span>

<span class="cp">#endif	</span><span class="cm">/* !CONFIG_PARAVIRT */</span><span class="cp"></span>


<span class="cp">#define checking_wrmsrl(msr, val) wrmsr_safe((msr), (u32)(val),		\</span>
<span class="cp">					     (u32)((val) &gt;&gt; 32))</span>

<span class="cp">#define write_tsc(val1, val2) wrmsr(MSR_IA32_TSC, (val1), (val2))</span>

<span class="cp">#define write_rdtscp_aux(val) wrmsr(MSR_TSC_AUX, (val), 0)</span>

<span class="k">struct</span> <span class="n">msr</span> <span class="o">*</span><span class="n">msrs_alloc</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">msrs_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">msr</span> <span class="o">*</span><span class="n">msrs</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_SMP</span>
<span class="kt">int</span> <span class="n">rdmsr_on_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msr_no</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">l</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">h</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">wrmsr_on_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msr_no</span><span class="p">,</span> <span class="n">u32</span> <span class="n">l</span><span class="p">,</span> <span class="n">u32</span> <span class="n">h</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">rdmsr_on_cpus</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msr_no</span><span class="p">,</span> <span class="k">struct</span> <span class="n">msr</span> <span class="o">*</span><span class="n">msrs</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">wrmsr_on_cpus</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msr_no</span><span class="p">,</span> <span class="k">struct</span> <span class="n">msr</span> <span class="o">*</span><span class="n">msrs</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">rdmsr_safe_on_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msr_no</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">l</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">h</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">wrmsr_safe_on_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msr_no</span><span class="p">,</span> <span class="n">u32</span> <span class="n">l</span><span class="p">,</span> <span class="n">u32</span> <span class="n">h</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">rdmsr_safe_regs_on_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">regs</span><span class="p">[</span><span class="mi">8</span><span class="p">]);</span>
<span class="kt">int</span> <span class="n">wrmsr_safe_regs_on_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">regs</span><span class="p">[</span><span class="mi">8</span><span class="p">]);</span>
<span class="cp">#else  </span><span class="cm">/*  CONFIG_SMP  */</span><span class="cp"></span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">rdmsr_on_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msr_no</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">l</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">h</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">rdmsr</span><span class="p">(</span><span class="n">msr_no</span><span class="p">,</span> <span class="o">*</span><span class="n">l</span><span class="p">,</span> <span class="o">*</span><span class="n">h</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">wrmsr_on_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msr_no</span><span class="p">,</span> <span class="n">u32</span> <span class="n">l</span><span class="p">,</span> <span class="n">u32</span> <span class="n">h</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">wrmsr</span><span class="p">(</span><span class="n">msr_no</span><span class="p">,</span> <span class="n">l</span><span class="p">,</span> <span class="n">h</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">rdmsr_on_cpus</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msr_no</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">msr</span> <span class="o">*</span><span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
       <span class="n">rdmsr_on_cpu</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">msr_no</span><span class="p">,</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">msrs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">l</span><span class="p">),</span> <span class="o">&amp;</span><span class="p">(</span><span class="n">msrs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">h</span><span class="p">));</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">wrmsr_on_cpus</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msr_no</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">msr</span> <span class="o">*</span><span class="n">msrs</span><span class="p">)</span>
<span class="p">{</span>
       <span class="n">wrmsr_on_cpu</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">msr_no</span><span class="p">,</span> <span class="n">msrs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">l</span><span class="p">,</span> <span class="n">msrs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">h</span><span class="p">);</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">rdmsr_safe_on_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msr_no</span><span class="p">,</span>
				    <span class="n">u32</span> <span class="o">*</span><span class="n">l</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">h</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">rdmsr_safe</span><span class="p">(</span><span class="n">msr_no</span><span class="p">,</span> <span class="n">l</span><span class="p">,</span> <span class="n">h</span><span class="p">);</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">wrmsr_safe_on_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">msr_no</span><span class="p">,</span> <span class="n">u32</span> <span class="n">l</span><span class="p">,</span> <span class="n">u32</span> <span class="n">h</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">wrmsr_safe</span><span class="p">(</span><span class="n">msr_no</span><span class="p">,</span> <span class="n">l</span><span class="p">,</span> <span class="n">h</span><span class="p">);</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">rdmsr_safe_regs_on_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">regs</span><span class="p">[</span><span class="mi">8</span><span class="p">])</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">rdmsr_safe_regs</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
<span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">wrmsr_safe_regs_on_cpu</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">regs</span><span class="p">[</span><span class="mi">8</span><span class="p">])</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">wrmsr_safe_regs</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif  </span><span class="cm">/* CONFIG_SMP */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* __ASSEMBLY__ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* _ASM_X86_MSR_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
