
*** Running vivado
    with args -log double_dds_mixer_sin_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source double_dds_mixer_sin_1_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source double_dds_mixer_sin_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1479.836 ; gain = 0.023 ; free physical = 2091 ; free virtual = 26858
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bma/git/github/oscimpDigital/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top double_dds_mixer_sin_1_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6182 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:36 . Memory (MB): peak = 1846.805 ; gain = 201.715 ; free physical = 1850 ; free virtual = 26612
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'double_dds_mixer_sin_1_0' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_mixer_sin_1_0/synth/double_dds_mixer_sin_1_0.vhd:79]
	Parameter SIGNED_FORMAT bound to: 1 - type: bool 
	Parameter DATA1_IN_SIZE bound to: 14 - type: integer 
	Parameter DATA2_IN_SIZE bound to: 16 - type: integer 
	Parameter DATA_OUT_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'multiplierReal' declared at '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/8d93/hdl/multiplierReal.vhd:9' bound to instance 'U0' of component 'multiplierReal' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_mixer_sin_1_0/synth/double_dds_mixer_sin_1_0.vhd:136]
INFO: [Synth 8-638] synthesizing module 'multiplierReal' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/8d93/hdl/multiplierReal.vhd:41]
	Parameter SIGNED_FORMAT bound to: 1 - type: bool 
	Parameter DATA1_IN_SIZE bound to: 14 - type: integer 
	Parameter DATA2_IN_SIZE bound to: 16 - type: integer 
	Parameter DATA_OUT_SIZE bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplierReal_redim' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/8d93/hdl/multiplierReal_redim.vhd:33]
	Parameter SIGNED_FORMAT bound to: 1 - type: bool 
	Parameter IN_SZ bound to: 30 - type: integer 
	Parameter OUT_SZ bound to: 14 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element shift_data.data_eof_in_s_reg was removed.  [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/8d93/hdl/multiplierReal_redim.vhd:107]
WARNING: [Synth 8-6014] Unused sequential element shift_data.data_sof_in_s_reg was removed.  [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/8d93/hdl/multiplierReal_redim.vhd:108]
INFO: [Synth 8-4471] merging register 'data_eof_out_s_reg' into 'data_en_out_s_reg' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/8d93/hdl/multiplierReal_redim.vhd:121]
INFO: [Synth 8-4471] merging register 'data_sof_out_s_reg' into 'data_en_out_s_reg' [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/8d93/hdl/multiplierReal_redim.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element data_eof_out_s_reg was removed.  [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/8d93/hdl/multiplierReal_redim.vhd:121]
WARNING: [Synth 8-6014] Unused sequential element data_sof_out_s_reg was removed.  [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/8d93/hdl/multiplierReal_redim.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'multiplierReal_redim' (1#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/8d93/hdl/multiplierReal_redim.vhd:33]
WARNING: [Synth 8-3848] Net data_sof_s in module/entity multiplierReal does not have driver. [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/8d93/hdl/multiplierReal.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'multiplierReal' (2#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ipshared/8d93/hdl/multiplierReal.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'double_dds_mixer_sin_1_0' (3#1) [/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.srcs/sources_1/bd/double_dds/ip/double_dds_mixer_sin_1_0/synth/double_dds_mixer_sin_1_0.vhd:79]
WARNING: [Synth 8-3331] design multiplierReal_redim has unconnected port data_eof_i
WARNING: [Synth 8-3331] design multiplierReal_redim has unconnected port data_sof_i
WARNING: [Synth 8-3331] design multiplierReal has unconnected port data1_sof_i
WARNING: [Synth 8-3331] design multiplierReal has unconnected port data2_sof_i
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:44 . Memory (MB): peak = 1910.523 ; gain = 265.434 ; free physical = 1754 ; free virtual = 26514
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1910.523 ; gain = 265.434 ; free physical = 1665 ; free virtual = 26421
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1910.523 ; gain = 265.434 ; free physical = 1665 ; free virtual = 26421
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1910.523 ; gain = 0.000 ; free physical = 1656 ; free virtual = 26412
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2039.289 ; gain = 0.000 ; free physical = 1390 ; free virtual = 26139
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2039.289 ; gain = 0.000 ; free physical = 1334 ; free virtual = 26083
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:01:33 . Memory (MB): peak = 2039.289 ; gain = 394.199 ; free physical = 1112 ; free virtual = 25859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:01:33 . Memory (MB): peak = 2039.289 ; gain = 394.199 ; free physical = 1112 ; free virtual = 25859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:33 . Memory (MB): peak = 2039.289 ; gain = 394.199 ; free physical = 1111 ; free virtual = 25858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:35 . Memory (MB): peak = 2039.289 ; gain = 394.199 ; free physical = 1066 ; free virtual = 25810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module multiplierReal_redim 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module multiplierReal 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP U0/data_s, operation Mode is: A2*B.
DSP Report: register U0/data2_in_s_reg is absorbed into DSP U0/data_s.
DSP Report: operator U0/data_s is absorbed into DSP U0/data_s.
WARNING: [Synth 8-3331] design double_dds_mixer_sin_1_0 has unconnected port data1_sof_i
WARNING: [Synth 8-3331] design double_dds_mixer_sin_1_0 has unconnected port data2_sof_i
INFO: [Synth 8-3886] merging instance 'U0/redim_inst/shift_data.is_neg_s_reg[0]' (FDR) to 'U0/redim_inst/shift_data.data_in_s_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/redim_inst/shift_data.is_neg_s_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 2039.289 ; gain = 394.199 ; free physical = 1007 ; free virtual = 25760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplierReal | A2*B        | 16     | 14     | -      | -      | 30     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:02:42 . Memory (MB): peak = 2039.289 ; gain = 394.199 ; free physical = 1305 ; free virtual = 26056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:02:42 . Memory (MB): peak = 2039.289 ; gain = 394.199 ; free physical = 1305 ; free virtual = 26056
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:41 ; elapsed = 00:02:42 . Memory (MB): peak = 2039.289 ; gain = 394.199 ; free physical = 1304 ; free virtual = 26056
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:03:01 . Memory (MB): peak = 2048.195 ; gain = 403.105 ; free physical = 1172 ; free virtual = 25925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:03:01 . Memory (MB): peak = 2048.195 ; gain = 403.105 ; free physical = 1172 ; free virtual = 25925
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:03:01 . Memory (MB): peak = 2048.195 ; gain = 403.105 ; free physical = 1170 ; free virtual = 25923
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:57 ; elapsed = 00:03:01 . Memory (MB): peak = 2048.195 ; gain = 403.105 ; free physical = 1166 ; free virtual = 25919
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:03:01 . Memory (MB): peak = 2048.195 ; gain = 403.105 ; free physical = 1172 ; free virtual = 25925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:03:01 . Memory (MB): peak = 2048.195 ; gain = 403.105 ; free physical = 1172 ; free virtual = 25925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     4|
|2     |DSP48E1 |     1|
|3     |LUT1    |     1|
|4     |LUT2    |    13|
|5     |LUT3    |     1|
|6     |FDRE    |    47|
+------+--------+------+

Report Instance Areas: 
+------+---------------+---------------------+------+
|      |Instance       |Module               |Cells |
+------+---------------+---------------------+------+
|1     |top            |                     |    67|
|2     |  U0           |multiplierReal       |    67|
|3     |    redim_inst |multiplierReal_redim |    49|
+------+---------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:03:01 . Memory (MB): peak = 2048.195 ; gain = 403.105 ; free physical = 1172 ; free virtual = 25925
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:51 ; elapsed = 00:02:50 . Memory (MB): peak = 2048.195 ; gain = 274.340 ; free physical = 1242 ; free virtual = 25995
Synthesis Optimization Complete : Time (s): cpu = 00:01:58 ; elapsed = 00:03:02 . Memory (MB): peak = 2048.203 ; gain = 403.105 ; free physical = 1242 ; free virtual = 25995
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2048.203 ; gain = 0.000 ; free physical = 1306 ; free virtual = 26058
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2048.203 ; gain = 0.000 ; free physical = 1266 ; free virtual = 26012
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:33 ; elapsed = 00:03:44 . Memory (MB): peak = 2048.203 ; gain = 568.367 ; free physical = 1400 ; free virtual = 26146
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2048.203 ; gain = 0.000 ; free physical = 1400 ; free virtual = 26146
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/double_dds_mixer_sin_1_0_synth_1/double_dds_mixer_sin_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP double_dds_mixer_sin_1_0, cache-ID = 47026a6840e303bf
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2048.203 ; gain = 0.000 ; free physical = 1400 ; free virtual = 26146
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/bma/git/fpga_design/redpitaya/double_dds/design/tmp/double_dds.runs/double_dds_mixer_sin_1_0_synth_1/double_dds_mixer_sin_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file double_dds_mixer_sin_1_0_utilization_synth.rpt -pb double_dds_mixer_sin_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 22 18:57:48 2020...
