INFO-FLOW: Workspace /home/anders/master/Vivado_HLS/fft_single/proj/solution1 opened at Fri Mar 08 13:32:11 CET 2019
Execute     config_clock -quiet -name default -period 3.3 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute     config_clock -quiet -name default -uncertainty 0.412 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.412ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/azynquplus 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 8820}  {LUT 70560}    {FF 141120}  {DSP48E 360}   {BRAM 432}  {URAM 0}  
Execute       config_chip_info -quiet -speed slow 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/azynquplus.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.31 sec.
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.42 sec.
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.43 sec.
Command     ap_source done; 0.44 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/azynquplus_fpv7 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/azynquplus_hp.hlp 
Execute     source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/azynquplus_fpv7.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xazu2eg-sbva484-1-i 
Execute       add_library xilinx/azynquplus/azynquplus:xazu2eg:-sbva484:-1-i 
Execute         get_default_platform 
Execute         license_isbetapart xazu2eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/azynquplus/azynquplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/azynquplus_fpv7 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/azynquplus_hp.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/azynquplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-10] Setting target device to 'xazu2eg-sbva484-1-i'
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_dataflow -default_channel=fifo 
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute     config_dataflow -fifo_depth=1 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
Execute     config_dataflow -strict_mode=warning 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_bind -effort=medium 
Execute     config_schedule -effort=medium 
Execute     config_schedule -relax_ii_for_timing=0 
Command   open_solution done; 1 sec.
Execute   set_part xazu2eg-sbva484-1-i 
Execute     add_library xilinx/azynquplus/azynquplus:xazu2eg:-sbva484:-1-i 
Execute       get_default_platform 
Execute       license_isbetapart xazu2eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 5904}  {LUT 47232}    {FF 94464}   {DSP48E 240}   {BRAM 300}  {URAM 0}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/azynquplus/azynquplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/azynquplus_fpv7 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/azynquplus_hp.hlp 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/azynquplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     get_default_platform 
Execute   create_clock -period 3.3 -name default 
Execute   config_dataflow -default_channel fifo -fifo_depth 1 -strict_mode warning 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 1.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute   config_sdx -optimization_level none -target none 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     get_config_bind -effort 
Execute     get_config_schedule -effort 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -relax_ii_for_timing 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_rtl -enable_maxiConservative 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_bind -effort medium 
Execute   config_schedule -effort medium -relax_ii_for_timing=0 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'fft_top.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling fft_top.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted fft_top.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "fft_top.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E fft_top.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pp.0.cpp
Command       clang done; 2.61 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.04 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pp.0.cpp"  -o "/home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pp.0.cpp -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/useless.bc
Command       clang done; 2.02 sec.
INFO-FLOW: Done: GCC PP time: 6.7 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pp.0.cpp std=gnu++98 -directive=/home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.78 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pp.0.cpp std=gnu++98 -directive=/home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.74 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft_top.pp.0.cpp.diag.yml /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft_top.pp.0.cpp.out.log 2> /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/xilinx-dataflow-lawyer.fft_top.pp.0.cpp.err.log 
Command       ap_eval done; 0.8 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/tidy-3.1.fft_top.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/tidy-3.1.fft_top.pp.0.cpp.out.log 2> /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/tidy-3.1.fft_top.pp.0.cpp.err.log 
Command         ap_eval done; 1.68 sec.
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/xilinx-legacy-rewriter.fft_top.pp.0.cpp.out.log 2> /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/xilinx-legacy-rewriter.fft_top.pp.0.cpp.err.log 
Command         ap_eval done; 1.14 sec.
Command       tidy_31 done; 2.84 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.44 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot -I /tools/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.bc
Command       clang done; 2 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.g.bc -hls-opt -except-internalize fft_top -L/tools/Xilinx/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.66 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 443.488 ; gain = 0.133 ; free physical = 315 ; free virtual = 1388
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 443.488 ; gain = 0.133 ; free physical = 313 ; free virtual = 1388
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.pp.bc -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.66 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fft_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.g.0.bc -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 571.902 ; gain = 128.547 ; free physical = 280 ; free virtual = 1374
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.g.1.bc -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 571.902 ; gain = 128.547 ; free physical = 270 ; free virtual = 1365
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.g.1.bc to /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.o.1.bc -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'in' (fft_top.cpp:123) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out' (fft_top.cpp:124) into a 32-bit variable.
INFO: [XFORM 203-712] Applying dataflow to function 'fft_top', detected/extracted 3 process function(s): 
	 'dummy_proc_fe'
	 'hls::fft<config1>'
	 'dummy_proc_be'.
Command         transform done; 0.19 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.13 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 571.902 ; gain = 128.547 ; free physical = 237 ; free virtual = 1337
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.o.2.bc -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'hls::fft<config1>' to 'fft<config1>' (/tools/Xilinx/Vivado/2018.3/common/technology/autopilot/hls_fft.h:1384)
Command         transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 635.355 ; gain = 192.000 ; free physical = 209 ; free virtual = 1311
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.48 sec.
Command     elaborate done; 17.87 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fft_top' ...
Execute       ap_set_top_model fft_top 
WARNING: [SYN 201-103] Legalizing function name 'fft<config1>' to 'fft_config1_s'.
Execute       get_model_list fft_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fft_top 
Execute       preproc_iomode -model dummy_proc_be 
Execute       preproc_iomode -model fft<config1> 
Execute       preproc_iomode -model dummy_proc_fe 
Execute       get_model_list fft_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: dummy_proc_fe fft<config1> dummy_proc_be fft_top
INFO-FLOW: Configuring Module : dummy_proc_fe ...
Execute       set_default_model dummy_proc_fe 
Execute       apply_spec_resource_limit dummy_proc_fe 
INFO-FLOW: Configuring Module : fft<config1> ...
Execute       set_default_model fft<config1> 
Execute       apply_spec_resource_limit fft<config1> 
INFO-FLOW: Configuring Module : dummy_proc_be ...
Execute       set_default_model dummy_proc_be 
Execute       apply_spec_resource_limit dummy_proc_be 
INFO-FLOW: Configuring Module : fft_top ...
Execute       set_default_model fft_top 
Execute       apply_spec_resource_limit fft_top 
INFO-FLOW: Model list for preprocess: dummy_proc_fe fft<config1> dummy_proc_be fft_top
INFO-FLOW: Preprocessing Module: dummy_proc_fe ...
Execute       set_default_model dummy_proc_fe 
Execute       cdfg_preprocess -model dummy_proc_fe 
Execute       rtl_gen_preprocess dummy_proc_fe 
INFO-FLOW: Preprocessing Module: fft<config1> ...
Execute       set_default_model fft<config1> 
Execute       cdfg_preprocess -model fft<config1> 
Execute       rtl_gen_preprocess fft<config1> 
INFO-FLOW: Preprocessing Module: dummy_proc_be ...
Execute       set_default_model dummy_proc_be 
Execute       cdfg_preprocess -model dummy_proc_be 
Execute       rtl_gen_preprocess dummy_proc_be 
INFO-FLOW: Preprocessing Module: fft_top ...
Execute       set_default_model fft_top 
Execute       cdfg_preprocess -model fft_top 
Execute       rtl_gen_preprocess fft_top 
WARNING: [SYN 201-107] Renaming port name 'fft_top/in' to 'fft_top/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'fft_top/out' to 'fft_top/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: dummy_proc_fe fft<config1> dummy_proc_be fft_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dummy_proc_fe 
Execute       schedule -model dummy_proc_fe 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 20.26 seconds; current allocated memory: 128.478 MB.
Execute       report -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_fe.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
Execute       db_write -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_fe.sched.adb -f 
INFO-FLOW: Finish scheduling dummy_proc_fe.
Execute       set_default_model dummy_proc_fe 
Execute       bind -model dummy_proc_fe 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dummy_proc_fe
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 128.604 MB.
Execute       report -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_fe.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_fe.bind.adb -f 
INFO-FLOW: Finish binding dummy_proc_fe.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft<config1> 
Execute       schedule -model fft<config1> 
INFO: [SCHED 204-11] Skip scheduling the IP block.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 128.676 MB.
Execute       report -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.sched.adb -f 
INFO-FLOW: Finish scheduling fft<config1>.
Execute       set_default_model fft<config1> 
Execute       bind -model fft<config1> 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=fft<config1>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 128.694 MB.
Execute       report -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.bind.adb -f 
INFO-FLOW: Finish binding fft<config1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dummy_proc_be 
Execute       schedule -model dummy_proc_be 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 128.758 MB.
Execute       report -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_be.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_be.sched.adb -f 
INFO-FLOW: Finish scheduling dummy_proc_be.
Execute       set_default_model dummy_proc_be 
Execute       bind -model dummy_proc_be 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=dummy_proc_be
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 128.872 MB.
Execute       report -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_be.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_be.bind.adb -f 
INFO-FLOW: Finish binding dummy_proc_be.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fft_top 
Execute       schedule -model fft_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 128.952 MB.
Execute       report -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.sched.adb -f 
INFO-FLOW: Finish scheduling fft_top.
Execute       set_default_model fft_top 
Execute       bind -model fft_top 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=fft_top
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 129.338 MB.
Execute       report -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.bind.adb -f 
INFO-FLOW: Finish binding fft_top.
Execute       get_model_list fft_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dummy_proc_fe 
Execute       rtl_gen_preprocess fft<config1> 
Execute       rtl_gen_preprocess dummy_proc_be 
Execute       rtl_gen_preprocess fft_top 
INFO-FLOW: Model list for RTL generation: dummy_proc_fe fft<config1> dummy_proc_be fft_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_fe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model dummy_proc_fe -vendor xilinx -mg_file /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_fe.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_fe'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 129.652 MB.
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl dummy_proc_fe -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/systemc/dummy_proc_fe -synmodules dummy_proc_fe fft<config1> dummy_proc_be fft_top 
Execute       gen_rtl dummy_proc_fe -style xilinx -f -lang vhdl -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/vhdl/dummy_proc_fe 
Execute       gen_rtl dummy_proc_fe -style xilinx -f -lang vlog -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/verilog/dummy_proc_fe 
Execute       gen_tb_info dummy_proc_fe -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_fe -p /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db 
Execute       report -model dummy_proc_fe -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/report/dummy_proc_fe_csynth.rpt -f 
Execute       report -model dummy_proc_fe -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/report/dummy_proc_fe_csynth.xml -f -x 
Execute       report -model dummy_proc_fe -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_fe.verbose.rpt -verbose -f 
Execute       db_write -model dummy_proc_fe -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_fe.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_config1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model fft<config1> -vendor xilinx -mg_file /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_config1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 130.110 MB.
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft<config1> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/systemc/fft_config1_s -synmodules dummy_proc_fe fft<config1> dummy_proc_be fft_top 
Execute       gen_rtl fft<config1> -style xilinx -f -lang vhdl -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/vhdl/fft_config1_s 
Execute       gen_rtl fft<config1> -style xilinx -f -lang vlog -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/verilog/fft_config1_s 
Execute       gen_tb_info fft<config1> -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s -p /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db 
Execute       report -model fft<config1> -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/report/fft_config1_s_csynth.rpt -f 
Execute       report -model fft<config1> -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/report/fft_config1_s_csynth.xml -f -x 
Execute       report -model fft<config1> -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.verbose.rpt -verbose -f 
Execute       db_write -model fft<config1> -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dummy_proc_be' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model dummy_proc_be -vendor xilinx -mg_file /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_be.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dummy_proc_be'.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 130.340 MB.
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl dummy_proc_be -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/systemc/dummy_proc_be -synmodules dummy_proc_fe fft<config1> dummy_proc_be fft_top 
Execute       gen_rtl dummy_proc_be -style xilinx -f -lang vhdl -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/vhdl/dummy_proc_be 
Execute       gen_rtl dummy_proc_be -style xilinx -f -lang vlog -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/verilog/dummy_proc_be 
Execute       gen_tb_info dummy_proc_be -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_be -p /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db 
Execute       report -model dummy_proc_be -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/report/dummy_proc_be_csynth.rpt -f 
Execute       report -model dummy_proc_be -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/report/dummy_proc_be_csynth.xml -f -x 
Execute       report -model dummy_proc_be -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_be.verbose.rpt -verbose -f 
Execute       db_write -model dummy_proc_be -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_be.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model fft_top -vendor xilinx -mg_file /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/direction' to 'ap_hs'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/in_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_top/ovflo' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_top'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 131.047 MB.
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl fft_top -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/systemc/fft_top -synmodules dummy_proc_fe fft<config1> dummy_proc_be fft_top 
Execute       gen_rtl fft_top -istop -style xilinx -f -lang vhdl -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/vhdl/fft_top 
Execute       gen_rtl fft_top -istop -style xilinx -f -lang vlog -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/verilog/fft_top 
Execute       export_constraint_db -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.constraint.tcl -f -tool general 
Execute       report -model fft_top -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.design.xml -verbose -f -dv 
Execute       report -model fft_top -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info fft_top -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top -p /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db 
Execute       report -model fft_top -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/report/fft_top_csynth.rpt -f 
Execute       report -model fft_top -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/syn/report/fft_top_csynth.xml -f -x 
Execute       report -model fft_top -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.verbose.rpt -verbose -f 
Execute       db_write -model fft_top -o /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.adb -f 
Execute       sc_get_clocks fft_top 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain fft_top 
INFO-FLOW: Model list for RTL component generation: dummy_proc_fe fft<config1> dummy_proc_be fft_top
INFO-FLOW: Handling components in module [dummy_proc_fe] ... 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_fe.compgen.tcl 
INFO-FLOW: Handling components in module [fft_config1_s] ... 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
INFO-FLOW: Found component fft_config1_s.
INFO-FLOW: Append model fft_config1_s
INFO-FLOW: Handling components in module [dummy_proc_be] ... 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_be.compgen.tcl 
INFO-FLOW: Handling components in module [fft_top] ... 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w32_d1_A.
INFO-FLOW: Append model fifo_w32_d1_A
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component start_for_fft_config1_U0.
INFO-FLOW: Append model start_for_fft_config1_U0
INFO-FLOW: Found component start_for_dummy_proc_be_U0.
INFO-FLOW: Append model start_for_dummy_proc_be_U0
INFO-FLOW: Append model dummy_proc_fe
INFO-FLOW: Append model fft_config1_s
INFO-FLOW: Append model dummy_proc_be
INFO-FLOW: Append model fft_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fft_config1_s fifo_w16_d1_A fifo_w32_d1_A fifo_w32_d1_A fifo_w8_d1_A start_for_fft_config1_U0 start_for_dummy_proc_be_U0 dummy_proc_fe fft_config1_s dummy_proc_be fft_top
INFO-FLOW: To file: write model fft_config1_s
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w32_d1_A
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model start_for_fft_config1_U0
INFO-FLOW: To file: write model start_for_dummy_proc_be_U0
INFO-FLOW: To file: write model dummy_proc_fe
INFO-FLOW: To file: write model fft_config1_s
INFO-FLOW: To file: write model dummy_proc_be
INFO-FLOW: To file: write model fft_top
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/anders/master/Vivado_HLS/fft_single/proj/solution1
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/azynquplus.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/azynquplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.300 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_fe.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_be.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_fft_config1_U0_U(start_for_fft_config1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dummy_proc_be_U0_U(start_for_dummy_proc_be_U0)' using Shift Registers.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/anders/master/Vivado_HLS/fft_single/proj/solution1
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/azynquplus.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Execute       source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/azynquplus/azynquplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=fft_top xml_exists=0
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.rtl_wrap.cfg.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.rtl_wrap.cfg.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.rtl_wrap.cfg.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.tbgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_fe.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_be.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_fe.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_be.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_fe.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_config1_s.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/dummy_proc_be.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.compgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.constraint.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=11 #gSsdmPorts=10
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.tbgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.tbgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.tbgen.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/fft_top.constraint.tcl 
Execute       sc_get_clocks fft_top 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/anders/master/Vivado_HLS/fft_single/proj/solution1/impl/misc/fft_config1_s_core_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /home/anders/master/Vivado_HLS/fft_single/proj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 635.355 ; gain = 192.000 ; free physical = 179 ; free virtual = 1303
INFO: [SYSC 207-301] Generating SystemC RTL for fft_top.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_top.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_top.
Command     autosyn done; 1.15 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 19.03 sec.
Command ap_source done; 20.41 sec.
Execute cleanup_all 
