package com.cburch.logisim.verilog.comp.auxiliary.netconn;

/**
 * Marker interface for bit references (part of a wire, pin, or bus).
 * Used in NetConnection to refer to individual bits.
 */
public interface BitRef {
}
