// Seed: 2117788946
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_16;
  ;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply0 id_4
);
  wire \id_6 ;
  module_0 modCall_1 (
      \id_6 ,
      \id_6 ,
      \id_6 ,
      \id_6 ,
      \id_6 ,
      \id_6 ,
      \id_6 ,
      \id_6 ,
      \id_6 ,
      \id_6 ,
      \id_6 ,
      \id_6 ,
      \id_6 ,
      \id_6 ,
      \id_6
  );
endmodule
