
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.046560                       # Number of seconds simulated
sim_ticks                                 46559789000                       # Number of ticks simulated
final_tick                                46559789000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1328201                       # Simulator instruction rate (inst/s)
host_op_rate                                  2548773                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4624474992                       # Simulator tick rate (ticks/s)
host_mem_usage                                 705444                       # Number of bytes of host memory used
host_seconds                                    10.07                       # Real time elapsed on the host
sim_insts                                    13372473                       # Number of instructions simulated
sim_ops                                      25661346                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  46559789000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst           130496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          2429824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2560320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst       130496                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         130496                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks       963840                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           963840                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              2039                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             37966                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                40005                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks          15060                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               15060                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             2802762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            52187178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               54989940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        2802762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2802762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks         20701125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              20701125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks         20701125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            2802762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           52187178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              75691065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        40005                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       15060                       # Number of write requests accepted
system.mem_ctrl.readBursts                      40005                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     15060                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 2554624                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     5696                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   962624                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2560320                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                963840                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                      89                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2552                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2388                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2471                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2383                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2338                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2025                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2181                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2331                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2926                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2391                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2715                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2539                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2979                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              2857                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2369                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2471                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                844                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                801                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                886                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                901                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                859                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                739                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                787                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                938                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1041                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                995                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1075                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1097                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1273                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1024                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               911                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               870                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    46559684000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  40005                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 15060                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    39914                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     684                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     695                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     855                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     855                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     854                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     854                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     854                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     854                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     854                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     854                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     854                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     854                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     854                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     854                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     854                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     854                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     854                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     854                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        20842                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     168.674791                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    105.838130                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    224.442356                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127         13741     65.93%     65.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         3135     15.04%     80.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1509      7.24%     88.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          566      2.72%     90.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          402      1.93%     92.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          466      2.24%     95.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          207      0.99%     96.08% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          133      0.64%     96.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          683      3.28%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         20842                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          854                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       46.718970                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      22.206117                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     559.367136                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511            852     99.77%     99.77% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-1023            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::15872-16383            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            854                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          854                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.612412                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.594185                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.782808                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               160     18.74%     18.74% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                11      1.29%     20.02% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               683     79.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            854                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                     959432000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               1707857000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   199580000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      24036.28                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 42786.28                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         54.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         20.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      54.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      20.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.59                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.43                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.16                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       16.90                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     21241                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    12865                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  53.21                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 85.42                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      845540.43                       # Average gap between requests
system.mem_ctrl.pageHitRate                     62.04                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  70857360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                  37642605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                133296660                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                35261100                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          2669381520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy            1219422090                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy             101275200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       9455077920                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       3016631520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3782358300                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             20521976445                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             440.766087                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           43619670250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     125846250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     1131112000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   15029522000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   7855227500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     1683103250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  20734978000                       # Time in different power states
system.mem_ctrl_1.actEnergy                  78018780                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                  41452785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                151703580                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                43252920                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          2717938080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            1487764410                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              86580480                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       9989424420                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       2835832320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3433477080                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             20866155165                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             448.158275                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           43070116250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      90655750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF     1151196000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   13778490250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   7385305000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     2247241750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  21906900250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  46559789000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  46559789000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  46559789000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  46559789000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    74                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     46559789000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         46559789                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    13372473                       # Number of instructions committed
system.cpu.committedOps                      25661346                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              25548706                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  55171                       # Number of float alu accesses
system.cpu.num_func_calls                       89914                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      3007959                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     25548706                       # number of integer instructions
system.cpu.num_fp_insts                         55171                       # number of float instructions
system.cpu.num_int_register_reads            47496744                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21292156                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                88473                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               45428                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             18101023                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            11117131                       # number of times the CC registers were written
system.cpu.num_mem_refs                       3594280                       # number of memory refs
system.cpu.num_load_insts                     2527720                       # Number of load instructions
system.cpu.num_store_insts                    1066560                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   46559789                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           3384702                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 60750      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  21810439     84.99%     85.23% # Class of executed instruction
system.cpu.op_class::IntMult                   120800      0.47%     85.70% # Class of executed instruction
system.cpu.op_class::IntDiv                     38910      0.15%     85.85% # Class of executed instruction
system.cpu.op_class::FloatAdd                   36167      0.14%     85.99% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::MemRead                  2511970      9.79%     95.78% # Class of executed instruction
system.cpu.op_class::MemWrite                 1063686      4.15%     99.93% # Class of executed instruction
system.cpu.op_class::FloatMemRead               15750      0.06%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               2874      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   25661346                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  46559789000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             66018                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2024.610097                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3526260                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68066                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.806482                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        5380281000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2024.610097                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.988579                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988579                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1236                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          539                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7256718                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7256718                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  46559789000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2481481                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2481481                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1044779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1044779                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       3526260                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3526260                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3526260                       # number of overall hits
system.cpu.dcache.overall_hits::total         3526260                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        46280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         46280                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        21786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21786                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        68066                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68066                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        68066                       # number of overall misses
system.cpu.dcache.overall_misses::total         68066                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3110926000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3110926000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2204290000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2204290000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   5315216000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5315216000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   5315216000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5315216000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2527761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2527761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1066565                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1066565                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3594326                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3594326                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3594326                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3594326                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.018309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018309                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.020426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020426                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.018937                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018937                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.018937                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018937                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 67219.662921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67219.662921                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 101179.197650                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101179.197650                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78089.148767                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78089.148767                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78089.148767                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78089.148767                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        49122                       # number of writebacks
system.cpu.dcache.writebacks::total             49122                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        46280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46280                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        21786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21786                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        68066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        68066                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68066                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3018366000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3018366000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2160718000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2160718000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5179084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5179084000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5179084000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5179084000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.020426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.018937                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018937                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.018937                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018937                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65219.662921                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65219.662921                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 99179.197650                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99179.197650                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76089.148767                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 76089.148767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76089.148767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 76089.148767                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  46559789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               485                       # number of replacements
system.cpu.icache.tags.tagsinuse          1217.408094                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16980910                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2039                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8328.057872                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1217.408094                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.594438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.594438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1554                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          263                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1154                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.758789                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33967937                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33967937                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  46559789000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     16980910                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16980910                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      16980910                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16980910                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     16980910                       # number of overall hits
system.cpu.icache.overall_hits::total        16980910                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2039                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2039                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2039                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2039                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2039                       # number of overall misses
system.cpu.icache.overall_misses::total          2039                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    230518000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    230518000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    230518000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    230518000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    230518000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    230518000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     16982949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16982949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     16982949                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16982949                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     16982949                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16982949                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000120                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000120                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000120                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000120                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000120                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000120                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 113054.438450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 113054.438450                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 113054.438450                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 113054.438450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 113054.438450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 113054.438450                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2039                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2039                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2039                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2039                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2039                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2039                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    226440000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    226440000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    226440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    226440000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    226440000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    226440000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 111054.438450                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 111054.438450                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 111054.438450                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 111054.438450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 111054.438450                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 111054.438450                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests         136608                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  46559789000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               48319                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         64182                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             17381                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              21786                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             21786                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          48319                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4563                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       202150                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  206713                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       130496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      7500032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  7630528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             15060                       # Total snoops (count)
system.l2bus.snoopTraffic                      963840                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              85165                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000047                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.006853                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    85161    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        4      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                85165                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            234852000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6117000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           204198000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  46559789000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                15060                       # number of replacements
system.l2cache.tags.tagsinuse             3177.164081                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  29660                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                19022                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.559247                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle          17084856000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks  3177.164081                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.775675                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.775675                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3962                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1252                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2484                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.967285                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1141954                       # Number of tag accesses
system.l2cache.tags.data_accesses             1141954                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  46559789000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        49122                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        49122                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data          3828                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3828                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        26272                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        26272                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.data            30100                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               30100                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.data           30100                       # number of overall hits
system.l2cache.overall_hits::total              30100                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        17958                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          17958                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         2039                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data        20008                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        22047                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           2039                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          37966                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             40005                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          2039                       # number of overall misses
system.l2cache.overall_misses::cpu.data         37966                       # number of overall misses
system.l2cache.overall_misses::total            40005                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   2014972000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   2014972000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    220315000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data   2327812000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   2548127000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    220315000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   4342784000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   4563099000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    220315000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   4342784000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   4563099000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        49122                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        49122                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        21786                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        21786                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         2039                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        46280                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        48319                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         2039                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        68066                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           70105                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         2039                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        68066                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          70105                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.824291                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.824291                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.432325                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.456280                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.557782                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.570644                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.557782                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.570644                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 112204.699855                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 112204.699855                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 108050.514958                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 116344.062375                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 115577.039960                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 108050.514958                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 114386.134963                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 114063.217098                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 108050.514958                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 114386.134963                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 114063.217098                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks           15060                       # number of writebacks
system.l2cache.writebacks::total                15060                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks        17377                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        17377                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        17958                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        17958                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         2039                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data        20008                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        22047                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         2039                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        37966                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        40005                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         2039                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        37966                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        40005                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   1655812000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1655812000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst    179535000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   1927652000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   2107187000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst    179535000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   3583464000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   3762999000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst    179535000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   3583464000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   3762999000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.824291                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.824291                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.432325                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.456280                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.557782                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.570644                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.557782                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.570644                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 92204.699855                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 92204.699855                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 88050.514958                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 96344.062375                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 95577.039960                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 88050.514958                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 94386.134963                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 94063.217098                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 88050.514958                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 94386.134963                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 94063.217098                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         72441                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        32440                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  46559789000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22047                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15060                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17376                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17958                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17958                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22047                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       112446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       112446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 112446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      3524160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      3524160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3524160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40005                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   40005    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               40005                       # Request fanout histogram
system.membus.reqLayer2.occupancy           132681000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy          215758000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
