vhdtdtfi -lib work {C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/S_BOX_LUT.v} -lang verilog -prj CRYPTO -o S_BOX_LUT_DY.spl -module S_BOX_LUT_DY -template C:/Xilinx/14.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w S_BOX_LUT_DY.spl {C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/S_BOX_LUT_DY.sym} 
xst -intstyle ise -ifn "C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/S_BOX_LUT_DY.xst" -ofn "C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/S_BOX_LUT_DY.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s250e-cp132-5 "S_BOX_LUT_DY.ngc" S_BOX_LUT_DY.ngd  
map -intstyle ise -p xc3s250e-cp132-5 -cm area -ir off -pr off -c 100 -o S_BOX_LUT_DY_map.ncd S_BOX_LUT_DY.ngd S_BOX_LUT_DY.pcf 
par -w -intstyle ise -ol high -t 1 S_BOX_LUT_DY_map.ncd S_BOX_LUT_DY.ncd S_BOX_LUT_DY.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml S_BOX_LUT_DY.twx S_BOX_LUT_DY.ncd -o S_BOX_LUT_DY.twr S_BOX_LUT_DY.pcf 
vhdtdtfi -lib work {C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/S_BOX_LUT_DY.v} -lang verilog -prj CRYPTO -o S_BOX_LUT_DY.spl -module S_BOX_LUT_DY -template C:/Xilinx/14.2/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan3e -w S_BOX_LUT_DY.spl {C:/Users/Chaitanya Paikara/Documents/GitHub/BLDC_Motor_FPGA/CRYPTO/S_BOX_LUT_DY.sym} 
