Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jan  9 19:05:59 2023
| Host         : LAPTOP-MDENC2PP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_final_timing_summary_routed.rpt -pb TOP_final_timing_summary_routed.pb -rpx TOP_final_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_final
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     30          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (10)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW_COMP[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW_COMP[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW_COMP[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW_COMP[3] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: SW_CREA[0] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: SW_CREA[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: SW_CREA[2] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: SW_CREA[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: edge_B5/sreg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: edge_B5/sreg_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: edge_B5/sreg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: maquina/FSM_onehot_CURRENT_STATE_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: maquina/FSM_onehot_CURRENT_STATE_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: maquina/crea/CURRENT_STATE_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: maquina/crea/V_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: maquina/crea/V_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: maquina/crea/V_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: maquina/crea/V_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   48          inf        0.000                      0                   48           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 maquina/FSM_onehot_CURRENT_STATE_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VISUAL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.666ns  (logic 4.009ns (60.132%)  route 2.658ns (39.868%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  maquina/FSM_onehot_CURRENT_STATE_reg[2]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  maquina/FSM_onehot_CURRENT_STATE_reg[2]/Q
                         net (fo=5, routed)           2.658     3.114    VISUAL_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.666 r  VISUAL_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.666    VISUAL[2]
    J13                                                               r  VISUAL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maquina/FSM_onehot_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            VISUAL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.532ns  (logic 3.976ns (60.878%)  route 2.555ns (39.122%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDPE                         0.000     0.000 r  maquina/FSM_onehot_CURRENT_STATE_reg[0]/C
    SLICE_X0Y89          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  maquina/FSM_onehot_CURRENT_STATE_reg[0]/Q
                         net (fo=5, routed)           2.555     3.011    VISUAL_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.532 r  VISUAL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.532    VISUAL[0]
    H17                                                               r  VISUAL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 maquina/FSM_onehot_CURRENT_STATE_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VISUAL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.103ns  (logic 3.991ns (65.395%)  route 2.112ns (34.605%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  maquina/FSM_onehot_CURRENT_STATE_reg[1]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  maquina/FSM_onehot_CURRENT_STATE_reg[1]/Q
                         net (fo=6, routed)           2.112     2.568    VISUAL_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     6.103 r  VISUAL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.103    VISUAL[1]
    K15                                                               r  VISUAL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            maquina/FSM_onehot_CURRENT_STATE_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.400ns  (logic 1.631ns (30.206%)  route 3.769ns (69.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.976    maquina/COMP/RESET_IBUF
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.100 f  maquina/COMP/FSM_onehot_CURRENT_STATE[2]_i_2/O
                         net (fo=5, routed)           1.299     5.400    maquina/COMP_n_1
    SLICE_X0Y89          FDPE                                         f  maquina/FSM_onehot_CURRENT_STATE_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            maquina/FSM_onehot_CURRENT_STATE_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.400ns  (logic 1.631ns (30.206%)  route 3.769ns (69.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.976    maquina/COMP/RESET_IBUF
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.100 f  maquina/COMP/FSM_onehot_CURRENT_STATE[2]_i_2/O
                         net (fo=5, routed)           1.299     5.400    maquina/COMP_n_1
    SLICE_X0Y89          FDCE                                         f  maquina/FSM_onehot_CURRENT_STATE_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            maquina/FSM_onehot_CURRENT_STATE_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.400ns  (logic 1.631ns (30.206%)  route 3.769ns (69.794%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.976    maquina/COMP/RESET_IBUF
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.100 f  maquina/COMP/FSM_onehot_CURRENT_STATE[2]_i_2/O
                         net (fo=5, routed)           1.299     5.400    maquina/COMP_n_1
    SLICE_X0Y89          FDCE                                         f  maquina/FSM_onehot_CURRENT_STATE_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            maquina/COMP/CURRENT_STATE_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.221ns  (logic 1.631ns (31.240%)  route 3.590ns (68.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.976    maquina/COMP/RESET_IBUF
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.100 f  maquina/COMP/FSM_onehot_CURRENT_STATE[2]_i_2/O
                         net (fo=5, routed)           1.121     5.221    maquina/COMP/RESET
    SLICE_X1Y87          FDCE                                         f  maquina/COMP/CURRENT_STATE_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            maquina/crea/CURRENT_STATE_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.221ns  (logic 1.631ns (31.240%)  route 3.590ns (68.760%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.469     3.976    maquina/COMP/RESET_IBUF
    SLICE_X0Y107         LUT1 (Prop_lut1_I0_O)        0.124     4.100 f  maquina/COMP/FSM_onehot_CURRENT_STATE[2]_i_2/O
                         net (fo=5, routed)           1.121     5.221    maquina/crea/CURRENT_STATE_reg_2
    SLICE_X1Y87          FDCE                                         f  maquina/crea/CURRENT_STATE_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_B2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            maquina/FSM_onehot_CURRENT_STATE_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.344ns  (logic 0.897ns (26.821%)  route 2.447ns (73.179%))
  Logic Levels:           3  (FDRE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  edge_B2/sreg_reg[0]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  edge_B2/sreg_reg[0]/Q
                         net (fo=2, routed)           1.021     1.499    maquina/crea/sreg_0[0]
    SLICE_X1Y88          LUT6 (Prop_lut6_I5_O)        0.295     1.794 r  maquina/crea/FSM_onehot_CURRENT_STATE[2]_i_3/O
                         net (fo=3, routed)           1.426     3.220    maquina/crea/FSM_onehot_CURRENT_STATE[2]_i_3_n_0
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.124     3.344 r  maquina/crea/FSM_onehot_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     3.344    maquina/crea_n_5
    SLICE_X0Y89          FDPE                                         r  maquina/FSM_onehot_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW_CREA[3]
                            (input port)
  Destination:            maquina/crea/V_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.002ns  (logic 1.477ns (49.207%)  route 1.525ns (50.793%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW_CREA[3] (IN)
                         net (fo=0)                   0.000     0.000    SW_CREA[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SW_CREA_IBUF[3]_inst/O
                         net (fo=3, routed)           1.525     3.002    maquina/crea/D[3]
    SLICE_X0Y85          LDCE                                         r  maquina/crea/V_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_B2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_B2/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  sync_B2/sreg_reg[0]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_B2/sreg_reg[0]/Q
                         net (fo=1, routed)           0.103     0.244    sync_B2/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  sync_B2/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_B4/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            maquina/COMP/CURRENT_STATE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.186ns (64.092%)  route 0.104ns (35.908%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  edge_B4/sreg_reg[2]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  edge_B4/sreg_reg[2]/Q
                         net (fo=2, routed)           0.104     0.245    edge_B4/sreg[2]
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.045     0.290 r  edge_B4/CURRENT_STATE_i_1__0/O
                         net (fo=1, routed)           0.000     0.290    maquina/COMP/CURRENT_STATE_reg_1
    SLICE_X1Y87          FDCE                                         r  maquina/COMP/CURRENT_STATE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_B4/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            maquina/crea/CURRENT_STATE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.871%)  route 0.105ns (36.129%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  edge_B4/sreg_reg[2]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  edge_B4/sreg_reg[2]/Q
                         net (fo=2, routed)           0.105     0.246    edge_B4/sreg[2]
    SLICE_X1Y87          LUT6 (Prop_lut6_I2_O)        0.045     0.291 r  edge_B4/CURRENT_STATE_i_1/O
                         net (fo=1, routed)           0.000     0.291    maquina/crea/CURRENT_STATE_reg_1
    SLICE_X1Y87          FDCE                                         r  maquina/crea/CURRENT_STATE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_B1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_B1/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  sync_B1/sreg_reg[0]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_B1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.157     0.298    sync_B1/sreg_reg_n_0_[0]
    SLICE_X2Y89          SRL16E                                       r  sync_B1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_B3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_B3/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (46.928%)  route 0.159ns (53.072%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  sync_B3/sreg_reg[0]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_B3/sreg_reg[0]/Q
                         net (fo=1, routed)           0.159     0.300    sync_B3/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  sync_B3/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_B4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_B4/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.890%)  route 0.160ns (53.110%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  sync_B4/sreg_reg[0]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_B4/sreg_reg[0]/Q
                         net (fo=1, routed)           0.160     0.301    sync_B4/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  sync_B4/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_B5/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_B5/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.773%)  route 0.160ns (53.227%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  sync_B5/sreg_reg[0]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_B5/sreg_reg[0]/Q
                         net (fo=1, routed)           0.160     0.301    sync_B5/sreg_reg_n_0_[0]
    SLICE_X2Y81          SRL16E                                       r  sync_B5/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_B4/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_B4/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE                         0.000     0.000 r  edge_B4/sreg_reg[1]/C
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  edge_B4/sreg_reg[1]/Q
                         net (fo=3, routed)           0.182     0.323    edge_B4/sreg[1]
    SLICE_X3Y87          FDRE                                         r  edge_B4/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_B1/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_B1/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.141ns (43.258%)  route 0.185ns (56.742%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  edge_B1/sreg_reg[1]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  edge_B1/sreg_reg[1]/Q
                         net (fo=3, routed)           0.185     0.326    edge_B1/sreg[1]
    SLICE_X0Y88          FDRE                                         r  edge_B1/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 edge_B2/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            edge_B2/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.164ns (47.343%)  route 0.182ns (52.657%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  edge_B2/sreg_reg[1]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  edge_B2/sreg_reg[1]/Q
                         net (fo=2, routed)           0.182     0.346    edge_B2/sreg[1]
    SLICE_X2Y88          FDRE                                         r  edge_B2/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------





