// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "12/01/2017 18:57:39"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module comp2 (
	d1_in,
	d2_in,
	comp2);
input 	[15:0] d1_in;
input 	[15:0] d2_in;
output 	comp2;

// Design Ports Information
// comp2	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[1]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[0]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[5]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[5]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[4]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[6]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[7]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[8]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[9]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[9]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[8]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[11]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[11]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[10]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[10]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[12]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[13]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[13]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[12]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[14]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d1_in[15]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[15]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// d2_in[14]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("test_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \comp2~output_o ;
wire \d1_in[4]~input_o ;
wire \d2_in[4]~input_o ;
wire \d1_in[5]~input_o ;
wire \d2_in[5]~input_o ;
wire \Equal0~2_combout ;
wire \d1_in[2]~input_o ;
wire \d2_in[3]~input_o ;
wire \d2_in[2]~input_o ;
wire \d1_in[3]~input_o ;
wire \Equal0~1_combout ;
wire \d2_in[1]~input_o ;
wire \d2_in[0]~input_o ;
wire \d1_in[1]~input_o ;
wire \d1_in[0]~input_o ;
wire \Equal0~0_combout ;
wire \d1_in[7]~input_o ;
wire \d1_in[6]~input_o ;
wire \d2_in[6]~input_o ;
wire \d2_in[7]~input_o ;
wire \Equal0~3_combout ;
wire \Equal0~4_combout ;
wire \d1_in[15]~input_o ;
wire \d1_in[14]~input_o ;
wire \d2_in[15]~input_o ;
wire \d2_in[14]~input_o ;
wire \Equal0~9_combout ;
wire \d2_in[10]~input_o ;
wire \d1_in[10]~input_o ;
wire \Equal0~6_combout ;
wire \d1_in[11]~input_o ;
wire \d2_in[11]~input_o ;
wire \d2_in[9]~input_o ;
wire \d2_in[8]~input_o ;
wire \d1_in[9]~input_o ;
wire \d1_in[8]~input_o ;
wire \Equal0~5_combout ;
wire \Equal0~7_combout ;
wire \d2_in[13]~input_o ;
wire \d1_in[12]~input_o ;
wire \d1_in[13]~input_o ;
wire \d2_in[12]~input_o ;
wire \Equal0~8_combout ;
wire \Equal0~10_combout ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X31_Y34_N9
cycloneive_io_obuf \comp2~output (
	.i(\Equal0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\comp2~output_o ),
	.obar());
// synopsys translate_off
defparam \comp2~output .bus_hold = "false";
defparam \comp2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N1
cycloneive_io_ibuf \d1_in[4]~input (
	.i(d1_in[4]),
	.ibar(gnd),
	.o(\d1_in[4]~input_o ));
// synopsys translate_off
defparam \d1_in[4]~input .bus_hold = "false";
defparam \d1_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N15
cycloneive_io_ibuf \d2_in[4]~input (
	.i(d2_in[4]),
	.ibar(gnd),
	.o(\d2_in[4]~input_o ));
// synopsys translate_off
defparam \d2_in[4]~input .bus_hold = "false";
defparam \d2_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N1
cycloneive_io_ibuf \d1_in[5]~input (
	.i(d1_in[5]),
	.ibar(gnd),
	.o(\d1_in[5]~input_o ));
// synopsys translate_off
defparam \d1_in[5]~input .bus_hold = "false";
defparam \d1_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N1
cycloneive_io_ibuf \d2_in[5]~input (
	.i(d2_in[5]),
	.ibar(gnd),
	.o(\d2_in[5]~input_o ));
// synopsys translate_off
defparam \d2_in[5]~input .bus_hold = "false";
defparam \d2_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N0
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\d1_in[4]~input_o  & (\d2_in[4]~input_o  & (\d1_in[5]~input_o  $ (!\d2_in[5]~input_o )))) # (!\d1_in[4]~input_o  & (!\d2_in[4]~input_o  & (\d1_in[5]~input_o  $ (!\d2_in[5]~input_o ))))

	.dataa(\d1_in[4]~input_o ),
	.datab(\d2_in[4]~input_o ),
	.datac(\d1_in[5]~input_o ),
	.datad(\d2_in[5]~input_o ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h9009;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N8
cycloneive_io_ibuf \d1_in[2]~input (
	.i(d1_in[2]),
	.ibar(gnd),
	.o(\d1_in[2]~input_o ));
// synopsys translate_off
defparam \d1_in[2]~input .bus_hold = "false";
defparam \d1_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N8
cycloneive_io_ibuf \d2_in[3]~input (
	.i(d2_in[3]),
	.ibar(gnd),
	.o(\d2_in[3]~input_o ));
// synopsys translate_off
defparam \d2_in[3]~input .bus_hold = "false";
defparam \d2_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N1
cycloneive_io_ibuf \d2_in[2]~input (
	.i(d2_in[2]),
	.ibar(gnd),
	.o(\d2_in[2]~input_o ));
// synopsys translate_off
defparam \d2_in[2]~input .bus_hold = "false";
defparam \d2_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y30_N8
cycloneive_io_ibuf \d1_in[3]~input (
	.i(d1_in[3]),
	.ibar(gnd),
	.o(\d1_in[3]~input_o ));
// synopsys translate_off
defparam \d1_in[3]~input .bus_hold = "false";
defparam \d1_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N24
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\d1_in[2]~input_o  & (\d2_in[2]~input_o  & (\d2_in[3]~input_o  $ (!\d1_in[3]~input_o )))) # (!\d1_in[2]~input_o  & (!\d2_in[2]~input_o  & (\d2_in[3]~input_o  $ (!\d1_in[3]~input_o ))))

	.dataa(\d1_in[2]~input_o ),
	.datab(\d2_in[3]~input_o ),
	.datac(\d2_in[2]~input_o ),
	.datad(\d1_in[3]~input_o ),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8421;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N15
cycloneive_io_ibuf \d2_in[1]~input (
	.i(d2_in[1]),
	.ibar(gnd),
	.o(\d2_in[1]~input_o ));
// synopsys translate_off
defparam \d2_in[1]~input .bus_hold = "false";
defparam \d2_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y7_N8
cycloneive_io_ibuf \d2_in[0]~input (
	.i(d2_in[0]),
	.ibar(gnd),
	.o(\d2_in[0]~input_o ));
// synopsys translate_off
defparam \d2_in[0]~input .bus_hold = "false";
defparam \d2_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y25_N1
cycloneive_io_ibuf \d1_in[1]~input (
	.i(d1_in[1]),
	.ibar(gnd),
	.o(\d1_in[1]~input_o ));
// synopsys translate_off
defparam \d1_in[1]~input .bus_hold = "false";
defparam \d1_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y26_N22
cycloneive_io_ibuf \d1_in[0]~input (
	.i(d1_in[0]),
	.ibar(gnd),
	.o(\d1_in[0]~input_o ));
// synopsys translate_off
defparam \d1_in[0]~input .bus_hold = "false";
defparam \d1_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N0
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\d2_in[1]~input_o  & (\d1_in[1]~input_o  & (\d2_in[0]~input_o  $ (!\d1_in[0]~input_o )))) # (!\d2_in[1]~input_o  & (!\d1_in[1]~input_o  & (\d2_in[0]~input_o  $ (!\d1_in[0]~input_o ))))

	.dataa(\d2_in[1]~input_o ),
	.datab(\d2_in[0]~input_o ),
	.datac(\d1_in[1]~input_o ),
	.datad(\d1_in[0]~input_o ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8421;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N8
cycloneive_io_ibuf \d1_in[7]~input (
	.i(d1_in[7]),
	.ibar(gnd),
	.o(\d1_in[7]~input_o ));
// synopsys translate_off
defparam \d1_in[7]~input .bus_hold = "false";
defparam \d1_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y34_N22
cycloneive_io_ibuf \d1_in[6]~input (
	.i(d1_in[6]),
	.ibar(gnd),
	.o(\d1_in[6]~input_o ));
// synopsys translate_off
defparam \d1_in[6]~input .bus_hold = "false";
defparam \d1_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N1
cycloneive_io_ibuf \d2_in[6]~input (
	.i(d2_in[6]),
	.ibar(gnd),
	.o(\d2_in[6]~input_o ));
// synopsys translate_off
defparam \d2_in[6]~input .bus_hold = "false";
defparam \d2_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N22
cycloneive_io_ibuf \d2_in[7]~input (
	.i(d2_in[7]),
	.ibar(gnd),
	.o(\d2_in[7]~input_o ));
// synopsys translate_off
defparam \d2_in[7]~input .bus_hold = "false";
defparam \d2_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\d1_in[7]~input_o  & (\d2_in[7]~input_o  & (\d1_in[6]~input_o  $ (!\d2_in[6]~input_o )))) # (!\d1_in[7]~input_o  & (!\d2_in[7]~input_o  & (\d1_in[6]~input_o  $ (!\d2_in[6]~input_o ))))

	.dataa(\d1_in[7]~input_o ),
	.datab(\d1_in[6]~input_o ),
	.datac(\d2_in[6]~input_o ),
	.datad(\d2_in[7]~input_o ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h8241;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N10
cycloneive_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~2_combout  & (\Equal0~1_combout  & (\Equal0~0_combout  & \Equal0~3_combout )))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N15
cycloneive_io_ibuf \d1_in[15]~input (
	.i(d1_in[15]),
	.ibar(gnd),
	.o(\d1_in[15]~input_o ));
// synopsys translate_off
defparam \d1_in[15]~input .bus_hold = "false";
defparam \d1_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N15
cycloneive_io_ibuf \d1_in[14]~input (
	.i(d1_in[14]),
	.ibar(gnd),
	.o(\d1_in[14]~input_o ));
// synopsys translate_off
defparam \d1_in[14]~input .bus_hold = "false";
defparam \d1_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N1
cycloneive_io_ibuf \d2_in[15]~input (
	.i(d2_in[15]),
	.ibar(gnd),
	.o(\d2_in[15]~input_o ));
// synopsys translate_off
defparam \d2_in[15]~input .bus_hold = "false";
defparam \d2_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N22
cycloneive_io_ibuf \d2_in[14]~input (
	.i(d2_in[14]),
	.ibar(gnd),
	.o(\d2_in[14]~input_o ));
// synopsys translate_off
defparam \d2_in[14]~input .bus_hold = "false";
defparam \d2_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
cycloneive_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (\d1_in[15]~input_o  & (\d2_in[15]~input_o  & (\d1_in[14]~input_o  $ (!\d2_in[14]~input_o )))) # (!\d1_in[15]~input_o  & (!\d2_in[15]~input_o  & (\d1_in[14]~input_o  $ (!\d2_in[14]~input_o ))))

	.dataa(\d1_in[15]~input_o ),
	.datab(\d1_in[14]~input_o ),
	.datac(\d2_in[15]~input_o ),
	.datad(\d2_in[14]~input_o ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h8421;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X23_Y34_N22
cycloneive_io_ibuf \d2_in[10]~input (
	.i(d2_in[10]),
	.ibar(gnd),
	.o(\d2_in[10]~input_o ));
// synopsys translate_off
defparam \d2_in[10]~input .bus_hold = "false";
defparam \d2_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N8
cycloneive_io_ibuf \d1_in[10]~input (
	.i(d1_in[10]),
	.ibar(gnd),
	.o(\d1_in[10]~input_o ));
// synopsys translate_off
defparam \d1_in[10]~input .bus_hold = "false";
defparam \d1_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y33_N8
cycloneive_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = \d2_in[10]~input_o  $ (\d1_in[10]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\d2_in[10]~input_o ),
	.datad(\d1_in[10]~input_o ),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0FF0;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \d1_in[11]~input (
	.i(d1_in[11]),
	.ibar(gnd),
	.o(\d1_in[11]~input_o ));
// synopsys translate_off
defparam \d1_in[11]~input .bus_hold = "false";
defparam \d1_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N1
cycloneive_io_ibuf \d2_in[11]~input (
	.i(d2_in[11]),
	.ibar(gnd),
	.o(\d2_in[11]~input_o ));
// synopsys translate_off
defparam \d2_in[11]~input .bus_hold = "false";
defparam \d2_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cycloneive_io_ibuf \d2_in[9]~input (
	.i(d2_in[9]),
	.ibar(gnd),
	.o(\d2_in[9]~input_o ));
// synopsys translate_off
defparam \d2_in[9]~input .bus_hold = "false";
defparam \d2_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N1
cycloneive_io_ibuf \d2_in[8]~input (
	.i(d2_in[8]),
	.ibar(gnd),
	.o(\d2_in[8]~input_o ));
// synopsys translate_off
defparam \d2_in[8]~input .bus_hold = "false";
defparam \d2_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N8
cycloneive_io_ibuf \d1_in[9]~input (
	.i(d1_in[9]),
	.ibar(gnd),
	.o(\d1_in[9]~input_o ));
// synopsys translate_off
defparam \d1_in[9]~input .bus_hold = "false";
defparam \d1_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N15
cycloneive_io_ibuf \d1_in[8]~input (
	.i(d1_in[8]),
	.ibar(gnd),
	.o(\d1_in[8]~input_o ));
// synopsys translate_off
defparam \d1_in[8]~input .bus_hold = "false";
defparam \d1_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N24
cycloneive_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (\d2_in[9]~input_o  & (\d1_in[9]~input_o  & (\d2_in[8]~input_o  $ (!\d1_in[8]~input_o )))) # (!\d2_in[9]~input_o  & (!\d1_in[9]~input_o  & (\d2_in[8]~input_o  $ (!\d1_in[8]~input_o ))))

	.dataa(\d2_in[9]~input_o ),
	.datab(\d2_in[8]~input_o ),
	.datac(\d1_in[9]~input_o ),
	.datad(\d1_in[8]~input_o ),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h8421;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N26
cycloneive_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!\Equal0~6_combout  & (\Equal0~5_combout  & (\d1_in[11]~input_o  $ (!\d2_in[11]~input_o ))))

	.dataa(\Equal0~6_combout ),
	.datab(\d1_in[11]~input_o ),
	.datac(\d2_in[11]~input_o ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h4100;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N8
cycloneive_io_ibuf \d2_in[13]~input (
	.i(d2_in[13]),
	.ibar(gnd),
	.o(\d2_in[13]~input_o ));
// synopsys translate_off
defparam \d2_in[13]~input .bus_hold = "false";
defparam \d2_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N8
cycloneive_io_ibuf \d1_in[12]~input (
	.i(d1_in[12]),
	.ibar(gnd),
	.o(\d1_in[12]~input_o ));
// synopsys translate_off
defparam \d1_in[12]~input .bus_hold = "false";
defparam \d1_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N1
cycloneive_io_ibuf \d1_in[13]~input (
	.i(d1_in[13]),
	.ibar(gnd),
	.o(\d1_in[13]~input_o ));
// synopsys translate_off
defparam \d1_in[13]~input .bus_hold = "false";
defparam \d1_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y24_N22
cycloneive_io_ibuf \d2_in[12]~input (
	.i(d2_in[12]),
	.ibar(gnd),
	.o(\d2_in[12]~input_o ));
// synopsys translate_off
defparam \d2_in[12]~input .bus_hold = "false";
defparam \d2_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
cycloneive_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (\d2_in[13]~input_o  & (\d1_in[13]~input_o  & (\d1_in[12]~input_o  $ (!\d2_in[12]~input_o )))) # (!\d2_in[13]~input_o  & (!\d1_in[13]~input_o  & (\d1_in[12]~input_o  $ (!\d2_in[12]~input_o ))))

	.dataa(\d2_in[13]~input_o ),
	.datab(\d1_in[12]~input_o ),
	.datac(\d1_in[13]~input_o ),
	.datad(\d2_in[12]~input_o ),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h8421;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N20
cycloneive_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~4_combout  & (\Equal0~9_combout  & (\Equal0~7_combout  & \Equal0~8_combout )))

	.dataa(\Equal0~4_combout ),
	.datab(\Equal0~9_combout ),
	.datac(\Equal0~7_combout ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h8000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

assign comp2 = \comp2~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
