{"vcs1":{"timestamp_begin":1747230748.239360360, "rt":8.25, "ut":8.36, "st":0.57}}
{"vcselab":{"timestamp_begin":1747230756.568666544, "rt":0.38, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747230757.016073339, "rt":0.43, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747230747.599252835}
{"VCS_COMP_START_TIME": 1747230747.599252835}
{"VCS_COMP_END_TIME": 1747230757.594493869}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 482864}}
{"vcselab": {"peak_mem": 183884}}
