/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [4:0] _02_;
  wire [14:0] _03_;
  wire [8:0] _04_;
  wire [3:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [5:0] celloutsig_0_43z;
  wire [4:0] celloutsig_0_4z;
  wire [26:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_82z;
  wire [11:0] celloutsig_0_83z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[171] : celloutsig_1_0z;
  assign celloutsig_1_11z = celloutsig_1_5z ? _00_ : celloutsig_1_4z;
  assign celloutsig_0_12z = celloutsig_0_6z ? celloutsig_0_3z : celloutsig_0_4z[4];
  assign celloutsig_0_3z = celloutsig_0_0z[0] ? celloutsig_0_1z : celloutsig_0_2z[8];
  assign celloutsig_0_36z = ~(celloutsig_0_20z & celloutsig_0_15z);
  assign celloutsig_1_6z = ~(in_data[143] & celloutsig_1_2z);
  assign celloutsig_0_14z = ~(celloutsig_0_2z[0] & celloutsig_0_0z[0]);
  assign celloutsig_0_18z = ~(in_data[83] & celloutsig_0_14z);
  assign celloutsig_0_42z = ~(celloutsig_0_36z | celloutsig_0_32z);
  assign celloutsig_0_82z = ~(celloutsig_0_26z[7] | celloutsig_0_26z[4]);
  assign celloutsig_0_24z = celloutsig_0_23z | ~(celloutsig_0_4z[2]);
  assign celloutsig_1_18z = ~(celloutsig_1_9z[5] ^ celloutsig_1_11z);
  assign celloutsig_0_20z = ~(_01_ ^ celloutsig_0_17z[4]);
  assign celloutsig_0_21z = ~(celloutsig_0_9z ^ celloutsig_0_1z);
  assign celloutsig_0_0z = in_data[50:47] + in_data[45:42];
  assign celloutsig_0_34z = { celloutsig_0_13z[3:0], celloutsig_0_21z, celloutsig_0_21z } + celloutsig_0_2z[6:1];
  assign celloutsig_0_2z = in_data[59:50] + { celloutsig_0_0z[2:1], celloutsig_0_0z, celloutsig_0_0z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_4z[2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z };
  reg [14:0] _23_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _23_ <= 15'h0000;
    else _23_ <= { in_data[157], celloutsig_1_2z, celloutsig_1_1z };
  assign { _03_[14:3], _00_, _03_[1:0] } = _23_;
  reg [8:0] _24_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 9'h000;
    else _24_ <= { celloutsig_0_17z[5:3], celloutsig_0_10z };
  assign { _04_[8:5], _01_, _04_[3:0] } = _24_;
  assign celloutsig_0_40z = celloutsig_0_34z <= { celloutsig_0_0z, celloutsig_0_27z, celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_8z[2:0], celloutsig_0_10z } <= in_data[62:54];
  assign celloutsig_0_32z = { celloutsig_0_17z[5:3], celloutsig_0_4z } <= { celloutsig_0_10z[3:1], celloutsig_0_4z };
  assign celloutsig_0_5z = { celloutsig_0_2z[8:1], celloutsig_0_3z } || { in_data[29:22], celloutsig_0_1z };
  assign celloutsig_1_4z = _03_[6:3] < celloutsig_1_1z[8:5];
  assign celloutsig_0_43z = { celloutsig_0_28z, celloutsig_0_40z, celloutsig_0_35z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_24z } % { 1'h1, celloutsig_0_10z[1:0], celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_35z };
  assign celloutsig_1_1z = in_data[136:124] % { 1'h1, in_data[110:100], celloutsig_1_0z };
  assign celloutsig_1_7z = { _03_[14:7], celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, in_data[149:146], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_13z = { celloutsig_0_8z[3:2], celloutsig_0_6z, celloutsig_0_0z } % { 1'h1, celloutsig_0_11z[5], 5'h00 };
  assign celloutsig_0_83z = celloutsig_0_51z[13:2] * { celloutsig_0_13z[6:1], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_21z };
  assign celloutsig_1_9z = celloutsig_1_7z * celloutsig_1_7z;
  assign celloutsig_0_51z = - { celloutsig_0_43z[3:2], celloutsig_0_30z, celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_14z, _02_, celloutsig_0_42z, celloutsig_0_0z, celloutsig_0_42z, celloutsig_0_15z };
  assign celloutsig_0_26z = - { celloutsig_0_13z[5:1], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_30z = - { celloutsig_0_4z[1:0], celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[143:123] !== in_data[177:157];
  assign celloutsig_1_5z = celloutsig_1_1z[7:2] !== { in_data[137:134], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_1z = & { in_data[83:52], celloutsig_0_0z };
  assign celloutsig_0_35z = celloutsig_0_34z[5] & celloutsig_0_20z;
  assign celloutsig_0_28z = celloutsig_0_17z[5] & celloutsig_0_9z;
  assign celloutsig_0_15z = | in_data[80:76];
  assign celloutsig_0_16z = | in_data[33:27];
  assign celloutsig_0_33z = | { celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_9z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_4z[3:1], celloutsig_0_4z };
  assign celloutsig_0_9z = ^ celloutsig_0_4z[4:1];
  assign celloutsig_1_19z = ^ { _00_, _03_[1:0] };
  assign celloutsig_0_22z = ^ { _04_[2:0], celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_14z };
  assign celloutsig_0_23z = ^ { celloutsig_0_17z[3], celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_5z };
  assign celloutsig_0_17z = { celloutsig_0_4z[3:1], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_14z } >> { celloutsig_0_14z, _02_, celloutsig_0_5z };
  assign celloutsig_0_4z = celloutsig_0_2z[6:2] >> { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_8z = celloutsig_0_4z >> { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_10z = { in_data[14:10], celloutsig_0_5z } >>> { celloutsig_0_4z[3], celloutsig_0_8z };
  assign celloutsig_0_11z[5] = celloutsig_0_8z[3] ^ celloutsig_0_6z;
  assign _03_[2] = _00_;
  assign _04_[4] = _01_;
  assign celloutsig_0_11z[4:0] = 5'h00;
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
