{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.13677",
   "Default View_TopLeft":"1720,1693",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port pci_exp_0 -pg 1 -lvl 10 -x 4890 -y 4760 -defaultsOSRD
preplace port ref_clk_0 -pg 1 -lvl 0 -x 0 -y 4940 -defaultsOSRD
preplace port user_lnk_up_0 -pg 1 -lvl 10 -x 4890 -y 4800 -defaultsOSRD
preplace port core_done_0 -pg 1 -lvl 10 -x 4890 -y 340 -defaultsOSRD
preplace port core_done_1 -pg 1 -lvl 6:w -x 3170 -y 140 -defaultsOSRD -top
preplace port core_done_2 -pg 1 -lvl 6:w -x 3190 -y 140 -defaultsOSRD -top
preplace port core_done_3 -pg 1 -lvl 6:w -x 3210 -y 140 -defaultsOSRD -top
preplace portBus perst_0 -pg 1 -lvl 10 -x 4890 -y 4620 -defaultsOSRD
preplace portBus disable_ssd2_pwr -pg 1 -lvl 10 -x 4890 -y 5580 -defaultsOSRD
preplace inst concat_interrupts -pg 1 -lvl 6 -x 2980 -y 5180 -swap {1 2 3 0} -defaultsOSRD -pinBusDir In0 right -pinBusY In0 80R -pinBusDir In1 right -pinBusY In1 100R -pinBusDir In2 right -pinBusY In2 120R -pinBusDir dout right -pinBusY dout 0R
preplace inst rst_pcie_0_axi_aclk -pg 1 -lvl 9 -x 4670 -y 4580 -swap {4 3 0 1 2 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 80L -pinDir ext_reset_in left -pinY ext_reset_in 60L -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst rst_ps8_0_99M -pg 1 -lvl 9 -x 4670 -y 5400 -swap {1 0 2 3 4 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 20L -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst CmdScheduler_0 -pg 1 -lvl 2 -x 970 -y 1820 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 69 70 71 67 72 66 68} -defaultsOSRD -pinDir S00_AXI_LITE left -pinY S00_AXI_LITE 0L -pinDir M00_AXI right -pinY M00_AXI 80R -pinDir done right -pinY done 100R -pinDir start right -pinY start 120R -pinBusDir num_reqs right -pinBusY num_reqs 140R -pinDir dispatch_queue_en left -pinY dispatch_queue_en 80L -pinDir dispatch_queue_prog_empty left -pinY dispatch_queue_prog_empty 100L -pinBusDir dispatch_queue_din left -pinBusY dispatch_queue_din 120L -pinDir s00_axi_lite_aclk left -pinY s00_axi_lite_aclk 40L -pinDir s00_axi_lite_aresetn left -pinY s00_axi_lite_aresetn 140L -pinDir m00_axi_aclk left -pinY m00_axi_aclk 20L -pinDir m00_axi_aresetn left -pinY m00_axi_aresetn 60L
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1830 -y 2720 -swap {150 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 114 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 0 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 76 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 233 227 234 228 235 229 236 230 237 231 238 232 239} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 1420R -pinDir S01_AXI left -pinY S01_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 1400R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir M02_AXI right -pinY M02_AXI 60R -pinDir S02_AXI left -pinY S02_AXI 20L -pinDir ACLK left -pinY ACLK 1160L -pinDir ARESETN left -pinY ARESETN 1300L -pinDir S00_ACLK left -pinY S00_ACLK 1180L -pinDir S00_ARESETN left -pinY S00_ARESETN 1320L -pinDir S01_ACLK left -pinY S01_ACLK 1200L -pinDir S01_ARESETN left -pinY S01_ARESETN 1340L -pinDir M00_ACLK left -pinY M00_ACLK 1220L -pinDir M00_ARESETN left -pinY M00_ARESETN 1360L -pinDir M01_ACLK left -pinY M01_ACLK 1240L -pinDir M01_ARESETN left -pinY M01_ARESETN 1380L -pinDir M02_ACLK left -pinY M02_ACLK 1260L -pinDir M02_ARESETN left -pinY M02_ARESETN 1400L -pinDir S02_ACLK left -pinY S02_ACLK 1280L -pinDir S02_ARESETN left -pinY S02_ARESETN 1420L
preplace inst const_dis_ssd2_pwr -pg 1 -lvl 9 -x 4670 -y 5580 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst hw_dispatch_queue_0 -pg 1 -lvl 1 -x 170 -y 2200 -swap {0 1 2 3 4 5 6 7 9 8} -defaultsOSRD -pinDir FIFO_WRITE right -pinY FIFO_WRITE 0R -pinDir FIFO_WRITE.din right -pinY FIFO_WRITE.din 20R -pinDir FIFO_WRITE.wr_en right -pinY FIFO_WRITE.wr_en 40R -pinDir FIFO_READ right -pinY FIFO_READ 60R -pinDir FIFO_READ.empty right -pinY FIFO_READ.empty 80R -pinDir FIFO_READ.dout right -pinY FIFO_READ.dout 100R -pinDir FIFO_READ.rd_en right -pinY FIFO_READ.rd_en 120R -pinDir clk right -pinY clk 160R -pinDir prog_empty right -pinY prog_empty 140R
preplace inst periph_intercon_0 -pg 1 -lvl 8 -x 4150 -y 2680 -swap {152 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 0 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 132 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 40 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 112 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 176 183 186 187 182 179 177 184 175 181 174 185 172 178 173 180} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 1820L -pinDir S01_AXI left -pinY S01_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 2080R -pinDir M01_AXI right -pinY M01_AXI 2100R -pinDir M02_AXI left -pinY M02_AXI 1800L -pinDir S02_AXI left -pinY S02_AXI 1720L -pinDir M03_AXI left -pinY M03_AXI 1780L -pinDir ACLK left -pinY ACLK 1920L -pinDir ARESETN left -pinY ARESETN 2040L -pinDir S00_ACLK left -pinY S00_ACLK 2100L -pinDir S00_ARESETN left -pinY S00_ARESETN 2120L -pinDir S01_ACLK left -pinY S01_ACLK 2020L -pinDir S01_ARESETN left -pinY S01_ARESETN 1980L -pinDir M00_ACLK left -pinY M00_ACLK 1940L -pinDir M00_ARESETN left -pinY M00_ARESETN 2060L -pinDir M01_ACLK left -pinY M01_ACLK 1900L -pinDir M01_ARESETN right -pinY M01_ARESETN 2120R -pinDir M02_ACLK left -pinY M02_ACLK 1880L -pinDir M02_ARESETN left -pinY M02_ARESETN 2080L -pinDir S02_ACLK left -pinY S02_ACLK 1840L -pinDir S02_ARESETN left -pinY S02_ARESETN 1960L -pinDir M03_ACLK left -pinY M03_ACLK 1860L -pinDir M03_ARESETN left -pinY M03_ARESETN 2000L
preplace inst ref_clk_0_buf -pg 1 -lvl 8 -x 4150 -y 4940 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 80R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 60R
preplace inst xdma_0 -pg 1 -lvl 9 -x 4670 -y 4760 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 68 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 32 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 98 99 100 96 97 94 95 93 101 102 103} -defaultsOSRD -pinDir S_AXI_B left -pinY S_AXI_B 0L -pinDir M_AXI_B left -pinY M_AXI_B 360L -pinDir S_AXI_LITE left -pinY S_AXI_LITE 20L -pinDir pcie_mgt right -pinY pcie_mgt 0R -pinDir sys_clk left -pinY sys_clk 440L -pinDir sys_clk_gt left -pinY sys_clk_gt 460L -pinDir sys_rst_n left -pinY sys_rst_n 480L -pinBusDir cfg_ltssm_state right -pinBusY cfg_ltssm_state 20R -pinDir user_lnk_up right -pinY user_lnk_up 40R -pinDir axi_aclk left -pinY axi_aclk 400L -pinDir axi_aresetn left -pinY axi_aresetn 420L -pinDir axi_ctl_aresetn left -pinY axi_ctl_aresetn 380L -pinDir interrupt_out left -pinY interrupt_out 500L -pinDir interrupt_out_msi_vec0to31 left -pinY interrupt_out_msi_vec0to31 520L -pinDir interrupt_out_msi_vec32to63 left -pinY interrupt_out_msi_vec32to63 540L
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 7 -x 3600 -y 5000 -defaultsOSRD -pinDir M_AXI_HPM0_FPD right -pinY M_AXI_HPM0_FPD 0R -pinDir S_AXI_HP0_FPD left -pinY S_AXI_HP0_FPD 0L -pinDir maxihpm0_fpd_aclk left -pinY maxihpm0_fpd_aclk 20L -pinDir saxihp0_fpd_aclk left -pinY saxihp0_fpd_aclk 40L -pinBusDir pl_ps_irq0 left -pinBusY pl_ps_irq0 60L -pinDir pl_resetn0 right -pinY pl_resetn0 40R -pinDir pl_clk0 right -pinY pl_clk0 60R
preplace inst CmdScheduler_1 -pg 1 -lvl 2 -x 970 -y 450 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 67 68 66 71 72 69 70} -defaultsOSRD -pinDir S00_AXI_LITE left -pinY S00_AXI_LITE 0L -pinDir M00_AXI right -pinY M00_AXI 80R -pinDir done right -pinY done 100R -pinDir start right -pinY start 120R -pinBusDir num_reqs right -pinBusY num_reqs 140R -pinDir dispatch_queue_en left -pinY dispatch_queue_en 40L -pinDir dispatch_queue_prog_empty left -pinY dispatch_queue_prog_empty 60L -pinBusDir dispatch_queue_din left -pinBusY dispatch_queue_din 20L -pinDir s00_axi_lite_aclk left -pinY s00_axi_lite_aclk 120L -pinDir s00_axi_lite_aresetn left -pinY s00_axi_lite_aresetn 140L -pinDir m00_axi_aclk left -pinY m00_axi_aclk 80L -pinDir m00_axi_aresetn left -pinY m00_axi_aresetn 100L
preplace inst hw_dispatch_queue_1 -pg 1 -lvl 1 -x 170 -y 210 -swap {0 1 2 3 4 5 6 7 9 8} -defaultsOSRD -pinDir FIFO_WRITE right -pinY FIFO_WRITE 0R -pinDir FIFO_WRITE.din right -pinY FIFO_WRITE.din 20R -pinDir FIFO_WRITE.wr_en right -pinY FIFO_WRITE.wr_en 40R -pinDir FIFO_READ right -pinY FIFO_READ 60R -pinDir FIFO_READ.empty right -pinY FIFO_READ.empty 80R -pinDir FIFO_READ.dout right -pinY FIFO_READ.dout 100R -pinDir FIFO_READ.rd_en right -pinY FIFO_READ.rd_en 120R -pinDir clk right -pinY clk 160R -pinDir prog_empty right -pinY prog_empty 140R
preplace inst CmdScheduler_2 -pg 1 -lvl 2 -x 970 -y 750 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 67 68 66 71 72 69 70} -defaultsOSRD -pinDir S00_AXI_LITE left -pinY S00_AXI_LITE 0L -pinDir M00_AXI right -pinY M00_AXI 50R -pinDir done right -pinY done 70R -pinDir start right -pinY start 90R -pinBusDir num_reqs right -pinBusY num_reqs 110R -pinDir dispatch_queue_en left -pinY dispatch_queue_en 40L -pinDir dispatch_queue_prog_empty left -pinY dispatch_queue_prog_empty 60L -pinBusDir dispatch_queue_din left -pinBusY dispatch_queue_din 20L -pinDir s00_axi_lite_aclk left -pinY s00_axi_lite_aclk 120L -pinDir s00_axi_lite_aresetn left -pinY s00_axi_lite_aresetn 140L -pinDir m00_axi_aclk left -pinY m00_axi_aclk 80L -pinDir m00_axi_aresetn left -pinY m00_axi_aresetn 100L
preplace inst hw_dispatch_queue_2 -pg 1 -lvl 1 -x 170 -y 470 -defaultsOSRD -pinDir FIFO_WRITE right -pinY FIFO_WRITE 0R -pinDir FIFO_WRITE.din right -pinY FIFO_WRITE.din 20R -pinDir FIFO_WRITE.wr_en right -pinY FIFO_WRITE.wr_en 40R -pinDir FIFO_READ right -pinY FIFO_READ 60R -pinDir FIFO_READ.empty right -pinY FIFO_READ.empty 80R -pinDir FIFO_READ.dout right -pinY FIFO_READ.dout 100R -pinDir FIFO_READ.rd_en right -pinY FIFO_READ.rd_en 120R -pinDir clk right -pinY clk 140R -pinDir prog_empty right -pinY prog_empty 160R
preplace inst CmdScheduler_3 -pg 1 -lvl 2 -x 970 -y 2080 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 69 70 71 67 72 66 68} -defaultsOSRD -pinDir S00_AXI_LITE left -pinY S00_AXI_LITE 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir done right -pinY done 20R -pinDir start right -pinY start 40R -pinBusDir num_reqs right -pinBusY num_reqs 60R -pinDir dispatch_queue_en left -pinY dispatch_queue_en 80L -pinDir dispatch_queue_prog_empty left -pinY dispatch_queue_prog_empty 100L -pinBusDir dispatch_queue_din left -pinBusY dispatch_queue_din 120L -pinDir s00_axi_lite_aclk left -pinY s00_axi_lite_aclk 40L -pinDir s00_axi_lite_aresetn left -pinY s00_axi_lite_aresetn 140L -pinDir m00_axi_aclk left -pinY m00_axi_aclk 20L -pinDir m00_axi_aresetn left -pinY m00_axi_aresetn 60L
preplace inst hw_dispatch_queue_3 -pg 1 -lvl 1 -x 170 -y 2460 -swap {0 1 2 3 4 5 6 7 9 8} -defaultsOSRD -pinDir FIFO_WRITE right -pinY FIFO_WRITE 0R -pinDir FIFO_WRITE.din right -pinY FIFO_WRITE.din 20R -pinDir FIFO_WRITE.wr_en right -pinY FIFO_WRITE.wr_en 40R -pinDir FIFO_READ right -pinY FIFO_READ 60R -pinDir FIFO_READ.empty right -pinY FIFO_READ.empty 80R -pinDir FIFO_READ.dout right -pinY FIFO_READ.dout 100R -pinDir FIFO_READ.rd_en right -pinY FIFO_READ.rd_en 120R -pinDir clk right -pinY clk 160R -pinDir prog_empty right -pinY prog_empty 140R
preplace inst CompletionQueueManag_0 -pg 1 -lvl 6 -x 2980 -y 1380 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 63 62 56 59 58 60 57 61} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 120R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 140L -pinDir go left -pinY go 120L -pinDir async_clear left -pinY async_clear 20L -pinDir done right -pinY done 140R -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 60L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 80L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 40L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 100L
preplace inst CompletionQueueManag_1 -pg 1 -lvl 6 -x 2980 -y 540 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 57 56 58 59 61 63 60 62} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 0R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 40L -pinDir go left -pinY go 20L -pinDir async_clear left -pinY async_clear 60L -pinDir done right -pinY done 20R -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 100L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 140L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 80L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 120L
preplace inst CompletionQueueManag_2 -pg 1 -lvl 6 -x 2980 -y 1120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 61 62 60 63} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 0R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 20L -pinDir go left -pinY go 40L -pinDir async_clear left -pinY async_clear 60L -pinDir done right -pinY done 20R -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 100L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 120L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 80L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 140L
preplace inst CompletionQueueManag_3 -pg 1 -lvl 6 -x 2980 -y 2280 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 57 56 58 59 60 63 61 62} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 0R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 40L -pinDir go left -pinY go 20L -pinDir async_clear left -pinY async_clear 60L -pinDir done right -pinY done 20R -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 80L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 140L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 100L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 120L
preplace inst SubmissionQueueManag_0 -pg 1 -lvl 6 -x 2980 -y 1640 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 62 59 58 60 64 63 57 61 56 66 67 65 68} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 0R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 120L -pinBusDir cmd_dout left -pinBusY cmd_dout 80L -pinDir cmd_rd_en left -pinY cmd_rd_en 60L -pinDir cmd_empty left -pinY cmd_empty 100L -pinDir go left -pinY go 140L -pinDir done right -pinY done 40R -pinDir cpl_go left -pinY cpl_go 40L -pinDir cpl_done right -pinY cpl_done 20R -pinBusDir cpl_cpls_to_wait left -pinBusY cpl_cpls_to_wait 20L -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 180L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 200L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 160L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 220L
preplace inst SubmissionQueueManag_1 -pg 1 -lvl 6 -x 2980 -y 220 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 58 59 60 56 57 61 66 63 65 62 67 68 64} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 180R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 60L -pinBusDir cmd_dout left -pinBusY cmd_dout 80L -pinDir cmd_rd_en left -pinY cmd_rd_en 100L -pinDir cmd_empty left -pinY cmd_empty 20L -pinDir go left -pinY go 40L -pinDir done right -pinY done 200R -pinDir cpl_go left -pinY cpl_go 180L -pinDir cpl_done right -pinY cpl_done 220R -pinBusDir cpl_cpls_to_wait left -pinBusY cpl_cpls_to_wait 160L -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 120L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 200L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 220L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 140L
preplace inst SubmissionQueueManag_2 -pg 1 -lvl 6 -x 2980 -y 800 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 58 60 59 56 57 61 67 63 68 64 66 62 65} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 0R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 60L -pinBusDir cmd_dout left -pinBusY cmd_dout 100L -pinDir cmd_rd_en left -pinY cmd_rd_en 80L -pinDir cmd_empty left -pinY cmd_empty 20L -pinDir go left -pinY go 40L -pinDir done right -pinY done 20R -pinDir cpl_go left -pinY cpl_go 200L -pinDir cpl_done right -pinY cpl_done 220R -pinBusDir cpl_cpls_to_wait left -pinBusY cpl_cpls_to_wait 220L -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 140L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 180L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 120L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 160L
preplace inst SubmissionQueueManag_3 -pg 1 -lvl 6 -x 2980 -y 1960 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 58 60 59 56 57 61 66 63 65 62 67 68 64} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 0R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 60L -pinBusDir cmd_dout left -pinBusY cmd_dout 100L -pinDir cmd_rd_en left -pinY cmd_rd_en 80L -pinDir cmd_empty left -pinY cmd_empty 20L -pinDir go left -pinY go 40L -pinDir done right -pinY done 20R -pinDir cpl_go left -pinY cpl_go 180L -pinDir cpl_done right -pinY cpl_done 220R -pinBusDir cpl_cpls_to_wait left -pinBusY cpl_cpls_to_wait 160L -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 120L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 200L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 220L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 140L
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 2230 -y 1000 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 216 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 180 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 72 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 36 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 108 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 288 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 144 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 252 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 334 325 335 326 336 327 337 328 338 329 339 330 340 331 341 332 342 333 343} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 440L -pinDir M00_AXI right -pinY M00_AXI 640R -pinDir M01_AXI right -pinY M01_AXI 380R -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir M03_AXI right -pinY M03_AXI 0R -pinDir M04_AXI right -pinY M04_AXI 40R -pinDir M05_AXI right -pinY M05_AXI 840R -pinDir M06_AXI right -pinY M06_AXI 120R -pinDir M07_AXI right -pinY M07_AXI 820R -pinDir ACLK left -pinY ACLK 460L -pinDir ARESETN left -pinY ARESETN 660L -pinDir S00_ACLK left -pinY S00_ACLK 480L -pinDir S00_ARESETN left -pinY S00_ARESETN 680L -pinDir M00_ACLK left -pinY M00_ACLK 500L -pinDir M00_ARESETN left -pinY M00_ARESETN 700L -pinDir M01_ACLK left -pinY M01_ACLK 520L -pinDir M01_ARESETN left -pinY M01_ARESETN 720L -pinDir M02_ACLK left -pinY M02_ACLK 540L -pinDir M02_ARESETN left -pinY M02_ARESETN 740L -pinDir M03_ACLK left -pinY M03_ACLK 560L -pinDir M03_ARESETN left -pinY M03_ARESETN 760L -pinDir M04_ACLK left -pinY M04_ACLK 580L -pinDir M04_ARESETN left -pinY M04_ARESETN 780L -pinDir M05_ACLK left -pinY M05_ACLK 600L -pinDir M05_ARESETN left -pinY M05_ARESETN 800L -pinDir M06_ACLK left -pinY M06_ACLK 620L -pinDir M06_ARESETN left -pinY M06_ARESETN 820L -pinDir M07_ACLK left -pinY M07_ACLK 640L -pinDir M07_ARESETN left -pinY M07_ARESETN 840L
preplace inst axi_interconnect_1 -pg 1 -lvl 7 -x 3600 -y 400 -swap {40 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 0 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 80 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 60 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 160 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 140 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 194 182 195 183 191 186 198 187 199 188 190 189 197 185 196 181 193 184 192 180} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 140L -pinDir M00_AXI right -pinY M00_AXI 2280R -pinDir S01_AXI left -pinY S01_AXI 0L -pinDir S02_AXI left -pinY S02_AXI 720L -pinDir S03_AXI left -pinY S03_AXI 400L -pinDir S04_AXI left -pinY S04_AXI 1100L -pinDir S05_AXI left -pinY S05_AXI 1240L -pinDir S06_AXI left -pinY S06_AXI 1880L -pinDir S07_AXI left -pinY S07_AXI 1560L -pinDir ACLK left -pinY ACLK 2180L -pinDir ARESETN left -pinY ARESETN 1940L -pinDir S00_ACLK left -pinY S00_ACLK 2200L -pinDir S00_ARESETN left -pinY S00_ARESETN 1960L -pinDir M00_ACLK left -pinY M00_ACLK 2120L -pinDir M00_ARESETN left -pinY M00_ARESETN 2020L -pinDir S01_ACLK left -pinY S01_ACLK 2260L -pinDir S01_ARESETN left -pinY S01_ARESETN 2040L -pinDir S02_ACLK left -pinY S02_ACLK 2280L -pinDir S02_ARESETN left -pinY S02_ARESETN 2060L -pinDir S03_ACLK left -pinY S03_ACLK 2100L -pinDir S03_ARESETN left -pinY S03_ARESETN 2080L -pinDir S04_ACLK left -pinY S04_ACLK 2240L -pinDir S04_ARESETN left -pinY S04_ARESETN 2000L -pinDir S05_ACLK left -pinY S05_ACLK 2220L -pinDir S05_ARESETN left -pinY S05_ARESETN 1920L -pinDir S06_ACLK left -pinY S06_ACLK 2160L -pinDir S06_ARESETN left -pinY S06_ARESETN 1980L -pinDir S07_ACLK left -pinY S07_ACLK 2140L -pinDir S07_ARESETN left -pinY S07_ARESETN 1900L
preplace inst axi_interconnect_2 -pg 1 -lvl 3 -x 1490 -y 2140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 198 193 199 194 200 195 201 196 202 197 203} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 340R -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir S02_AXI left -pinY S02_AXI 40L -pinDir S03_AXI left -pinY S03_AXI 60L -pinDir ACLK left -pinY ACLK 120L -pinDir ARESETN left -pinY ARESETN 240L -pinDir S00_ACLK left -pinY S00_ACLK 140L -pinDir S00_ARESETN left -pinY S00_ARESETN 260L -pinDir M00_ACLK left -pinY M00_ACLK 160L -pinDir M00_ARESETN left -pinY M00_ARESETN 280L -pinDir S01_ACLK left -pinY S01_ACLK 180L -pinDir S01_ARESETN left -pinY S01_ARESETN 300L -pinDir S02_ACLK left -pinY S02_ACLK 200L -pinDir S02_ARESETN left -pinY S02_ARESETN 320L -pinDir S03_ACLK left -pinY S03_ACLK 220L -pinDir S03_ARESETN left -pinY S03_ARESETN 340L
preplace inst axi_interconnect_3 -pg 1 -lvl 1 -x 170 -y 730 -swap {80 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 20 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 40 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 60 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 106 100 107 101 108 102 109 103 110 104 111 105} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 1130R -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 20R -pinDir M02_AXI right -pinY M02_AXI 1090R -pinDir M03_AXI right -pinY M03_AXI 1110R -pinDir ACLK right -pinY ACLK 1270R -pinDir ARESETN right -pinY ARESETN 1150R -pinDir S00_ACLK right -pinY S00_ACLK 1290R -pinDir S00_ARESETN right -pinY S00_ARESETN 1170R -pinDir M00_ACLK right -pinY M00_ACLK 1310R -pinDir M00_ARESETN right -pinY M00_ARESETN 1190R -pinDir M01_ACLK right -pinY M01_ACLK 1330R -pinDir M01_ARESETN right -pinY M01_ARESETN 1210R -pinDir M02_ACLK right -pinY M02_ACLK 1350R -pinDir M02_ARESETN right -pinY M02_ARESETN 1230R -pinDir M03_ACLK right -pinY M03_ACLK 1370R -pinDir M03_ARESETN right -pinY M03_ARESETN 1250R
preplace inst SubmissionQueueManag_4 -pg 1 -lvl 6 -x 2980 -y 2520 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 61 60 57 58 59 66 63 65 68 67 62 64} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 220R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 20L -pinBusDir cmd_dout left -pinBusY cmd_dout 120L -pinDir cmd_rd_en left -pinY cmd_rd_en 100L -pinDir cmd_empty left -pinY cmd_empty 40L -pinDir go left -pinY go 60L -pinDir done left -pinY done 80L -pinDir cpl_go left -pinY cpl_go 200L -pinDir cpl_done right -pinY cpl_done 240R -pinBusDir cpl_cpls_to_wait left -pinBusY cpl_cpls_to_wait 180L -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 240L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 220L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 140L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 160L
preplace inst SubmissionQueueManag_5 -pg 1 -lvl 6 -x 2980 -y 3340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 62 68 67 66 64 65 56 63 57 59 61 58 60} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 0R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 140L -pinBusDir cmd_dout left -pinBusY cmd_dout 240L -pinDir cmd_rd_en left -pinY cmd_rd_en 220L -pinDir cmd_empty left -pinY cmd_empty 200L -pinDir go left -pinY go 160L -pinDir done left -pinY done 180L -pinDir cpl_go left -pinY cpl_go 20L -pinDir cpl_done right -pinY cpl_done 20R -pinBusDir cpl_cpls_to_wait left -pinBusY cpl_cpls_to_wait 40L -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 80L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 120L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 60L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 100L
preplace inst SubmissionQueueManag_6 -pg 1 -lvl 6 -x 2980 -y 3680 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 60 61 62 64 65 68 67 63 66 57 59 56 58} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 220R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 100L -pinBusDir cmd_dout left -pinBusY cmd_dout 120L -pinDir cmd_rd_en left -pinY cmd_rd_en 140L -pinDir cmd_empty left -pinY cmd_empty 160L -pinDir go left -pinY go 180L -pinDir done left -pinY done 240L -pinDir cpl_go left -pinY cpl_go 220L -pinDir cpl_done right -pinY cpl_done 240R -pinBusDir cpl_cpls_to_wait left -pinBusY cpl_cpls_to_wait 200L -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 40L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 80L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 20L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 60L
preplace inst SubmissionQueueManag_7 -pg 1 -lvl 6 -x 2980 -y 4540 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 62 67 68 64 65 66 57 63 56 58 60 59 61} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 0R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 140L -pinBusDir cmd_dout left -pinBusY cmd_dout 280L -pinDir cmd_rd_en left -pinY cmd_rd_en 300L -pinDir cmd_empty left -pinY cmd_empty 160L -pinDir go left -pinY go 180L -pinDir done left -pinY done 200L -pinDir cpl_go left -pinY cpl_go 40L -pinDir cpl_done right -pinY cpl_done 20R -pinBusDir cpl_cpls_to_wait left -pinBusY cpl_cpls_to_wait 20L -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 60L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 100L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 80L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 120L
preplace inst CompletionQueueManag_4 -pg 1 -lvl 6 -x 2980 -y 2860 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 57 56 58 59 60 63 62 61} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 0R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 40L -pinDir go left -pinY go 20L -pinDir async_clear left -pinY async_clear 60L -pinDir done right -pinY done 20R -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 80L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 140L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 120L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 100L
preplace inst CompletionQueueManag_5 -pg 1 -lvl 6 -x 2980 -y 3100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 60 61 63 59 56 62 57 58} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 120R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 80L -pinDir go left -pinY go 100L -pinDir async_clear left -pinY async_clear 140L -pinDir done right -pinY done 140R -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 20L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 120L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 40L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 60L
preplace inst CompletionQueueManag_6 -pg 1 -lvl 6 -x 2980 -y 4020 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 57 56 62 59 58 63 60 61} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 0R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 40L -pinDir go left -pinY go 20L -pinDir async_clear left -pinY async_clear 120L -pinDir done right -pinY done 20R -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 60L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 140L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 80L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 100L
preplace inst CompletionQueueManag_7 -pg 1 -lvl 6 -x 2980 -y 4260 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 61 60 62 59 56 57 63 58} -defaultsOSRD -pinDir M00_AXI_LITE right -pinY M00_AXI_LITE 0R -pinDir S00_AXI_FULL left -pinY S00_AXI_FULL 0L -pinBusDir num_cmds_to_wait left -pinBusY num_cmds_to_wait 100L -pinDir go left -pinY go 80L -pinDir async_clear left -pinY async_clear 120L -pinDir done right -pinY done 140R -pinDir m00_axi_lite_aclk left -pinY m00_axi_lite_aclk 20L -pinDir m00_axi_lite_aresetn left -pinY m00_axi_lite_aresetn 40L -pinDir s00_axi_full_aclk left -pinY s00_axi_full_aclk 140L -pinDir s00_axi_full_aresetn left -pinY s00_axi_full_aresetn 60L
preplace inst axi_interconnect_4 -pg 1 -lvl 7 -x 3600 -y 2780 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 80 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 100 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 160 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 40 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 60 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 120 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 189 182 196 183 193 194 191 187 190 180 186 199 198 181 197 185 192 184 188 195} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 1620R -pinDir S01_AXI left -pinY S01_AXI 560L -pinDir S02_AXI left -pinY S02_AXI 1120L -pinDir S03_AXI left -pinY S03_AXI 1220L -pinDir S04_AXI left -pinY S04_AXI 80L -pinDir S05_AXI left -pinY S05_AXI 440L -pinDir S06_AXI left -pinY S06_AXI 1200L -pinDir S07_AXI left -pinY S07_AXI 1180L -pinDir ACLK left -pinY ACLK 1420L -pinDir ARESETN left -pinY ARESETN 1280L -pinDir S00_ACLK left -pinY S00_ACLK 1560L -pinDir S00_ARESETN left -pinY S00_ARESETN 1300L -pinDir M00_ACLK left -pinY M00_ACLK 1500L -pinDir M00_ARESETN left -pinY M00_ARESETN 1520L -pinDir S01_ACLK left -pinY S01_ACLK 1460L -pinDir S01_ARESETN left -pinY S01_ARESETN 1380L -pinDir S02_ACLK left -pinY S02_ACLK 1440L -pinDir S02_ARESETN left -pinY S02_ARESETN 1240L -pinDir S03_ACLK left -pinY S03_ACLK 1360L -pinDir S03_ARESETN left -pinY S03_ARESETN 1620L -pinDir S04_ACLK left -pinY S04_ACLK 1600L -pinDir S04_ARESETN left -pinY S04_ARESETN 1260L -pinDir S05_ACLK left -pinY S05_ACLK 1580L -pinDir S05_ARESETN left -pinY S05_ARESETN 1340L -pinDir S06_ACLK left -pinY S06_ACLK 1480L -pinDir S06_ARESETN left -pinY S06_ARESETN 1320L -pinDir S07_ACLK left -pinY S07_ACLK 1400L -pinDir S07_ARESETN left -pinY S07_ARESETN 1540L
preplace inst axi_interconnect_5 -pg 1 -lvl 5 -x 2230 -y 2780 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 144 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 180 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 288 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 72 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 108 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 216 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 334 325 335 326 336 327 337 328 338 329 339 330 340 331 341 332 342 333 343} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI right -pinY M01_AXI 560R -pinDir M02_AXI right -pinY M02_AXI 900R -pinDir M03_AXI right -pinY M03_AXI 1420R -pinDir M04_AXI right -pinY M04_AXI 80R -pinDir M05_AXI right -pinY M05_AXI 320R -pinDir M06_AXI right -pinY M06_AXI 1400R -pinDir M07_AXI right -pinY M07_AXI 1240R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 220L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 240L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 260L -pinDir M01_ACLK left -pinY M01_ACLK 80L -pinDir M01_ARESETN left -pinY M01_ARESETN 280L -pinDir M02_ACLK left -pinY M02_ACLK 100L -pinDir M02_ARESETN left -pinY M02_ARESETN 300L -pinDir M03_ACLK left -pinY M03_ACLK 120L -pinDir M03_ARESETN left -pinY M03_ARESETN 320L -pinDir M04_ACLK left -pinY M04_ACLK 140L -pinDir M04_ARESETN left -pinY M04_ARESETN 340L -pinDir M05_ACLK left -pinY M05_ACLK 160L -pinDir M05_ARESETN left -pinY M05_ARESETN 360L -pinDir M06_ACLK left -pinY M06_ACLK 180L -pinDir M06_ARESETN left -pinY M06_ARESETN 380L -pinDir M07_ACLK left -pinY M07_ACLK 200L -pinDir M07_ARESETN left -pinY M07_ARESETN 400L
preplace inst CmdScheduler_4 -pg 1 -lvl 2 -x 970 -y 2640 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 65 64 63 71 72 70 68 66 69 67} -defaultsOSRD -pinDir S00_AXI_LITE left -pinY S00_AXI_LITE 0L -pinDir M00_AXI right -pinY M00_AXI 80R -pinDir done right -pinY done 140R -pinDir start right -pinY start 120R -pinBusDir num_reqs right -pinBusY num_reqs 100R -pinDir dispatch_queue_en left -pinY dispatch_queue_en 120L -pinDir dispatch_queue_prog_empty left -pinY dispatch_queue_prog_empty 140L -pinBusDir dispatch_queue_din left -pinBusY dispatch_queue_din 100L -pinDir s00_axi_lite_aclk left -pinY s00_axi_lite_aclk 60L -pinDir s00_axi_lite_aresetn left -pinY s00_axi_lite_aresetn 20L -pinDir m00_axi_aclk left -pinY m00_axi_aclk 80L -pinDir m00_axi_aresetn left -pinY m00_axi_aresetn 40L
preplace inst CmdScheduler_5 -pg 1 -lvl 2 -x 970 -y 2960 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 65 64 63 67 68 66 70 69 72 71} -defaultsOSRD -pinDir S00_AXI_LITE left -pinY S00_AXI_LITE 640L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir done right -pinY done 780R -pinDir start right -pinY start 760R -pinBusDir num_reqs right -pinBusY num_reqs 20R -pinDir dispatch_queue_en left -pinY dispatch_queue_en 680L -pinDir dispatch_queue_prog_empty left -pinY dispatch_queue_prog_empty 700L -pinBusDir dispatch_queue_din left -pinBusY dispatch_queue_din 660L -pinDir s00_axi_lite_aclk left -pinY s00_axi_lite_aclk 740L -pinDir s00_axi_lite_aresetn left -pinY s00_axi_lite_aresetn 720L -pinDir m00_axi_aclk left -pinY m00_axi_aclk 780L -pinDir m00_axi_aresetn left -pinY m00_axi_aresetn 760L
preplace inst CmdScheduler_6 -pg 1 -lvl 2 -x 970 -y 3880 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 65 64 63 67 68 66 70 69 72 71} -defaultsOSRD -pinDir S00_AXI_LITE left -pinY S00_AXI_LITE 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir done right -pinY done 380R -pinDir start right -pinY start 360R -pinBusDir num_reqs right -pinBusY num_reqs 340R -pinDir dispatch_queue_en left -pinY dispatch_queue_en 40L -pinDir dispatch_queue_prog_empty left -pinY dispatch_queue_prog_empty 60L -pinBusDir dispatch_queue_din left -pinBusY dispatch_queue_din 20L -pinDir s00_axi_lite_aclk left -pinY s00_axi_lite_aclk 100L -pinDir s00_axi_lite_aresetn left -pinY s00_axi_lite_aresetn 80L -pinDir m00_axi_aclk left -pinY m00_axi_aclk 140L -pinDir m00_axi_aresetn left -pinY m00_axi_aresetn 120L
preplace inst CmdScheduler_7 -pg 1 -lvl 2 -x 970 -y 4560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 65 64 63 70 72 71 68 67 69 66} -defaultsOSRD -pinDir S00_AXI_LITE left -pinY S00_AXI_LITE 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir done right -pinY done 180R -pinDir start right -pinY start 160R -pinBusDir num_reqs right -pinBusY num_reqs 120R -pinDir dispatch_queue_en left -pinY dispatch_queue_en 160L -pinDir dispatch_queue_prog_empty left -pinY dispatch_queue_prog_empty 200L -pinBusDir dispatch_queue_din left -pinBusY dispatch_queue_din 180L -pinDir s00_axi_lite_aclk left -pinY s00_axi_lite_aclk 80L -pinDir s00_axi_lite_aresetn left -pinY s00_axi_lite_aresetn 60L -pinDir m00_axi_aclk left -pinY m00_axi_aclk 100L -pinDir m00_axi_aresetn left -pinY m00_axi_aresetn 40L
preplace inst hw_dispatch_queue_4 -pg 1 -lvl 1 -x 170 -y 2720 -swap {0 1 2 3 4 5 6 7 9 8} -defaultsOSRD -pinDir FIFO_WRITE right -pinY FIFO_WRITE 0R -pinDir FIFO_WRITE.din right -pinY FIFO_WRITE.din 20R -pinDir FIFO_WRITE.wr_en right -pinY FIFO_WRITE.wr_en 40R -pinDir FIFO_READ right -pinY FIFO_READ 60R -pinDir FIFO_READ.empty right -pinY FIFO_READ.empty 80R -pinDir FIFO_READ.dout right -pinY FIFO_READ.dout 100R -pinDir FIFO_READ.rd_en right -pinY FIFO_READ.rd_en 120R -pinDir clk right -pinY clk 160R -pinDir prog_empty right -pinY prog_empty 140R
preplace inst hw_dispatch_queue_5 -pg 1 -lvl 1 -x 170 -y 3060 -defaultsOSRD -pinDir FIFO_WRITE right -pinY FIFO_WRITE 0R -pinDir FIFO_WRITE.din right -pinY FIFO_WRITE.din 20R -pinDir FIFO_WRITE.wr_en right -pinY FIFO_WRITE.wr_en 40R -pinDir FIFO_READ right -pinY FIFO_READ 60R -pinDir FIFO_READ.empty right -pinY FIFO_READ.empty 80R -pinDir FIFO_READ.dout right -pinY FIFO_READ.dout 100R -pinDir FIFO_READ.rd_en right -pinY FIFO_READ.rd_en 120R -pinDir clk right -pinY clk 140R -pinDir prog_empty right -pinY prog_empty 160R
preplace inst hw_dispatch_queue_6 -pg 1 -lvl 1 -x 170 -y 3320 -defaultsOSRD -pinDir FIFO_WRITE right -pinY FIFO_WRITE 0R -pinDir FIFO_WRITE.din right -pinY FIFO_WRITE.din 20R -pinDir FIFO_WRITE.wr_en right -pinY FIFO_WRITE.wr_en 40R -pinDir FIFO_READ right -pinY FIFO_READ 60R -pinDir FIFO_READ.empty right -pinY FIFO_READ.empty 80R -pinDir FIFO_READ.dout right -pinY FIFO_READ.dout 100R -pinDir FIFO_READ.rd_en right -pinY FIFO_READ.rd_en 120R -pinDir clk right -pinY clk 140R -pinDir prog_empty right -pinY prog_empty 160R
preplace inst hw_dispatch_queue_7 -pg 1 -lvl 1 -x 170 -y 4720 -defaultsOSRD -pinDir FIFO_WRITE right -pinY FIFO_WRITE 0R -pinDir FIFO_WRITE.din right -pinY FIFO_WRITE.din 20R -pinDir FIFO_WRITE.wr_en right -pinY FIFO_WRITE.wr_en 40R -pinDir FIFO_READ right -pinY FIFO_READ 60R -pinDir FIFO_READ.empty right -pinY FIFO_READ.empty 80R -pinDir FIFO_READ.dout right -pinY FIFO_READ.dout 100R -pinDir FIFO_READ.rd_en right -pinY FIFO_READ.rd_en 120R -pinDir clk right -pinY clk 140R -pinDir prog_empty right -pinY prog_empty 160R
preplace inst axi_interconnect_6 -pg 1 -lvl 3 -x 1490 -y 2720 -swap {78 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 116 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 154 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 0 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 198 193 199 194 200 195 201 196 202 197 203} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 240L -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir S01_AXI left -pinY S01_AXI 1160L -pinDir S02_AXI left -pinY S02_AXI 1180L -pinDir S03_AXI left -pinY S03_AXI 0L -pinDir ACLK left -pinY ACLK 1200L -pinDir ARESETN left -pinY ARESETN 1320L -pinDir S00_ACLK left -pinY S00_ACLK 1220L -pinDir S00_ARESETN left -pinY S00_ARESETN 1340L -pinDir M00_ACLK left -pinY M00_ACLK 1240L -pinDir M00_ARESETN left -pinY M00_ARESETN 1360L -pinDir S01_ACLK left -pinY S01_ACLK 1260L -pinDir S01_ARESETN left -pinY S01_ARESETN 1380L -pinDir S02_ACLK left -pinY S02_ACLK 1280L -pinDir S02_ARESETN left -pinY S02_ARESETN 1400L -pinDir S03_ACLK left -pinY S03_ACLK 1300L -pinDir S03_ARESETN left -pinY S03_ARESETN 1420L
preplace inst axi_interconnect_7 -pg 1 -lvl 1 -x 170 -y 3580 -swap {60 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 40 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 20 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 80 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 0 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 101 100 110 106 102 107 103 109 104 108 105 111} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 780R -pinDir M00_AXI right -pinY M00_AXI 300R -pinDir M01_AXI right -pinY M01_AXI 20R -pinDir M02_AXI right -pinY M02_AXI 800R -pinDir M03_AXI right -pinY M03_AXI 0R -pinDir ACLK right -pinY ACLK 840R -pinDir ARESETN right -pinY ARESETN 820R -pinDir S00_ACLK right -pinY S00_ACLK 1020R -pinDir S00_ARESETN right -pinY S00_ARESETN 940R -pinDir M00_ACLK right -pinY M00_ACLK 860R -pinDir M00_ARESETN right -pinY M00_ARESETN 960R -pinDir M01_ACLK right -pinY M01_ACLK 880R -pinDir M01_ARESETN right -pinY M01_ARESETN 1000R -pinDir M02_ACLK right -pinY M02_ACLK 900R -pinDir M02_ARESETN right -pinY M02_ARESETN 980R -pinDir M03_ACLK right -pinY M03_ACLK 920R -pinDir M03_ARESETN right -pinY M03_ARESETN 1040R
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 7 2 3950J 5100 4330
preplace netloc xdma_0_axi_aclk 1 1 8 420 2880 1320 4200 1660 4220 2040 2660 2580 5020 3250 4620 3950 4860 4450
preplace netloc xdma_0_axi_aresetn 1 1 8 480 2900 1340 4220 1640 4240 2080 2680 2640 4900 3210 4680 3970 4880 4410J
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 7 2 3970 5080 4350
preplace netloc ref_clk_0_buf_IBUF_DS_ODIV2 1 8 1 4390 5000n
preplace netloc ref_clk_0_buf_IBUF_OUT 1 8 1 4370 5020n
preplace netloc concat_interrupts_dout 1 6 1 3230 5060n
preplace netloc xdma_0_interrupt_out 1 6 3 NJ 5260 NJ 5260 N
preplace netloc xdma_0_interrupt_out_msi_vec0to31 1 6 3 NJ 5280 NJ 5280 N
preplace netloc xdma_0_interrupt_out_msi_vec32to63 1 6 3 NJ 5300 NJ 5300 N
preplace netloc xdma_0_axi_ctl_aresetn 1 8 1 4430 4640n
preplace netloc rst_pcie_0_axi_aclk_peripheral_reset 1 9 1 NJ 4620
preplace netloc const_dis_ssd2_pwr_dout 1 9 1 NJ 5580
preplace netloc xdma_0_user_lnk_up 1 9 1 NJ 4800
preplace netloc hw_dispatch_queue_0_prog_empty 1 1 1 620 1920n
preplace netloc CmdScheduler_0_dispatch_queue_en 1 1 1 580 1900n
preplace netloc CmdScheduler_0_dispatch_queue_din 1 1 1 600 1940n
preplace netloc CompletionQueueManag_0_done 1 6 1 3250 1520n
preplace netloc SubmissionQueueManag_0_cpl_go 1 5 1 2780 1500n
preplace netloc hw_dispatch_queue_0_empty 1 1 5 400J 1760 1320J 1850 NJ 1850 2060J 1900 2440
preplace netloc hw_dispatch_queue_0_dout 1 1 5 380J 1420 1280J 1330 NJ 1330 2080J 940 2520
preplace netloc SubmissionQueueManag_0_cmd_rd_en 1 1 5 360J 1400 1160J 1310 NJ 1310 2000J 920 2400
preplace netloc SubmissionQueueManag_0_cpl_cpls_to_wait 1 5 1 2800 1520n
preplace netloc CmdScheduler_0_start 1 2 4 NJ 1940 NJ 1940 NJ 1940 2380
preplace netloc CmdScheduler_0_num_reqs 1 2 4 NJ 1960 NJ 1960 NJ 1960 2480
preplace netloc SubmissionQueueManag_0_done 1 2 8 NJ 1920 NJ 1920 NJ 1920 2420J 1580 3270 340 NJ 340 NJ 340 NJ
preplace netloc CompletionQueueManag_1_done 1 6 1 3250 440n
preplace netloc SubmissionQueueManag_1_cpl_go 1 5 1 2800 400n
preplace netloc SubmissionQueueManag_1_cpl_cpls_to_wait 1 5 1 2780 380n
preplace netloc SubmissionQueueManag_1_done 1 2 5 NJ 550 NJ 550 NJ 550 2380 160 3170
preplace netloc SubmissionQueueManag_1_cmd_rd_en 1 1 5 680 670 1300J 630 NJ 630 NJ 630 2460J
preplace netloc CmdScheduler_1_start 1 2 4 NJ 570 NJ 570 NJ 570 2740
preplace netloc CmdScheduler_1_num_reqs 1 2 4 NJ 590 NJ 590 NJ 590 2400
preplace netloc hw_dispatch_queue_1_prog_empty 1 1 1 700 350n
preplace netloc CmdScheduler_1_dispatch_queue_en 1 1 1 740 250n
preplace netloc CmdScheduler_1_dispatch_queue_din 1 1 1 760 230n
preplace netloc hw_dispatch_queue_1_dout 1 1 5 720 650 1160J 610 NJ 610 NJ 610 2440J
preplace netloc hw_dispatch_queue_1_empty 1 1 5 780 240 NJ 240 NJ 240 NJ 240 NJ
preplace netloc CmdScheduler_2_start 1 2 4 NJ 840 NJ 840 NJ 840 2740
preplace netloc CmdScheduler_2_num_reqs 1 2 4 NJ 860 NJ 860 NJ 860 N
preplace netloc CmdScheduler_2_dispatch_queue_en 1 1 1 620 510n
preplace netloc CmdScheduler_2_dispatch_queue_din 1 1 1 640 490n
preplace netloc SubmissionQueueManag_2_done 1 2 5 NJ 820 NJ 820 NJ 820 2440 740 3190
preplace netloc hw_dispatch_queue_2_prog_empty 1 1 1 580 630n
preplace netloc SubmissionQueueManag_2_cpl_go 1 5 1 2780 1000n
preplace netloc SubmissionQueueManag_2_cmd_rd_en 1 1 5 440 950 1160J 880 NJ 880 NJ 880 NJ
preplace netloc SubmissionQueueManag_2_cpl_cpls_to_wait 1 5 1 2800 1020n
preplace netloc CompletionQueueManag_2_done 1 6 1 3250 1020n
preplace netloc hw_dispatch_queue_2_empty 1 1 5 460 690 NJ 690 NJ 690 NJ 690 2620J
preplace netloc hw_dispatch_queue_2_dout 1 1 5 380 970 1280J 900 NJ 900 NJ 900 NJ
preplace netloc CmdScheduler_3_start 1 2 4 1200J 2020 NJ 2020 NJ 2020 2480
preplace netloc CmdScheduler_3_num_reqs 1 2 4 1220J 2040 NJ 2040 NJ 2040 2520
preplace netloc CmdScheduler_3_dispatch_queue_en 1 1 1 660 2160n
preplace netloc CmdScheduler_3_dispatch_queue_din 1 1 1 680 2200n
preplace netloc SubmissionQueueManag_3_done 1 2 5 1180J 2000 NJ 2000 NJ 2000 2460 1320 3210
preplace netloc hw_dispatch_queue_3_prog_empty 1 1 1 700 2180n
preplace netloc SubmissionQueueManag_3_cmd_rd_en 1 1 5 720 2280 1240J 2060 NJ 2060 NJ 2060 2540J
preplace netloc SubmissionQueueManag_3_cpl_go 1 5 1 2800 2140n
preplace netloc SubmissionQueueManag_3_cpl_cpls_to_wait 1 5 1 2780 2120n
preplace netloc CompletionQueueManag_3_done 1 6 1 3170 2180n
preplace netloc hw_dispatch_queue_3_dout 1 1 5 740 2300 1260J 2080 NJ 2080 NJ 2080 2560J
preplace netloc hw_dispatch_queue_3_empty 1 1 5 640 2020 1160J 1980 NJ 1980 NJ 1980 NJ
preplace netloc CmdScheduler_5_start 1 2 4 1280J 4240 1680J 4200 2060J 2720 2400
preplace netloc CmdScheduler_5_num_reqs 1 2 4 1300J 2660 NJ 2660 2020J 2700 2460
preplace netloc CmdScheduler_5_dispatch_queue_en 1 1 1 740 3100n
preplace netloc CmdScheduler_5_dispatch_queue_din 1 1 1 760 3080n
preplace netloc hw_dispatch_queue_5_prog_empty 1 1 1 680 3220n
preplace netloc SubmissionQueueManag_5_done 1 2 4 1240J 4300 NJ 4300 NJ 4300 2600
preplace netloc SubmissionQueueManag_5_cpl_go 1 5 1 2800 3200n
preplace netloc SubmissionQueueManag_5_cpl_cpls_to_wait 1 5 1 2780 3180n
preplace netloc CompletionQueueManag_5_done 1 6 1 3170 3240n
preplace netloc hw_dispatch_queue_5_dout 1 1 5 720 3820 1220J 4280 NJ 4280 NJ 4280 2460J
preplace netloc hw_dispatch_queue_5_empty 1 1 5 660 4320 NJ 4320 NJ 4320 NJ 4320 2620J
preplace netloc SubmissionQueueManag_5_cmd_rd_en 1 1 5 700 3800 1260J 4260 NJ 4260 NJ 4260 2440J
preplace netloc CmdScheduler_6_start 1 2 4 1180 4420 NJ 4420 NJ 4420 2720
preplace netloc CmdScheduler_6_num_reqs 1 2 4 1200 4340 NJ 4340 NJ 4340 2660J
preplace netloc CmdScheduler_6_dispatch_queue_en 1 1 1 620 3360n
preplace netloc CmdScheduler_6_dispatch_queue_din 1 1 1 640 3340n
preplace netloc hw_dispatch_queue_6_prog_empty 1 1 1 580 3480n
preplace netloc SubmissionQueueManag_6_done 1 2 4 1160 4440 NJ 4440 NJ 4440 2740J
preplace netloc SubmissionQueueManag_6_cmd_rd_en 1 1 5 540 4380 NJ 4380 NJ 4380 NJ 4380 2700J
preplace netloc hw_dispatch_queue_6_dout 1 1 5 600 4360 NJ 4360 NJ 4360 NJ 4360 2680J
preplace netloc hw_dispatch_queue_6_empty 1 1 5 560 4400 NJ 4400 NJ 4400 NJ 4400 2480J
preplace netloc CompletionQueueManag_6_done 1 6 1 3170 3920n
preplace netloc SubmissionQueueManag_6_cpl_go 1 5 1 2800 3900n
preplace netloc SubmissionQueueManag_6_cpl_cpls_to_wait 1 5 1 2780 3880n
preplace netloc CmdScheduler_4_start 1 2 4 1180 2580 NJ 2580 NJ 2580 2520
preplace netloc CmdScheduler_4_num_reqs 1 2 4 1160 2540 NJ 2540 NJ 2540 NJ
preplace netloc CmdScheduler_4_dispatch_queue_en 1 1 1 N 2760
preplace netloc CmdScheduler_4_dispatch_queue_din 1 1 1 N 2740
preplace netloc hw_dispatch_queue_4_prog_empty 1 1 1 440 2780n
preplace netloc SubmissionQueueManag_4_done 1 2 4 1220 2600 NJ 2600 NJ 2600 NJ
preplace netloc SubmissionQueueManag_4_cmd_rd_en 1 1 5 N 2840 1260J 2620 NJ 2620 NJ 2620 NJ
preplace netloc SubmissionQueueManag_4_cpl_go 1 5 1 2800 2720n
preplace netloc SubmissionQueueManag_4_cpl_cpls_to_wait 1 5 1 2780 2700n
preplace netloc CompletionQueueManag_4_done 1 6 1 3170 2760n
preplace netloc hw_dispatch_queue_4_empty 1 1 5 760 2560 NJ 2560 NJ 2560 NJ 2560 NJ
preplace netloc hw_dispatch_queue_4_dout 1 1 5 460 2860 1280J 2640 NJ 2640 NJ 2640 NJ
preplace netloc CmdScheduler_7_start 1 2 4 N 4720 NJ 4720 NJ 4720 2760
preplace netloc CmdScheduler_7_num_reqs 1 2 4 N 4680 NJ 4680 NJ 4680 NJ
preplace netloc CmdScheduler_7_dispatch_queue_en 1 1 1 760 4720n
preplace netloc CmdScheduler_7_dispatch_queue_din 1 1 1 N 4740
preplace netloc SubmissionQueueManag_7_done 1 2 4 N 4740 NJ 4740 NJ 4740 NJ
preplace netloc hw_dispatch_queue_7_prog_empty 1 1 1 780 4760n
preplace netloc SubmissionQueueManag_7_cpl_go 1 5 1 2780 4340n
preplace netloc SubmissionQueueManag_7_cpl_cpls_to_wait 1 5 1 2800 4360n
preplace netloc CompletionQueueManag_7_done 1 6 1 3170 4400n
preplace netloc hw_dispatch_queue_7_dout 1 1 5 N 4820 NJ 4820 NJ 4820 NJ 4820 NJ
preplace netloc hw_dispatch_queue_7_empty 1 1 5 680 4500 1180J 4700 NJ 4700 NJ 4700 NJ
preplace netloc SubmissionQueueManag_7_cmd_rd_en 1 1 5 N 4840 NJ 4840 NJ 4840 NJ 4840 NJ
preplace netloc xdma_0_M_AXI_B 1 4 5 2000 5120 NJ 5120 NJ 5120 NJ 5120 NJ
preplace netloc periph_intercon_0_M01_AXI 1 8 1 N 4780
preplace netloc axi_mem_intercon_M00_AXI 1 4 3 2020 5000 NJ 5000 NJ
preplace netloc periph_intercon_0_M00_AXI 1 8 1 N 4760
preplace netloc xdma_0_pcie_mgt 1 9 1 NJ 4760
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 7 1 3930 4500n
preplace netloc ref_clk_0_1 1 0 8 NJ 4940 NJ 4940 NJ 4940 NJ 4940 NJ 4940 NJ 4940 NJ 4940 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 N 1640
preplace netloc axi_interconnect_0_M01_AXI 1 5 1 N 1380
preplace netloc S00_AXI_1 1 4 1 2000 1440n
preplace netloc axi_interconnect_0_M02_AXI 1 5 1 2480 540n
preplace netloc axi_interconnect_0_M03_AXI 1 5 1 2420 220n
preplace netloc axi_interconnect_0_M04_AXI 1 5 1 2500 800n
preplace netloc axi_interconnect_0_M05_AXI 1 5 1 2500 1840n
preplace netloc axi_interconnect_0_M06_AXI 1 5 1 N 1120
preplace netloc axi_interconnect_0_M07_AXI 1 5 1 2520 1820n
preplace netloc CompletionQueueManag_1_M00_AXI_LITE 1 6 1 N 540
preplace netloc SubmissionQueueManag_1_M00_AXI_LITE 1 6 1 N 400
preplace netloc CompletionQueueManag_2_M00_AXI_LITE 1 6 1 N 1120
preplace netloc SubmissionQueueManag_2_M00_AXI_LITE 1 6 1 N 800
preplace netloc CompletionQueueManag_0_M00_AXI_LITE 1 6 1 N 1500
preplace netloc SubmissionQueueManag_0_M00_AXI_LITE 1 6 1 N 1640
preplace netloc CompletionQueueManag_3_M00_AXI_LITE 1 6 1 N 2280
preplace netloc SubmissionQueueManag_3_M00_AXI_LITE 1 6 1 N 1960
preplace netloc axi_interconnect_1_M00_AXI 1 7 1 N 2680
preplace netloc CmdScheduler_1_M00_AXI 1 2 1 1340 530n
preplace netloc CmdScheduler_2_M00_AXI 1 2 1 1300 800n
preplace netloc CmdScheduler_0_M00_AXI 1 2 1 1280 1900n
preplace netloc CmdScheduler_3_M00_AXI 1 2 1 1160 2080n
preplace netloc axi_interconnect_2_M00_AXI 1 3 1 1640 2480n
preplace netloc axi_interconnect_3_M00_AXI 1 1 1 360 450n
preplace netloc axi_interconnect_3_M01_AXI 1 1 1 N 750
preplace netloc axi_interconnect_3_M02_AXI 1 1 1 N 1820
preplace netloc axi_interconnect_3_M03_AXI 1 1 1 340 1840n
preplace netloc S00_AXI_2 1 1 7 320 4480 NJ 4480 NJ 4480 NJ 4480 NJ 4480 NJ 4480 NJ
preplace netloc SubmissionQueueManag_4_M00_AXI_LITE 1 6 1 3230 2740n
preplace netloc SubmissionQueueManag_5_M00_AXI_LITE 1 6 1 N 3340
preplace netloc SubmissionQueueManag_6_M00_AXI_LITE 1 6 1 N 3900
preplace netloc SubmissionQueueManag_7_M00_AXI_LITE 1 6 1 3270 4000n
preplace netloc CompletionQueueManag_4_M00_AXI_LITE 1 6 1 N 2860
preplace netloc CompletionQueueManag_5_M00_AXI_LITE 1 6 1 N 3220
preplace netloc CompletionQueueManag_7_M00_AXI_LITE 1 6 1 3230 3980n
preplace netloc CompletionQueueManag_6_M00_AXI_LITE 1 6 1 3190 3960n
preplace netloc axi_interconnect_4_M00_AXI 1 7 1 N 4400
preplace netloc axi_interconnect_5_M00_AXI 1 5 1 2740 2520n
preplace netloc axi_interconnect_5_M01_AXI 1 5 1 N 3340
preplace netloc axi_interconnect_5_M02_AXI 1 5 1 N 3680
preplace netloc axi_interconnect_5_M03_AXI 1 5 1 2380 4200n
preplace netloc axi_interconnect_5_M04_AXI 1 5 1 N 2860
preplace netloc axi_interconnect_5_M05_AXI 1 5 1 N 3100
preplace netloc axi_interconnect_5_M06_AXI 1 5 1 2500 4180n
preplace netloc axi_interconnect_5_M07_AXI 1 5 1 N 4020
preplace netloc axi_mem_intercon_M02_AXI 1 4 1 N 2780
preplace netloc CmdScheduler_5_M00_AXI 1 2 1 N 2960
preplace netloc CmdScheduler_6_M00_AXI 1 2 1 N 3880
preplace netloc CmdScheduler_7_M00_AXI 1 2 1 1300 3900n
preplace netloc CmdScheduler_4_M00_AXI 1 2 1 N 2720
preplace netloc axi_interconnect_6_M00_AXI 1 3 1 N 2740
preplace netloc axi_interconnect_7_M00_AXI 1 1 1 N 3880
preplace netloc axi_interconnect_7_M01_AXI 1 1 1 N 3600
preplace netloc axi_interconnect_7_M02_AXI 1 1 1 500 4380n
preplace netloc axi_interconnect_7_M03_AXI 1 1 1 780 2640n
preplace netloc periph_intercon_0_M03_AXI 1 1 7 520 4460 NJ 4460 NJ 4460 NJ 4460 NJ 4460 NJ 4460 NJ
levelinfo -pg 1 0 170 970 1490 1830 2230 2980 3600 4150 4670 4890
pagesize -pg 1 -db -bbox -sgen -120 0 5100 5640
",
   "No Loops_ScaleFactor":"1.01502",
   "No Loops_TopLeft":"-395,1378",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port pci_exp_0 -pg 1 -lvl 8 -x 3800 -y 2330 -defaultsOSRD
preplace port ref_clk_0 -pg 1 -lvl 0 -x -20 -y 2260 -defaultsOSRD
preplace port user_lnk_up_0 -pg 1 -lvl 8 -x 3800 -y 2370 -defaultsOSRD
preplace port core_done_0 -pg 1 -lvl 8 -x 3800 -y 450 -defaultsOSRD
preplace port core_done_1 -pg 1 -lvl 7 -x 3466 -y -230 -defaultsOSRD -top
preplace port core_done_2 -pg 1 -lvl 5 -x 2060 -y -230 -defaultsOSRD -top
preplace port core_done_3 -pg 1 -lvl 5 -x 2080 -y -230 -defaultsOSRD -top
preplace portBus perst_0 -pg 1 -lvl 8 -x 3800 -y 1990 -defaultsOSRD
preplace portBus disable_ssd2_pwr -pg 1 -lvl 8 -x 3800 -y 1810 -defaultsOSRD
preplace inst concat_interrupts -pg 1 -lvl 4 -x 1650 -y 3800 -defaultsOSRD
preplace inst hw_dispatch_queue_0 -pg 1 -lvl 1 -x 350 -y 570 -defaultsOSRD
preplace inst hw_dispatch_queue_1 -pg 1 -lvl 1 -x 350 -y 1510 -defaultsOSRD
preplace inst hw_dispatch_queue_2 -pg 1 -lvl 1 -x 350 -y 1810 -defaultsOSRD
preplace inst hw_dispatch_queue_3 -pg 1 -lvl 1 -x 350 -y 2120 -defaultsOSRD
preplace inst CompletionQueueManag_0 -pg 1 -lvl 5 -x 2330 -y 300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 61 63 60 62} -defaultsOSRD
preplace inst CompletionQueueManag_1 -pg 1 -lvl 5 -x 2330 -y 910 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 62 63 56 59 58 61 57 60} -defaultsOSRD
preplace inst CompletionQueueManag_2 -pg 1 -lvl 5 -x 2330 -y 1500 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 57 56 58 59 61 62 60 63} -defaultsOSRD
preplace inst CompletionQueueManag_3 -pg 1 -lvl 5 -x 2330 -y 2100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 63 62 56 59 57 61 58 60} -defaultsOSRD
preplace inst SubmissionQueueManag_0 -pg 1 -lvl 5 -x 2330 -y 630 -defaultsOSRD
preplace inst SubmissionQueueManag_1 -pg 1 -lvl 5 -x 2330 -y 1210 -defaultsOSRD
preplace inst SubmissionQueueManag_2 -pg 1 -lvl 5 -x 2330 -y 1810 -defaultsOSRD
preplace inst SubmissionQueueManag_3 -pg 1 -lvl 5 -x 2330 -y 2440 -defaultsOSRD
preplace inst rst_pcie_0_axi_aclk -pg 1 -lvl 7 -x 3536 -y 1950 -swap {4 3 0 1 2 5 6 9 7 8} -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 7 -x 3536 -y 2990 -swap {0 1 2 3 4 6 7 8 9 5} -defaultsOSRD
preplace inst CmdScheduler_0 -pg 1 -lvl 2 -x 840 -y 600 -defaultsOSRD
preplace inst CmdScheduler_1 -pg 1 -lvl 2 -x 840 -y 1500 -defaultsOSRD
preplace inst CmdScheduler_2 -pg 1 -lvl 2 -x 840 -y 1800 -defaultsOSRD
preplace inst CmdScheduler_3 -pg 1 -lvl 2 -x 840 -y 2070 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1650 -y 1890 -defaultsOSRD
preplace inst const_dis_ssd2_pwr -pg 1 -lvl 7 -x 3536 -y 1810 -defaultsOSRD
preplace inst periph_intercon_0 -pg 1 -lvl 6 -x 3053 -y 2410 -defaultsOSRD
preplace inst ref_clk_0_buf -pg 1 -lvl 6 -x 3053 -y 1880 -swap {0 1 2 4 3} -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 7 -x 3536 -y 2140 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 7 -x 3536 -y 2400 -defaultsOSRD
preplace inst xlconstant_axcache -pg 1 -lvl 3 -x 1240 -y 1350 -defaultsOSRD
preplace inst xlconstant_axprot -pg 1 -lvl 2 -x 840 -y 1130 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 2330 -y 2990 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 84 83} -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 5 2 NJ 2990 3310
preplace netloc xdma_0_axi_aclk 1 0 8 0 700 540 1920 N 1920 1430 1400 1920 2270 2760 2910 3250 2560 3760
preplace netloc xdma_0_axi_aresetn 1 1 7 610 1930 N 1930 1410 1410 1970 2240 2770 2920 3280 2570 3750
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 5 2 NJ 3010 3300
preplace netloc ref_clk_0_buf_IBUF_DS_ODIV2 1 6 1 3300 1870n
preplace netloc ref_clk_0_buf_IBUF_OUT 1 6 1 3270 1890n
preplace netloc concat_interrupts_dout 1 4 1 1930 3020n
preplace netloc xdma_0_interrupt_out 1 3 5 1440 3100 NJ 3100 NJ 3100 NJ 3100 3770
preplace netloc xdma_0_interrupt_out_msi_vec0to31 1 3 5 1420 3090 NJ 3090 NJ 3090 NJ 3090 3740
preplace netloc xdma_0_interrupt_out_msi_vec32to63 1 3 5 1360 2900 NJ 2900 2640J 2940 3290J 2890 3720
preplace netloc xdma_0_axi_ctl_aresetn 1 5 3 2780 2930 3260 2550 3730
preplace netloc rst_pcie_0_axi_aclk_peripheral_reset 1 7 1 NJ 1990
preplace netloc const_dis_ssd2_pwr_dout 1 7 1 NJ 1810
preplace netloc xdma_0_user_lnk_up 1 7 1 NJ 2370
preplace netloc hw_dispatch_queue_0_prog_empty 1 1 1 540 570n
preplace netloc CmdScheduler_0_dispatch_queue_en 1 0 3 10 750 NJ 750 1090
preplace netloc CmdScheduler_0_dispatch_queue_din 1 0 3 50 720 NJ 720 1060
preplace netloc CompletionQueueManag_0_done 1 4 2 2010 450 2650
preplace netloc SubmissionQueueManag_0_cpl_go 1 4 2 1970 170 2660
preplace netloc hw_dispatch_queue_0_empty 1 0 5 60 740 NJ 740 NJ 740 1430 600 NJ
preplace netloc hw_dispatch_queue_0_dout 1 0 5 70 730 NJ 730 1100J 590 1430 580 NJ
preplace netloc SubmissionQueueManag_0_cmd_rd_en 1 0 6 20 440 NJ 440 NJ 440 N 440 NJ 440 2640
preplace netloc SubmissionQueueManag_0_cpl_cpls_to_wait 1 4 2 1920 160 2670
preplace netloc CmdScheduler_0_start 1 2 3 NJ 580 1340 570 2000
preplace netloc CmdScheduler_0_num_reqs 1 2 3 NJ 600 1410 560 N
preplace netloc SubmissionQueueManag_0_done 1 1 7 620 780 NJ 780 N 780 NJ 780 2720 450 NJ 450 NJ
preplace netloc CompletionQueueManag_1_done 1 4 2 2010 1040 2640
preplace netloc SubmissionQueueManag_1_cpl_go 1 4 2 2000 1060 2640
preplace netloc SubmissionQueueManag_1_cpl_cpls_to_wait 1 4 2 1990 1050 2660
preplace netloc SubmissionQueueManag_1_done 1 1 6 620 1380 1110J 1420 1350 1370 N 1370 2730 460 3310
preplace netloc SubmissionQueueManag_1_cmd_rd_en 1 0 6 50 1350 NJ 1350 1140J 1410 1340 1360 NJ 1360 2650
preplace netloc CmdScheduler_1_start 1 2 3 1100 1290 N 1290 1850
preplace netloc CmdScheduler_1_num_reqs 1 2 3 1090J 1270 N 1270 1860
preplace netloc hw_dispatch_queue_1_prog_empty 1 1 1 530 1480n
preplace netloc CmdScheduler_1_dispatch_queue_en 1 0 3 70 1340 NJ 1340 1060
preplace netloc CmdScheduler_1_dispatch_queue_din 1 0 3 60 1330 NJ 1330 1070
preplace netloc hw_dispatch_queue_1_dout 1 0 5 20 1280 NJ 1280 NJ 1280 N 1280 1890
preplace netloc hw_dispatch_queue_1_empty 1 0 5 10 1070 NJ 1070 NJ 1070 N 1070 1990
preplace netloc CmdScheduler_2_start 1 2 3 1130J 1750 1390 1420 1960
preplace netloc CmdScheduler_2_num_reqs 1 2 3 1110J 1620 1420 1450 1950
preplace netloc CmdScheduler_2_dispatch_queue_en 1 0 3 70 1680 NJ 1680 1060
preplace netloc CmdScheduler_2_dispatch_queue_din 1 0 3 60 1940 NJ 1940 1060
preplace netloc SubmissionQueueManag_2_done 1 1 5 570 480 NJ 480 N 480 1880 480 2680
preplace netloc hw_dispatch_queue_2_prog_empty 1 1 1 550 1780n
preplace netloc SubmissionQueueManag_2_cpl_go 1 4 2 1990 1630 2650
preplace netloc SubmissionQueueManag_2_cmd_rd_en 1 0 6 30 2600 NJ 2600 NJ 2600 N 2600 NJ 2600 2670
preplace netloc SubmissionQueueManag_2_cpl_cpls_to_wait 1 4 2 2000 1650 2640
preplace netloc CompletionQueueManag_2_done 1 4 2 2010 1640 2640
preplace netloc hw_dispatch_queue_2_empty 1 0 5 30 1360 NJ 1360 1130J 1440 N 1440 1910
preplace netloc hw_dispatch_queue_2_dout 1 0 5 40 1370 NJ 1370 1120J 1430 N 1430 1930
preplace netloc CmdScheduler_3_start 1 2 3 N 2050 1380 2350 1840
preplace netloc CmdScheduler_3_num_reqs 1 2 3 N 2070 1350 2370 NJ
preplace netloc CmdScheduler_3_dispatch_queue_en 1 0 3 60 2250 NJ 2250 1060
preplace netloc CmdScheduler_3_dispatch_queue_din 1 0 3 70 1950 NJ 1950 1070
preplace netloc SubmissionQueueManag_3_done 1 1 5 620 2590 NJ 2590 N 2590 N 2590 2690
preplace netloc hw_dispatch_queue_3_prog_empty 1 1 1 550 2050n
preplace netloc SubmissionQueueManag_3_cmd_rd_en 1 0 6 50 2610 NJ 2610 NJ 2610 N 2610 NJ 2610 2660
preplace netloc SubmissionQueueManag_3_cpl_go 1 4 2 1990 2260 2640
preplace netloc SubmissionQueueManag_3_cpl_cpls_to_wait 1 4 2 2010 2250 2650
preplace netloc CompletionQueueManag_3_done 1 4 2 2000 2230 2640
preplace netloc hw_dispatch_queue_3_dout 1 0 5 70 2390 NJ 2390 NJ 2390 N 2390 NJ
preplace netloc hw_dispatch_queue_3_empty 1 0 5 40 2410 NJ 2410 NJ 2410 N 2410 NJ
preplace netloc xlconstant_axprot_dout 1 2 2 N 1130 1370
preplace netloc xlconstant_axcache_dout 1 3 1 1360 1350n
preplace netloc axi_mem_intercon_M01_AXI 1 4 1 1840 230n
preplace netloc CmdScheduler_2_M00_AXI 1 2 2 N 1760 1400
preplace netloc axi_mem_intercon_M02_AXI 1 4 1 1870 840n
preplace netloc CompletionQueueManag_2_M00_AXI_LITE 1 5 1 2750 1490n
preplace netloc ref_clk_0_1 1 0 6 NJ 2260 NJ 2260 NJ 2260 1360 2330 1980J 2280 2700J
preplace netloc CmdScheduler_0_M00_AXI 1 2 2 N 560 1380
preplace netloc axi_mem_intercon_M08_AXI 1 4 1 1860 1970n
preplace netloc SubmissionQueueManag_2_M00_AXI_LITE 1 5 1 2720 1770n
preplace netloc axi_mem_intercon_M06_AXI 1 4 1 1900 1120n
preplace netloc CompletionQueueManag_0_M00_AXI_LITE 1 5 1 2780 290n
preplace netloc periph_intercon_0_M00_AXI 1 6 1 3310 2130n
preplace netloc SubmissionQueueManag_1_M00_AXI_LITE 1 5 1 2740 1170n
preplace netloc xdma_0_M_AXI_B 1 3 5 1440 2340 1990J 2290 2710J 1950 3290 2230 3770
preplace netloc axi_mem_intercon_M04_AXI 1 4 1 1870 1890n
preplace netloc periph_intercon_0_M01_AXI 1 6 1 N 2380
preplace netloc axi_mem_intercon_M05_AXI 1 4 1 1880 540n
preplace netloc SubmissionQueueManag_0_M00_AXI_LITE 1 5 1 2760 590n
preplace netloc axi_mem_intercon_M03_AXI 1 4 1 1940 1430n
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1850 1810n
preplace netloc SubmissionQueueManag_3_M00_AXI_LITE 1 5 1 2750 2170n
preplace netloc CmdScheduler_3_M00_AXI 1 2 2 1140 1770 1420
preplace netloc xdma_0_pcie_mgt 1 7 1 NJ 2330
preplace netloc periph_intercon_0_M03_AXI 1 1 6 580 2870 NJ 2870 N 2870 NJ 2870 2690J 2880 3230
preplace netloc periph_intercon_0_M05_AXI 1 1 6 600 2890 NJ 2890 N 2890 NJ 2890 2650J 2900 3210
preplace netloc axi_mem_intercon_M07_AXI 1 4 1 2000 1720n
preplace netloc CompletionQueueManag_1_M00_AXI_LITE 1 5 1 2770 900n
preplace netloc CmdScheduler_1_M00_AXI 1 2 2 1080 1630 N
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 5 1 2730 2010n
preplace netloc periph_intercon_0_M04_AXI 1 1 6 590 2880 NJ 2880 N 2880 NJ 2880 2670J 2890 3220
preplace netloc periph_intercon_0_M02_AXI 1 1 6 560 2860 NJ 2860 N 2860 NJ 2860 2710J 2870 3240
preplace netloc CompletionQueueManag_3_M00_AXI_LITE 1 5 1 N 2090
levelinfo -pg 1 -20 350 840 1240 1650 2330 3053 3536 3800
pagesize -pg 1 -db -bbox -sgen -140 -370 4010 3880
"
}
{
   "da_axi4_cnt":"1"
}
