verilog xil_defaultlib --include "../../../../tmp_edit_project.gen/sources_1/ip/ila_test/hdl/verilog" \
"../../../../tmp_edit_project.gen/sources_1/ip/ila_test/sim/ila_test.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
