OPENQASM 3.0;
include "stdgates.inc";
gate _circuit_572 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_462 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_461 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_462 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_467 _gate_q_0 {
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_644 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_474 _gate_q_0 {
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_473 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_474 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_479 _gate_q_0 {
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_482 _gate_q_0 {
  sdg _gate_q_0;
}
gate _circuit_729 _gate_q_0 {
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
}
gate _circuit_728 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_729 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_491 _gate_q_0 {
  sdg _gate_q_0;
}
gate _circuit_494 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
}
gate _circuit_768 _gate_q_0 {
  s _gate_q_0;
}
gate _circuit_767 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_768 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_503 _gate_q_0 {
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_506 _gate_q_0 {
  sdg _gate_q_0;
}
gate _circuit_510 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_509 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_510 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_515 _gate_q_0 {
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  sdg _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_876 _gate_q_0 {
  s _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_875 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_876 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_524 _gate_q_0 {
}
gate _circuit_527 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  s _gate_q_0;
  h _gate_q_0;
  sdg _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_531 _gate_q_0 {
  s _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
}
gate _circuit_530 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_531 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_536 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  sdg _gate_q_0;
  sdg _gate_q_0;
  sdg _gate_q_0;
}
gate _circuit_980 _gate_q_0 {
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
}
gate _circuit_543 _gate_q_0 {
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
  t _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_542 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  _circuit_543 _gate_q_0;
  h _gate_q_0;
  s _gate_q_0;
}
gate _circuit_548 _gate_q_0 {
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  sdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
  h _gate_q_0;
  tdg _gate_q_0;
}
qubit[2] q;
_circuit_572 q[0];
_circuit_461 q[0];
_circuit_467 q[0];
_circuit_644 q[1];
_circuit_473 q[1];
_circuit_479 q[1];
cx q[0], q[1];
_circuit_482 q[0];
_circuit_728 q[0];
_circuit_491 q[0];
_circuit_494 q[1];
_circuit_767 q[1];
_circuit_503 q[1];
cx q[0], q[1];
_circuit_506 q[0];
_circuit_509 q[0];
_circuit_515 q[1];
_circuit_875 q[1];
_circuit_524 q[1];
cx q[0], q[1];
_circuit_527 q[0];
_circuit_530 q[0];
_circuit_536 q[0];
_circuit_980 q[1];
_circuit_542 q[1];
_circuit_548 q[1];
