

================================================================
== Vivado HLS Report for 'sa_compute'
================================================================
* Date:           Wed Jan 15 16:36:46 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        geem_hls
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.470 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       53| 40.000 ns | 0.530 us |    4|   53|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |        2|        5|         2|          -|          -| 1 ~ 2 |    no    |
        |- Loop 2     |        2|        5|         2|          -|          -| 1 ~ 2 |    no    |
        |- Loop 3     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 4     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 5     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 6     |        4|        4|         2|          -|          -|      2|    no    |
        |- Loop 7     |       20|       20|        10|          -|          -|      2|    no    |
        | + Loop 7.1  |        8|        8|         4|          -|          -|      2|    no    |
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 14 
4 --> 5 6 
5 --> 4 14 
6 --> 7 8 
7 --> 6 
8 --> 9 10 
9 --> 8 
10 --> 11 12 
11 --> 10 
12 --> 13 14 
13 --> 12 
14 --> 15 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_pe_li), !map !18"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_pe_tw), !map !24"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_pe_ri), !map !28"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_pe_bw), !map !32"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_pe_ba), !map !36"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %sa_buffer_a_li_ready), !map !40"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %sa_buffer_a_li_value), !map !45"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i1]* %sa_buffer_b_tw_ready), !map !49"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2 x i32]* %sa_buffer_b_tw_value), !map !53"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %sa_ba_sa), !map !57"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @sa_compute_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.66ns)   --->   "br label %1" [src/geem_sa.c:35]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.93ns)   --->   "%icmp_ln35 = icmp eq i2 %i_0, -2" [src/geem_sa.c:35]   --->   Operation 32 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%i = add i2 %i_0, 1" [src/geem_sa.c:35]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %.preheader12.preheader, label %2" [src/geem_sa.c:35]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i2 %i_0 to i64" [src/geem_sa.c:36]   --->   Operation 36 'zext' 'zext_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sa_buffer_a_li_ready_1 = getelementptr [2 x i1]* %sa_buffer_a_li_ready, i64 0, i64 %zext_ln36" [src/geem_sa.c:36]   --->   Operation 37 'getelementptr' 'sa_buffer_a_li_ready_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (2.15ns)   --->   "%sa_buffer_a_li_ready_2 = load i1* %sa_buffer_a_li_ready_1, align 1" [src/geem_sa.c:36]   --->   Operation 38 'load' 'sa_buffer_a_li_ready_2' <Predicate = (!icmp_ln35)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 39 [1/1] (1.66ns)   --->   "br label %.preheader12" [src/geem_sa.c:43]   --->   Operation 39 'br' <Predicate = (icmp_ln35)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 40 [1/2] (2.15ns)   --->   "%sa_buffer_a_li_ready_2 = load i1* %sa_buffer_a_li_ready_1, align 1" [src/geem_sa.c:36]   --->   Operation 40 'load' 'sa_buffer_a_li_ready_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %sa_buffer_a_li_ready_2, label %1, label %.loopexit.loopexit8" [src/geem_sa.c:36]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 42 'br' <Predicate = (!sa_buffer_a_li_ready_2)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.15>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ %j, %3 ], [ 0, %.preheader12.preheader ]"   --->   Operation 43 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.93ns)   --->   "%icmp_ln43 = icmp eq i2 %j_0, -2" [src/geem_sa.c:43]   --->   Operation 44 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)"   --->   Operation 45 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.58ns)   --->   "%j = add i2 %j_0, 1" [src/geem_sa.c:43]   --->   Operation 46 'add' 'j' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %.preheader11.preheader, label %3" [src/geem_sa.c:43]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i2 %j_0 to i64" [src/geem_sa.c:44]   --->   Operation 48 'zext' 'zext_ln44' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sa_buffer_b_tw_ready_1 = getelementptr [2 x i1]* %sa_buffer_b_tw_ready, i64 0, i64 %zext_ln44" [src/geem_sa.c:44]   --->   Operation 49 'getelementptr' 'sa_buffer_b_tw_ready_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (2.15ns)   --->   "%sa_buffer_b_tw_ready_2 = load i1* %sa_buffer_b_tw_ready_1, align 1" [src/geem_sa.c:44]   --->   Operation 50 'load' 'sa_buffer_b_tw_ready_2' <Predicate = (!icmp_ln43)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 51 [1/1] (1.66ns)   --->   "br label %.preheader11" [src/geem_sa.c:51]   --->   Operation 51 'br' <Predicate = (icmp_ln43)> <Delay = 1.66>

State 5 <SV = 3> <Delay = 2.15>
ST_5 : Operation 52 [1/2] (2.15ns)   --->   "%sa_buffer_b_tw_ready_2 = load i1* %sa_buffer_b_tw_ready_1, align 1" [src/geem_sa.c:44]   --->   Operation 52 'load' 'sa_buffer_b_tw_ready_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %sa_buffer_b_tw_ready_2, label %.preheader12, label %.loopexit.loopexit7" [src/geem_sa.c:44]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 54 'br' <Predicate = (!sa_buffer_b_tw_ready_2)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.15>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%i_1 = phi i2 [ %i_3, %4 ], [ 0, %.preheader11.preheader ]"   --->   Operation 55 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.93ns)   --->   "%icmp_ln51 = icmp eq i2 %i_1, -2" [src/geem_sa.c:51]   --->   Operation 56 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 57 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.58ns)   --->   "%i_3 = add i2 %i_1, 1" [src/geem_sa.c:51]   --->   Operation 58 'add' 'i_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %.preheader10.preheader, label %4" [src/geem_sa.c:51]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i2 %i_1 to i64" [src/geem_sa.c:52]   --->   Operation 60 'zext' 'zext_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%sa_buffer_a_li_value_1 = getelementptr [2 x i32]* %sa_buffer_a_li_value, i64 0, i64 %zext_ln52" [src/geem_sa.c:52]   --->   Operation 61 'getelementptr' 'sa_buffer_a_li_value_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 62 [2/2] (2.15ns)   --->   "%sa_buffer_a_li_value_2 = load i32* %sa_buffer_a_li_value_1, align 4" [src/geem_sa.c:52]   --->   Operation 62 'load' 'sa_buffer_a_li_value_2' <Predicate = (!icmp_ln51)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sa_buffer_a_li_ready_3 = getelementptr [2 x i1]* %sa_buffer_a_li_ready, i64 0, i64 %zext_ln52" [src/geem_sa.c:53]   --->   Operation 63 'getelementptr' 'sa_buffer_a_li_ready_3' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (2.15ns)   --->   "store i1 false, i1* %sa_buffer_a_li_ready_3, align 1" [src/geem_sa.c:53]   --->   Operation 64 'store' <Predicate = (!icmp_ln51)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 65 [1/1] (1.66ns)   --->   "br label %.preheader10" [src/geem_sa.c:57]   --->   Operation 65 'br' <Predicate = (icmp_ln51)> <Delay = 1.66>

State 7 <SV = 4> <Delay = 4.30>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_1, i1 false)" [src/geem_sa.c:52]   --->   Operation 66 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i3 %tmp to i64" [src/geem_sa.c:52]   --->   Operation 67 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%sa_pe_li_addr = getelementptr [4 x i32]* %sa_pe_li, i64 0, i64 %zext_ln52_1" [src/geem_sa.c:52]   --->   Operation 68 'getelementptr' 'sa_pe_li_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/2] (2.15ns)   --->   "%sa_buffer_a_li_value_2 = load i32* %sa_buffer_a_li_value_1, align 4" [src/geem_sa.c:52]   --->   Operation 69 'load' 'sa_buffer_a_li_value_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 70 [1/1] (2.15ns)   --->   "store i32 %sa_buffer_a_li_value_2, i32* %sa_pe_li_addr, align 4" [src/geem_sa.c:52]   --->   Operation 70 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader11" [src/geem_sa.c:51]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 2.15>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%j_1 = phi i2 [ %j_2, %5 ], [ 0, %.preheader10.preheader ]"   --->   Operation 72 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.93ns)   --->   "%icmp_ln57 = icmp eq i2 %j_1, -2" [src/geem_sa.c:57]   --->   Operation 73 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 74 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (1.58ns)   --->   "%j_2 = add i2 %j_1, 1" [src/geem_sa.c:57]   --->   Operation 75 'add' 'j_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %.preheader9.preheader, label %5" [src/geem_sa.c:57]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i2 %j_1 to i64" [src/geem_sa.c:58]   --->   Operation 77 'zext' 'zext_ln58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%sa_buffer_b_tw_value_1 = getelementptr [2 x i32]* %sa_buffer_b_tw_value, i64 0, i64 %zext_ln58" [src/geem_sa.c:58]   --->   Operation 78 'getelementptr' 'sa_buffer_b_tw_value_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 79 [2/2] (2.15ns)   --->   "%sa_buffer_b_tw_value_2 = load i32* %sa_buffer_b_tw_value_1, align 4" [src/geem_sa.c:58]   --->   Operation 79 'load' 'sa_buffer_b_tw_value_2' <Predicate = (!icmp_ln57)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 80 [1/1] (1.66ns)   --->   "br label %.preheader9" [src/geem_sa.c:63]   --->   Operation 80 'br' <Predicate = (icmp_ln57)> <Delay = 1.66>

State 9 <SV = 5> <Delay = 4.30>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%sa_pe_tw_addr = getelementptr [4 x i32]* %sa_pe_tw, i64 0, i64 %zext_ln58" [src/geem_sa.c:58]   --->   Operation 81 'getelementptr' 'sa_pe_tw_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/2] (2.15ns)   --->   "%sa_buffer_b_tw_value_2 = load i32* %sa_buffer_b_tw_value_1, align 4" [src/geem_sa.c:58]   --->   Operation 82 'load' 'sa_buffer_b_tw_value_2' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 83 [1/1] (2.15ns)   --->   "store i32 %sa_buffer_b_tw_value_2, i32* %sa_pe_tw_addr, align 4" [src/geem_sa.c:58]   --->   Operation 83 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%sa_buffer_b_tw_ready_3 = getelementptr [2 x i1]* %sa_buffer_b_tw_ready, i64 0, i64 %zext_ln58" [src/geem_sa.c:59]   --->   Operation 84 'getelementptr' 'sa_buffer_b_tw_ready_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (2.15ns)   --->   "store i1 false, i1* %sa_buffer_b_tw_ready_3, align 1" [src/geem_sa.c:59]   --->   Operation 85 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader10" [src/geem_sa.c:57]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 2.15>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%i_2 = phi i2 [ %i_5, %.preheader8.preheader ], [ 0, %.preheader9.preheader ]"   --->   Operation 87 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.93ns)   --->   "%icmp_ln63 = icmp eq i2 %i_2, -2" [src/geem_sa.c:63]   --->   Operation 88 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 89 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (1.58ns)   --->   "%i_5 = add i2 %i_2, 1" [src/geem_sa.c:63]   --->   Operation 90 'add' 'i_5' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %.preheader6.0.preheader, label %.preheader8.preheader" [src/geem_sa.c:63]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_2, i1 false)" [src/geem_sa.c:65]   --->   Operation 92 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i3 %tmp_1 to i64" [src/geem_sa.c:65]   --->   Operation 93 'zext' 'zext_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%sa_pe_ri_addr = getelementptr [4 x i32]* %sa_pe_ri, i64 0, i64 %zext_ln65" [src/geem_sa.c:65]   --->   Operation 94 'getelementptr' 'sa_pe_ri_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_10 : Operation 95 [2/2] (2.15ns)   --->   "%sa_pe_ri_load = load i32* %sa_pe_ri_addr, align 4" [src/geem_sa.c:65]   --->   Operation 95 'load' 'sa_pe_ri_load' <Predicate = (!icmp_ln63)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 96 [1/1] (1.66ns)   --->   "br label %.preheader6.0" [src/geem_sa.c:71]   --->   Operation 96 'br' <Predicate = (icmp_ln63)> <Delay = 1.66>

State 11 <SV = 6> <Delay = 4.30>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln65 = or i3 %tmp_1, 1" [src/geem_sa.c:65]   --->   Operation 97 'or' 'or_ln65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 0, i3 %or_ln65)" [src/geem_sa.c:65]   --->   Operation 98 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%sa_pe_li_addr_1 = getelementptr [4 x i32]* %sa_pe_li, i64 0, i64 %tmp_2" [src/geem_sa.c:65]   --->   Operation 99 'getelementptr' 'sa_pe_li_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/2] (2.15ns)   --->   "%sa_pe_ri_load = load i32* %sa_pe_ri_addr, align 4" [src/geem_sa.c:65]   --->   Operation 100 'load' 'sa_pe_ri_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 101 [1/1] (2.15ns)   --->   "store i32 %sa_pe_ri_load, i32* %sa_pe_li_addr_1, align 4" [src/geem_sa.c:65]   --->   Operation 101 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader9" [src/geem_sa.c:63]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 2.15>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%j_3_0 = phi i2 [ %add_ln71, %6 ], [ 0, %.preheader6.0.preheader ]" [src/geem_sa.c:71]   --->   Operation 103 'phi' 'j_3_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.93ns)   --->   "%icmp_ln71 = icmp eq i2 %j_3_0, -2" [src/geem_sa.c:71]   --->   Operation 104 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 105 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (1.58ns)   --->   "%add_ln71 = add i2 %j_3_0, 1" [src/geem_sa.c:71]   --->   Operation 106 'add' 'add_ln71' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %.preheader5.preheader, label %6" [src/geem_sa.c:71]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i2 %j_3_0 to i64" [src/geem_sa.c:72]   --->   Operation 108 'zext' 'zext_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%sa_pe_bw_addr = getelementptr [4 x i32]* %sa_pe_bw, i64 0, i64 %zext_ln72" [src/geem_sa.c:72]   --->   Operation 109 'getelementptr' 'sa_pe_bw_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_12 : Operation 110 [2/2] (2.15ns)   --->   "%sa_pe_bw_load = load i32* %sa_pe_bw_addr, align 4" [src/geem_sa.c:72]   --->   Operation 110 'load' 'sa_pe_bw_load' <Predicate = (!icmp_ln71)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 111 [1/1] (1.66ns)   --->   "br label %.preheader5" [src/geem_sa.c:77]   --->   Operation 111 'br' <Predicate = (icmp_ln71)> <Delay = 1.66>

State 13 <SV = 7> <Delay = 4.30>
ST_13 : Operation 112 [1/1] (0.97ns)   --->   "%xor_ln72 = xor i2 %j_3_0, -2" [src/geem_sa.c:72]   --->   Operation 112 'xor' 'xor_ln72' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i2 %xor_ln72 to i64" [src/geem_sa.c:72]   --->   Operation 113 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%sa_pe_tw_addr_1 = getelementptr [4 x i32]* %sa_pe_tw, i64 0, i64 %zext_ln72_1" [src/geem_sa.c:72]   --->   Operation 114 'getelementptr' 'sa_pe_tw_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 115 [1/2] (2.15ns)   --->   "%sa_pe_bw_load = load i32* %sa_pe_bw_addr, align 4" [src/geem_sa.c:72]   --->   Operation 115 'load' 'sa_pe_bw_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_13 : Operation 116 [1/1] (2.15ns)   --->   "store i32 %sa_pe_bw_load, i32* %sa_pe_tw_addr_1, align 4" [src/geem_sa.c:72]   --->   Operation 116 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader6.0" [src/geem_sa.c:71]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 7> <Delay = 1.66>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%i_4 = phi i2 [ %i_6, %.preheader5.loopexit ], [ 0, %.preheader5.preheader ]"   --->   Operation 118 'phi' 'i_4' <Predicate = (icmp_ln35 & icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 119 [1/1] (0.93ns)   --->   "%icmp_ln77 = icmp eq i2 %i_4, -2" [src/geem_sa.c:77]   --->   Operation 119 'icmp' 'icmp_ln77' <Predicate = (icmp_ln35 & icmp_ln43)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 120 'speclooptripcount' 'empty_7' <Predicate = (icmp_ln35 & icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 121 [1/1] (1.58ns)   --->   "%i_6 = add i2 %i_4, 1" [src/geem_sa.c:77]   --->   Operation 121 'add' 'i_6' <Predicate = (icmp_ln35 & icmp_ln43)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln77, label %.loopexit.loopexit, label %.preheader.preheader" [src/geem_sa.c:77]   --->   Operation 122 'br' <Predicate = (icmp_ln35 & icmp_ln43)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %i_4, i1 false)" [src/geem_sa.c:79]   --->   Operation 123 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln35 & icmp_ln43 & !icmp_ln77)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i3 %tmp_3 to i4" [src/geem_sa.c:78]   --->   Operation 124 'zext' 'zext_ln78' <Predicate = (icmp_ln35 & icmp_ln43 & !icmp_ln77)> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (1.66ns)   --->   "br label %.preheader" [src/geem_sa.c:78]   --->   Operation 125 'br' <Predicate = (icmp_ln35 & icmp_ln43 & !icmp_ln77)> <Delay = 1.66>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 126 'br' <Predicate = (icmp_ln35 & icmp_ln43 & icmp_ln77)> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "ret void" [src/geem_sa.c:92]   --->   Operation 127 'ret' <Predicate = (icmp_ln77) | (!icmp_ln43) | (!icmp_ln35)> <Delay = 0.00>

State 15 <SV = 8> <Delay = 3.83>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%j_4 = phi i2 [ %j_3, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 128 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.93ns)   --->   "%icmp_ln78 = icmp eq i2 %j_4, -2" [src/geem_sa.c:78]   --->   Operation 129 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 130 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (1.58ns)   --->   "%j_3 = add i2 %j_4, 1" [src/geem_sa.c:78]   --->   Operation 131 'add' 'j_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %.preheader5.loopexit, label %7" [src/geem_sa.c:78]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i2 %j_4 to i4" [src/geem_sa.c:79]   --->   Operation 133 'zext' 'zext_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (1.68ns)   --->   "%add_ln79 = add i4 %zext_ln78, %zext_ln79" [src/geem_sa.c:79]   --->   Operation 134 'add' 'add_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i4 %add_ln79 to i64" [src/geem_sa.c:79]   --->   Operation 135 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%sa_pe_li_addr_2 = getelementptr [4 x i32]* %sa_pe_li, i64 0, i64 %zext_ln79_1" [src/geem_sa.c:79]   --->   Operation 136 'getelementptr' 'sa_pe_li_addr_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%sa_pe_tw_addr_2 = getelementptr [4 x i32]* %sa_pe_tw, i64 0, i64 %zext_ln79_1" [src/geem_sa.c:79]   --->   Operation 137 'getelementptr' 'sa_pe_tw_addr_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 138 [2/2] (2.15ns)   --->   "%sa_pe_li_load = load i32* %sa_pe_li_addr_2, align 4" [src/geem_sa.c:79]   --->   Operation 138 'load' 'sa_pe_li_load' <Predicate = (!icmp_ln78)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_15 : Operation 139 [2/2] (2.15ns)   --->   "%sa_pe_tw_load = load i32* %sa_pe_tw_addr_2, align 4" [src/geem_sa.c:79]   --->   Operation 139 'load' 'sa_pe_tw_load' <Predicate = (!icmp_ln78)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "br label %.preheader5"   --->   Operation 140 'br' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 16 <SV = 9> <Delay = 4.30>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%sa_pe_ri_addr_1 = getelementptr [4 x i32]* %sa_pe_ri, i64 0, i64 %zext_ln79_1" [src/geem_sa.c:79]   --->   Operation 141 'getelementptr' 'sa_pe_ri_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%sa_pe_bw_addr_1 = getelementptr [4 x i32]* %sa_pe_bw, i64 0, i64 %zext_ln79_1" [src/geem_sa.c:79]   --->   Operation 142 'getelementptr' 'sa_pe_bw_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%sa_pe_ba_addr = getelementptr [4 x i32]* %sa_pe_ba, i64 0, i64 %zext_ln79_1" [src/geem_sa.c:79]   --->   Operation 143 'getelementptr' 'sa_pe_ba_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/2] (2.15ns)   --->   "%sa_pe_li_load = load i32* %sa_pe_li_addr_2, align 4" [src/geem_sa.c:79]   --->   Operation 144 'load' 'sa_pe_li_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_16 : Operation 145 [1/2] (2.15ns)   --->   "%sa_pe_tw_load = load i32* %sa_pe_tw_addr_2, align 4" [src/geem_sa.c:79]   --->   Operation 145 'load' 'sa_pe_tw_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_16 : Operation 146 [1/1] (2.15ns)   --->   "store i32 %sa_pe_li_load, i32* %sa_pe_ri_addr_1, align 4" [src/geem_sa.c:79]   --->   Operation 146 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_16 : Operation 147 [1/1] (2.15ns)   --->   "store i32 %sa_pe_tw_load, i32* %sa_pe_bw_addr_1, align 4" [src/geem_sa.c:79]   --->   Operation 147 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

State 17 <SV = 10> <Delay = 8.47>
ST_17 : Operation 148 [2/2] (2.15ns)   --->   "%sa_pe_ba_load = load i32* %sa_pe_ba_addr, align 4" [src/geem_sa.c:79]   --->   Operation 148 'load' 'sa_pe_ba_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 149 [1/1] (8.47ns)   --->   "%mul_ln14 = mul nsw i32 %sa_pe_tw_load, %sa_pe_li_load" [src/geem_pe.c:14->src/geem_sa.c:79]   --->   Operation 149 'mul' 'mul_ln14' <Predicate = true> <Delay = 8.47> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 11> <Delay = 7.00>
ST_18 : Operation 150 [1/2] (2.15ns)   --->   "%sa_pe_ba_load = load i32* %sa_pe_ba_addr, align 4" [src/geem_sa.c:79]   --->   Operation 150 'load' 'sa_pe_ba_load' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_18 : Operation 151 [1/1] (2.70ns)   --->   "%add_ln14 = add nsw i32 %mul_ln14, %sa_pe_ba_load" [src/geem_pe.c:14->src/geem_sa.c:79]   --->   Operation 151 'add' 'add_ln14' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/1] (2.15ns)   --->   "store i32 %add_ln14, i32* %sa_pe_ba_addr, align 4" [src/geem_sa.c:79]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_18 : Operation 153 [1/1] (0.00ns)   --->   "br label %.preheader" [src/geem_sa.c:78]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sa_pe_li]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sa_pe_tw]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sa_pe_ri]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sa_pe_bw]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sa_pe_ba]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sa_buffer_a_li_ready]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sa_buffer_a_li_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sa_buffer_b_tw_ready]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sa_buffer_b_tw_value]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sa_ba_sa]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000]
spectopmodule_ln0      (spectopmodule    ) [ 0000000000000000000]
br_ln35                (br               ) [ 0111000000000000000]
i_0                    (phi              ) [ 0010000000000000000]
icmp_ln35              (icmp             ) [ 0011111111111111111]
empty                  (speclooptripcount) [ 0000000000000000000]
i                      (add              ) [ 0111000000000000000]
br_ln35                (br               ) [ 0000000000000000000]
zext_ln36              (zext             ) [ 0000000000000000000]
sa_buffer_a_li_ready_1 (getelementptr    ) [ 0001000000000000000]
br_ln43                (br               ) [ 0011110000000000000]
sa_buffer_a_li_ready_2 (load             ) [ 0011000000000000000]
br_ln36                (br               ) [ 0111000000000000000]
br_ln0                 (br               ) [ 0000000000000000000]
j_0                    (phi              ) [ 0000100000000000000]
icmp_ln43              (icmp             ) [ 0000111111111111111]
empty_2                (speclooptripcount) [ 0000000000000000000]
j                      (add              ) [ 0010110000000000000]
br_ln43                (br               ) [ 0000000000000000000]
zext_ln44              (zext             ) [ 0000000000000000000]
sa_buffer_b_tw_ready_1 (getelementptr    ) [ 0000010000000000000]
br_ln51                (br               ) [ 0000111100000000000]
sa_buffer_b_tw_ready_2 (load             ) [ 0000110000000000000]
br_ln44                (br               ) [ 0010110000000000000]
br_ln0                 (br               ) [ 0000000000000000000]
i_1                    (phi              ) [ 0000001100000000000]
icmp_ln51              (icmp             ) [ 0000001100000000000]
empty_3                (speclooptripcount) [ 0000000000000000000]
i_3                    (add              ) [ 0000101100000000000]
br_ln51                (br               ) [ 0000000000000000000]
zext_ln52              (zext             ) [ 0000000000000000000]
sa_buffer_a_li_value_1 (getelementptr    ) [ 0000000100000000000]
sa_buffer_a_li_ready_3 (getelementptr    ) [ 0000000000000000000]
store_ln53             (store            ) [ 0000000000000000000]
br_ln57                (br               ) [ 0000001111000000000]
tmp                    (bitconcatenate   ) [ 0000000000000000000]
zext_ln52_1            (zext             ) [ 0000000000000000000]
sa_pe_li_addr          (getelementptr    ) [ 0000000000000000000]
sa_buffer_a_li_value_2 (load             ) [ 0000000000000000000]
store_ln52             (store            ) [ 0000000000000000000]
br_ln51                (br               ) [ 0000101100000000000]
j_1                    (phi              ) [ 0000000010000000000]
icmp_ln57              (icmp             ) [ 0000000011000000000]
empty_4                (speclooptripcount) [ 0000000000000000000]
j_2                    (add              ) [ 0000001011000000000]
br_ln57                (br               ) [ 0000000000000000000]
zext_ln58              (zext             ) [ 0000000001000000000]
sa_buffer_b_tw_value_1 (getelementptr    ) [ 0000000001000000000]
br_ln63                (br               ) [ 0000000011110000000]
sa_pe_tw_addr          (getelementptr    ) [ 0000000000000000000]
sa_buffer_b_tw_value_2 (load             ) [ 0000000000000000000]
store_ln58             (store            ) [ 0000000000000000000]
sa_buffer_b_tw_ready_3 (getelementptr    ) [ 0000000000000000000]
store_ln59             (store            ) [ 0000000000000000000]
br_ln57                (br               ) [ 0000001011000000000]
i_2                    (phi              ) [ 0000000000100000000]
icmp_ln63              (icmp             ) [ 0000000000110000000]
empty_5                (speclooptripcount) [ 0000000000000000000]
i_5                    (add              ) [ 0000000010110000000]
br_ln63                (br               ) [ 0000000000000000000]
tmp_1                  (bitconcatenate   ) [ 0000000000010000000]
zext_ln65              (zext             ) [ 0000000000000000000]
sa_pe_ri_addr          (getelementptr    ) [ 0000000000010000000]
br_ln71                (br               ) [ 0000000000111100000]
or_ln65                (or               ) [ 0000000000000000000]
tmp_2                  (bitconcatenate   ) [ 0000000000000000000]
sa_pe_li_addr_1        (getelementptr    ) [ 0000000000000000000]
sa_pe_ri_load          (load             ) [ 0000000000000000000]
store_ln65             (store            ) [ 0000000000000000000]
br_ln63                (br               ) [ 0000000010110000000]
j_3_0                  (phi              ) [ 0000000000001100000]
icmp_ln71              (icmp             ) [ 0000000000001100000]
empty_6                (speclooptripcount) [ 0000000000000000000]
add_ln71               (add              ) [ 0000000000101100000]
br_ln71                (br               ) [ 0000000000000000000]
zext_ln72              (zext             ) [ 0000000000000000000]
sa_pe_bw_addr          (getelementptr    ) [ 0000000000000100000]
br_ln77                (br               ) [ 0000000000001111111]
xor_ln72               (xor              ) [ 0000000000000000000]
zext_ln72_1            (zext             ) [ 0000000000000000000]
sa_pe_tw_addr_1        (getelementptr    ) [ 0000000000000000000]
sa_pe_bw_load          (load             ) [ 0000000000000000000]
store_ln72             (store            ) [ 0000000000000000000]
br_ln71                (br               ) [ 0000000000101100000]
i_4                    (phi              ) [ 0000000000000010000]
icmp_ln77              (icmp             ) [ 0000000000000011111]
empty_7                (speclooptripcount) [ 0000000000000000000]
i_6                    (add              ) [ 0000000000001011111]
br_ln77                (br               ) [ 0000000000000000000]
tmp_3                  (bitconcatenate   ) [ 0000000000000000000]
zext_ln78              (zext             ) [ 0000000000000001111]
br_ln78                (br               ) [ 0000000000000011111]
br_ln0                 (br               ) [ 0000000000000000000]
ret_ln92               (ret              ) [ 0000000000000000000]
j_4                    (phi              ) [ 0000000000000001000]
icmp_ln78              (icmp             ) [ 0000000000000011111]
empty_8                (speclooptripcount) [ 0000000000000000000]
j_3                    (add              ) [ 0000000000000011111]
br_ln78                (br               ) [ 0000000000000000000]
zext_ln79              (zext             ) [ 0000000000000000000]
add_ln79               (add              ) [ 0000000000000000000]
zext_ln79_1            (zext             ) [ 0000000000000000100]
sa_pe_li_addr_2        (getelementptr    ) [ 0000000000000000100]
sa_pe_tw_addr_2        (getelementptr    ) [ 0000000000000000100]
br_ln0                 (br               ) [ 0000000000001011111]
sa_pe_ri_addr_1        (getelementptr    ) [ 0000000000000000000]
sa_pe_bw_addr_1        (getelementptr    ) [ 0000000000000000000]
sa_pe_ba_addr          (getelementptr    ) [ 0000000000000000011]
sa_pe_li_load          (load             ) [ 0000000000000000010]
sa_pe_tw_load          (load             ) [ 0000000000000000010]
store_ln79             (store            ) [ 0000000000000000000]
store_ln79             (store            ) [ 0000000000000000000]
mul_ln14               (mul              ) [ 0000000000000000001]
sa_pe_ba_load          (load             ) [ 0000000000000000000]
add_ln14               (add              ) [ 0000000000000000000]
store_ln79             (store            ) [ 0000000000000000000]
br_ln78                (br               ) [ 0000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sa_pe_li">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sa_pe_li"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sa_pe_tw">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sa_pe_tw"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sa_pe_ri">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sa_pe_ri"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sa_pe_bw">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sa_pe_bw"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sa_pe_ba">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sa_pe_ba"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sa_buffer_a_li_ready">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sa_buffer_a_li_ready"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sa_buffer_a_li_value">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sa_buffer_a_li_value"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sa_buffer_b_tw_ready">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sa_buffer_b_tw_ready"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sa_buffer_b_tw_value">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sa_buffer_b_tw_value"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sa_ba_sa">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sa_ba_sa"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sa_compute_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i61.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="sa_buffer_a_li_ready_1_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="2" slack="0"/>
<pin id="54" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_buffer_a_li_ready_1/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sa_buffer_a_li_ready_2/2 store_ln53/6 "/>
</bind>
</comp>

<comp id="63" class="1004" name="sa_buffer_b_tw_ready_1_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="2" slack="0"/>
<pin id="67" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_buffer_b_tw_ready_1/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sa_buffer_b_tw_ready_2/4 store_ln59/9 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sa_buffer_a_li_value_1_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="2" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_buffer_a_li_value_1/6 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sa_buffer_a_li_value_2/6 "/>
</bind>
</comp>

<comp id="89" class="1004" name="sa_buffer_a_li_ready_3_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="2" slack="0"/>
<pin id="93" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_buffer_a_li_ready_3/6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sa_pe_li_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="0"/>
<pin id="102" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_pe_li_addr/7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln52/7 store_ln65/11 sa_pe_li_load/15 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sa_buffer_b_tw_value_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="2" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_buffer_b_tw_value_1/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sa_buffer_b_tw_value_2/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sa_pe_tw_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="2" slack="1"/>
<pin id="129" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_pe_tw_addr/9 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln58/9 store_ln72/13 sa_pe_tw_load/15 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sa_buffer_b_tw_ready_3_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="2" slack="1"/>
<pin id="143" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_buffer_b_tw_ready_3/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sa_pe_ri_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_pe_ri_addr/10 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sa_pe_ri_load/10 store_ln79/16 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sa_pe_li_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="64" slack="0"/>
<pin id="165" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_pe_li_addr_1/11 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sa_pe_bw_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="2" slack="0"/>
<pin id="174" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_pe_bw_addr/12 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sa_pe_bw_load/12 store_ln79/16 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sa_pe_tw_addr_1_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="2" slack="0"/>
<pin id="187" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_pe_tw_addr_1/13 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sa_pe_li_addr_2_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="4" slack="0"/>
<pin id="196" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_pe_li_addr_2/15 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sa_pe_tw_addr_2_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_pe_tw_addr_2/15 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sa_pe_ri_addr_1_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="4" slack="1"/>
<pin id="212" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_pe_ri_addr_1/16 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sa_pe_bw_addr_1_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="1"/>
<pin id="219" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_pe_bw_addr_1/16 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sa_pe_ba_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="4" slack="1"/>
<pin id="226" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sa_pe_ba_addr/16 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="1"/>
<pin id="235" dir="0" index="1" bw="32" slack="0"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sa_pe_ba_load/17 store_ln79/18 "/>
</bind>
</comp>

<comp id="238" class="1005" name="i_0_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="1"/>
<pin id="240" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="i_0_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="2" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="j_0_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="1"/>
<pin id="251" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="j_0_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="1" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="i_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="1"/>
<pin id="262" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="i_1_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="1" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/6 "/>
</bind>
</comp>

<comp id="272" class="1005" name="j_1_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="1"/>
<pin id="274" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="j_1_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/8 "/>
</bind>
</comp>

<comp id="283" class="1005" name="i_2_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="1"/>
<pin id="285" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="i_2_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="1" slack="1"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/10 "/>
</bind>
</comp>

<comp id="294" class="1005" name="j_3_0_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="1"/>
<pin id="296" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_3_0 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="j_3_0_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3_0/12 "/>
</bind>
</comp>

<comp id="306" class="1005" name="i_4_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="1"/>
<pin id="308" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="i_4_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="1" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/14 "/>
</bind>
</comp>

<comp id="317" class="1005" name="j_4_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="2" slack="1"/>
<pin id="319" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_4 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="j_4_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_4/15 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln35_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="2" slack="0"/>
<pin id="330" dir="0" index="1" bw="2" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="i_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln36_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="2" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="icmp_ln43_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="2" slack="0"/>
<pin id="347" dir="0" index="1" bw="2" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="j_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="2" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln44_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln51_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="0" index="1" bw="2" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="i_3_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln52_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/6 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="3" slack="0"/>
<pin id="382" dir="0" index="1" bw="2" slack="1"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln52_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52_1/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln57_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="0" index="1" bw="2" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/8 "/>
</bind>
</comp>

<comp id="399" class="1004" name="j_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln58_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/8 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln63_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="0" index="1" bw="2" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/10 "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_5_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/10 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="3" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="0" index="2" bw="1" slack="0"/>
<pin id="426" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/10 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln65_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/10 "/>
</bind>
</comp>

<comp id="435" class="1004" name="or_ln65_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="3" slack="1"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln65/11 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="3" slack="0"/>
<pin id="444" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln71_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="2" slack="0"/>
<pin id="451" dir="0" index="1" bw="2" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/12 "/>
</bind>
</comp>

<comp id="455" class="1004" name="add_ln71_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="2" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/12 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln72_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="0"/>
<pin id="463" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/12 "/>
</bind>
</comp>

<comp id="466" class="1004" name="xor_ln72_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="1"/>
<pin id="468" dir="0" index="1" bw="2" slack="0"/>
<pin id="469" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln72/13 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln72_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1/13 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln77_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="0"/>
<pin id="479" dir="0" index="1" bw="2" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/14 "/>
</bind>
</comp>

<comp id="483" class="1004" name="i_6_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/14 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="3" slack="0"/>
<pin id="491" dir="0" index="1" bw="2" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/14 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln78_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/14 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln78_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="0"/>
<pin id="503" dir="0" index="1" bw="2" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/15 "/>
</bind>
</comp>

<comp id="507" class="1004" name="j_3_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/15 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln79_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="0"/>
<pin id="515" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/15 "/>
</bind>
</comp>

<comp id="517" class="1004" name="add_ln79_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="1"/>
<pin id="519" dir="0" index="1" bw="2" slack="0"/>
<pin id="520" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/15 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln79_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="0"/>
<pin id="524" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/15 "/>
</bind>
</comp>

<comp id="528" class="1004" name="mul_ln14_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="0" index="1" bw="32" slack="1"/>
<pin id="531" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/17 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln14_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/18 "/>
</bind>
</comp>

<comp id="538" class="1005" name="icmp_ln35_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="6"/>
<pin id="540" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35 "/>
</bind>
</comp>

<comp id="542" class="1005" name="i_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="547" class="1005" name="sa_buffer_a_li_ready_1_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sa_buffer_a_li_ready_1 "/>
</bind>
</comp>

<comp id="555" class="1005" name="icmp_ln43_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="5"/>
<pin id="557" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="559" class="1005" name="j_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="0"/>
<pin id="561" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="564" class="1005" name="sa_buffer_b_tw_ready_1_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="1"/>
<pin id="566" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sa_buffer_b_tw_ready_1 "/>
</bind>
</comp>

<comp id="575" class="1005" name="i_3_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="2" slack="0"/>
<pin id="577" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="580" class="1005" name="sa_buffer_a_li_value_1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sa_buffer_a_li_value_1 "/>
</bind>
</comp>

<comp id="588" class="1005" name="j_2_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="593" class="1005" name="zext_ln58_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="1"/>
<pin id="595" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln58 "/>
</bind>
</comp>

<comp id="599" class="1005" name="sa_buffer_b_tw_value_1_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="1"/>
<pin id="601" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sa_buffer_b_tw_value_1 "/>
</bind>
</comp>

<comp id="607" class="1005" name="i_5_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="2" slack="0"/>
<pin id="609" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="612" class="1005" name="tmp_1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="3" slack="1"/>
<pin id="614" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="sa_pe_ri_addr_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="2" slack="1"/>
<pin id="619" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sa_pe_ri_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="add_ln71_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="0"/>
<pin id="627" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="630" class="1005" name="sa_pe_bw_addr_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="2" slack="1"/>
<pin id="632" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sa_pe_bw_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="i_6_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="2" slack="0"/>
<pin id="640" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="643" class="1005" name="zext_ln78_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="1"/>
<pin id="645" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln78 "/>
</bind>
</comp>

<comp id="651" class="1005" name="j_3_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="0"/>
<pin id="653" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="656" class="1005" name="zext_ln79_1_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="64" slack="1"/>
<pin id="658" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln79_1 "/>
</bind>
</comp>

<comp id="663" class="1005" name="sa_pe_li_addr_2_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="2" slack="1"/>
<pin id="665" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sa_pe_li_addr_2 "/>
</bind>
</comp>

<comp id="668" class="1005" name="sa_pe_tw_addr_2_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="2" slack="1"/>
<pin id="670" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sa_pe_tw_addr_2 "/>
</bind>
</comp>

<comp id="673" class="1005" name="sa_pe_ba_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="1"/>
<pin id="675" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sa_pe_ba_addr "/>
</bind>
</comp>

<comp id="678" class="1005" name="sa_pe_li_load_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sa_pe_li_load "/>
</bind>
</comp>

<comp id="683" class="1005" name="sa_pe_tw_load_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sa_pe_tw_load "/>
</bind>
</comp>

<comp id="688" class="1005" name="mul_ln14_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln14 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="38" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="38" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="10" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="38" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="97"><net_src comp="89" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="83" pin="3"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="119" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="38" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="155" pin="3"/><net_sink comp="105" pin=1"/></net>

<net id="169"><net_src comp="161" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="175"><net_src comp="6" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="177" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="191"><net_src comp="183" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="2" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="192" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="207"><net_src comp="199" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="6" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="8" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="38" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="105" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="230"><net_src comp="208" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="231"><net_src comp="132" pin="3"/><net_sink comp="177" pin=1"/></net>

<net id="232"><net_src comp="215" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="241"><net_src comp="26" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="263"><net_src comp="26" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="286"><net_src comp="26" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="305"><net_src comp="298" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="309"><net_src comp="26" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="26" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="242" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="28" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="242" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="242" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="349"><net_src comp="253" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="28" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="253" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="36" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="253" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="366"><net_src comp="264" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="28" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="264" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="36" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="264" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="385"><net_src comp="42" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="260" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="40" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="380" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="397"><net_src comp="276" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="28" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="276" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="36" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="276" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="414"><net_src comp="287" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="28" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="287" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="36" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="427"><net_src comp="42" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="287" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="40" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="439"><net_src comp="44" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="46" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="48" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="435" pin="2"/><net_sink comp="440" pin=2"/></net>

<net id="448"><net_src comp="440" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="453"><net_src comp="298" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="28" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="298" pin="4"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="36" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="464"><net_src comp="298" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="470"><net_src comp="294" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="28" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="481"><net_src comp="310" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="28" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="310" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="36" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="494"><net_src comp="42" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="310" pin="4"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="40" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="500"><net_src comp="489" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="321" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="28" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="321" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="36" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="321" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="513" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="517" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="536"><net_src comp="233" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="537"><net_src comp="532" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="541"><net_src comp="328" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="334" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="550"><net_src comp="50" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="558"><net_src comp="345" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="562"><net_src comp="351" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="567"><net_src comp="63" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="578"><net_src comp="368" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="583"><net_src comp="76" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="591"><net_src comp="399" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="596"><net_src comp="405" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="598"><net_src comp="593" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="602"><net_src comp="112" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="610"><net_src comp="416" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="615"><net_src comp="422" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="620"><net_src comp="148" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="628"><net_src comp="455" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="633"><net_src comp="170" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="641"><net_src comp="483" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="646"><net_src comp="497" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="654"><net_src comp="507" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="659"><net_src comp="522" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="662"><net_src comp="656" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="666"><net_src comp="192" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="671"><net_src comp="199" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="676"><net_src comp="222" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="681"><net_src comp="105" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="686"><net_src comp="132" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="691"><net_src comp="528" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="532" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sa_pe_li | {7 11 }
	Port: sa_pe_tw | {9 13 }
	Port: sa_pe_ri | {16 }
	Port: sa_pe_bw | {16 }
	Port: sa_pe_ba | {18 }
	Port: sa_buffer_a_li_ready | {6 }
	Port: sa_buffer_b_tw_ready | {9 }
 - Input state : 
	Port: sa_compute : sa_pe_li | {15 16 }
	Port: sa_compute : sa_pe_tw | {15 16 }
	Port: sa_compute : sa_pe_ri | {10 11 }
	Port: sa_compute : sa_pe_bw | {12 13 }
	Port: sa_compute : sa_pe_ba | {17 18 }
	Port: sa_compute : sa_buffer_a_li_ready | {2 3 }
	Port: sa_compute : sa_buffer_a_li_value | {6 7 }
	Port: sa_compute : sa_buffer_b_tw_ready | {4 5 }
	Port: sa_compute : sa_buffer_b_tw_value | {8 9 }
  - Chain level:
	State 1
	State 2
		icmp_ln35 : 1
		i : 1
		br_ln35 : 2
		zext_ln36 : 1
		sa_buffer_a_li_ready_1 : 2
		sa_buffer_a_li_ready_2 : 3
	State 3
		br_ln36 : 1
	State 4
		icmp_ln43 : 1
		j : 1
		br_ln43 : 2
		zext_ln44 : 1
		sa_buffer_b_tw_ready_1 : 2
		sa_buffer_b_tw_ready_2 : 3
	State 5
		br_ln44 : 1
	State 6
		icmp_ln51 : 1
		i_3 : 1
		br_ln51 : 2
		zext_ln52 : 1
		sa_buffer_a_li_value_1 : 2
		sa_buffer_a_li_value_2 : 3
		sa_buffer_a_li_ready_3 : 2
		store_ln53 : 3
	State 7
		zext_ln52_1 : 1
		sa_pe_li_addr : 2
		store_ln52 : 3
	State 8
		icmp_ln57 : 1
		j_2 : 1
		br_ln57 : 2
		zext_ln58 : 1
		sa_buffer_b_tw_value_1 : 2
		sa_buffer_b_tw_value_2 : 3
	State 9
		store_ln58 : 1
		store_ln59 : 1
	State 10
		icmp_ln63 : 1
		i_5 : 1
		br_ln63 : 2
		tmp_1 : 1
		zext_ln65 : 2
		sa_pe_ri_addr : 3
		sa_pe_ri_load : 4
	State 11
		sa_pe_li_addr_1 : 1
		store_ln65 : 2
	State 12
		icmp_ln71 : 1
		add_ln71 : 1
		br_ln71 : 2
		zext_ln72 : 1
		sa_pe_bw_addr : 2
		sa_pe_bw_load : 3
	State 13
		sa_pe_tw_addr_1 : 1
		store_ln72 : 2
	State 14
		icmp_ln77 : 1
		i_6 : 1
		br_ln77 : 2
		tmp_3 : 1
		zext_ln78 : 2
	State 15
		icmp_ln78 : 1
		j_3 : 1
		br_ln78 : 2
		zext_ln79 : 1
		add_ln79 : 2
		zext_ln79_1 : 3
		sa_pe_li_addr_2 : 4
		sa_pe_tw_addr_2 : 4
		sa_pe_li_load : 5
		sa_pe_tw_load : 5
	State 16
		store_ln79 : 1
		store_ln79 : 1
	State 17
	State 18
		add_ln14 : 1
		store_ln79 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_334      |    0    |    0    |    10   |
|          |      j_fu_351      |    0    |    0    |    10   |
|          |     i_3_fu_368     |    0    |    0    |    10   |
|          |     j_2_fu_399     |    0    |    0    |    10   |
|    add   |     i_5_fu_416     |    0    |    0    |    10   |
|          |   add_ln71_fu_455  |    0    |    0    |    10   |
|          |     i_6_fu_483     |    0    |    0    |    10   |
|          |     j_3_fu_507     |    0    |    0    |    10   |
|          |   add_ln79_fu_517  |    0    |    0    |    12   |
|          |   add_ln14_fu_532  |    0    |    0    |    39   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln35_fu_328  |    0    |    0    |    8    |
|          |  icmp_ln43_fu_345  |    0    |    0    |    8    |
|          |  icmp_ln51_fu_362  |    0    |    0    |    8    |
|   icmp   |  icmp_ln57_fu_393  |    0    |    0    |    8    |
|          |  icmp_ln63_fu_410  |    0    |    0    |    8    |
|          |  icmp_ln71_fu_449  |    0    |    0    |    8    |
|          |  icmp_ln77_fu_477  |    0    |    0    |    8    |
|          |  icmp_ln78_fu_501  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    mul   |   mul_ln14_fu_528  |    3    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|    xor   |   xor_ln72_fu_466  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln36_fu_340  |    0    |    0    |    0    |
|          |  zext_ln44_fu_357  |    0    |    0    |    0    |
|          |  zext_ln52_fu_374  |    0    |    0    |    0    |
|          | zext_ln52_1_fu_388 |    0    |    0    |    0    |
|          |  zext_ln58_fu_405  |    0    |    0    |    0    |
|   zext   |  zext_ln65_fu_430  |    0    |    0    |    0    |
|          |  zext_ln72_fu_461  |    0    |    0    |    0    |
|          | zext_ln72_1_fu_472 |    0    |    0    |    0    |
|          |  zext_ln78_fu_497  |    0    |    0    |    0    |
|          |  zext_ln79_fu_513  |    0    |    0    |    0    |
|          | zext_ln79_1_fu_522 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_380     |    0    |    0    |    0    |
|bitconcatenate|    tmp_1_fu_422    |    0    |    0    |    0    |
|          |    tmp_2_fu_440    |    0    |    0    |    0    |
|          |    tmp_3_fu_489    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln65_fu_435   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |    0    |   218   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln71_reg_625       |    2   |
|          i_0_reg_238         |    2   |
|          i_1_reg_260         |    2   |
|          i_2_reg_283         |    2   |
|          i_3_reg_575         |    2   |
|          i_4_reg_306         |    2   |
|          i_5_reg_607         |    2   |
|          i_6_reg_638         |    2   |
|           i_reg_542          |    2   |
|       icmp_ln35_reg_538      |    1   |
|       icmp_ln43_reg_555      |    1   |
|          j_0_reg_249         |    2   |
|          j_1_reg_272         |    2   |
|          j_2_reg_588         |    2   |
|         j_3_0_reg_294        |    2   |
|          j_3_reg_651         |    2   |
|          j_4_reg_317         |    2   |
|           j_reg_559          |    2   |
|       mul_ln14_reg_688       |   32   |
|sa_buffer_a_li_ready_1_reg_547|    1   |
|sa_buffer_a_li_value_1_reg_580|    1   |
|sa_buffer_b_tw_ready_1_reg_564|    1   |
|sa_buffer_b_tw_value_1_reg_599|    1   |
|     sa_pe_ba_addr_reg_673    |    2   |
|     sa_pe_bw_addr_reg_630    |    2   |
|    sa_pe_li_addr_2_reg_663   |    2   |
|     sa_pe_li_load_reg_678    |   32   |
|     sa_pe_ri_addr_reg_617    |    2   |
|    sa_pe_tw_addr_2_reg_668   |    2   |
|     sa_pe_tw_load_reg_683    |   32   |
|         tmp_1_reg_612        |    3   |
|       zext_ln58_reg_593      |   64   |
|       zext_ln78_reg_643      |    4   |
|      zext_ln79_1_reg_656     |   64   |
+------------------------------+--------+
|             Total            |   279  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_57 |  p0  |   3  |   1  |    3   ||    15   |
|  grp_access_fu_70 |  p0  |   3  |   1  |    3   ||    15   |
|  grp_access_fu_83 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_105 |  p0  |   4  |   2  |    8   ||    21   |
| grp_access_fu_105 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_119 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_132 |  p0  |   4  |   2  |    8   ||    21   |
| grp_access_fu_132 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_155 |  p0  |   3  |   2  |    6   ||    15   |
| grp_access_fu_177 |  p0  |   3  |   2  |    6   ||    15   |
|    i_1_reg_260    |  p0  |   2  |   2  |    4   ||    9    |
|   j_3_0_reg_294   |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   174  ||  20.326 ||   156   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   218  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   156  |
|  Register |    -   |    -   |   279  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   20   |   279  |   374  |
+-----------+--------+--------+--------+--------+
