,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/project/openlane/user_project_wrapper_dffram,user_project_wrapper,30th_june_Xor_checks_obs,Flow_completed,15h54m44s,4h40m3s,13795.143212951432,10.2784,6897.571606475716,9,5126.16,70896,0,0,0,0,0,0,0,873,0,-1,-1,4962453,573790,-222.87,-222.87,-222.87,-345.92,-13.86,-885343.31,-885343.31,-885343.31,-885343.31,-12694.89,2032286861,0.0,19.62,22.89,14.05,13.36,0.0,54291,54909,30164,30782,0,0,0,70896,910,39,908,1256,5726,925,294,5041,7504,9911,121,2572,142316,2342,147230,13.539128080151638,73.86,60,AREA 0,5,50,1,180,180,0.5,0.6,sky130_fd_sc_hd,4,3
