[2025-09-16 23:20:38] START suite=qualcomm_srv trace=srv507_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv507_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 3332952 heartbeat IPC: 3 cumulative IPC: 3 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 6173864 cumulative IPC: 3.239 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6173864 cumulative IPC: 3.239 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 6173865 heartbeat IPC: 3.52 cumulative IPC: 5 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 11865554 heartbeat IPC: 1.757 cumulative IPC: 1.757 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 17656686 heartbeat IPC: 1.727 cumulative IPC: 1.742 (Simulation time: 00 hr 03 min 04 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 23304421 heartbeat IPC: 1.771 cumulative IPC: 1.751 (Simulation time: 00 hr 03 min 56 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 28821018 heartbeat IPC: 1.813 cumulative IPC: 1.766 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 34524113 heartbeat IPC: 1.753 cumulative IPC: 1.764 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 39940062 heartbeat IPC: 1.846 cumulative IPC: 1.777 (Simulation time: 00 hr 06 min 29 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 45424099 heartbeat IPC: 1.823 cumulative IPC: 1.783 (Simulation time: 00 hr 07 min 20 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 50932434 heartbeat IPC: 1.815 cumulative IPC: 1.787 (Simulation time: 00 hr 08 min 11 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv507_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000012 cycles: 56384411 heartbeat IPC: 1.834 cumulative IPC: 1.792 (Simulation time: 00 hr 09 min 02 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 55471835 cumulative IPC: 1.803 (Simulation time: 00 hr 09 min 51 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 55471835 cumulative IPC: 1.803 (Simulation time: 00 hr 09 min 51 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv507_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.803 instructions: 100000001 cycles: 55471835
CPU 0 Branch Prediction Accuracy: 97.08% MPKI: 5.333 Average ROB Occupancy at Mispredict: 86.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00058
BRANCH_INDIRECT: 0.00657
BRANCH_CONDITIONAL: 5.322
BRANCH_DIRECT_CALL: 0.00144
BRANCH_INDIRECT_CALL: 0.00119
BRANCH_RETURN: 0.00117


====Backend Stall Breakdown====
ROB_STALL: 759566
LQ_STALL: 0
SQ_STALL: 1301264


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 129.52075
REPLAY_LOAD: 93.865845
NON_REPLAY_LOAD: 11.023378

== Total ==
ADDR_TRANS: 143509
REPLAY_LOAD: 129441
NON_REPLAY_LOAD: 486616

== Counts ==
ADDR_TRANS: 1108
REPLAY_LOAD: 1379
NON_REPLAY_LOAD: 44144

cpu0->cpu0_STLB TOTAL        ACCESS:     946229 HIT:     903499 MISS:      42730 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     946229 HIT:     903499 MISS:      42730 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 179.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     683894 HIT:     374865 MISS:     309029 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     445584 HIT:     269995 MISS:     175589 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      59822 HIT:       5709 MISS:      54113 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      82222 HIT:      81696 MISS:        526 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      96266 HIT:      17465 MISS:      78801 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.45 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15001624 HIT:   14617147 MISS:     384477 MSHR_MERGE:     120379
cpu0->cpu0_L1I LOAD         ACCESS:   15001624 HIT:   14617147 MISS:     384477 MSHR_MERGE:     120379
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.57 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27027998 HIT:   26246517 MISS:     781481 MSHR_MERGE:     443907
cpu0->cpu0_L1D LOAD         ACCESS:   14917723 HIT:   14543649 MISS:     374074 MSHR_MERGE:     192588
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12007414 HIT:   11696531 MISS:     310883 MSHR_MERGE:     251061
cpu0->cpu0_L1D TRANSLATION  ACCESS:     102861 HIT:       6337 MISS:      96524 MSHR_MERGE:        258
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 90.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12812772 HIT:   12714164 MISS:      98608 MSHR_MERGE:      56826
cpu0->cpu0_ITLB LOAD         ACCESS:   12812772 HIT:   12714164 MISS:      98608 MSHR_MERGE:      56826
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.03 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24900856 HIT:   23575846 MISS:    1325010 MSHR_MERGE:     420563
cpu0->cpu0_DTLB LOAD         ACCESS:   24900856 HIT:   23575846 MISS:    1325010 MSHR_MERGE:     420563
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.01 cycles
cpu0->LLC TOTAL        ACCESS:     382429 HIT:     163623 MISS:     218806 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     175589 HIT:      46136 MISS:     129453 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      54113 HIT:      14949 MISS:      39164 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      73926 HIT:      73711 MISS:        215 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      78801 HIT:      28827 MISS:      49974 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5556
  ROW_BUFFER_MISS:     212973
  AVG DBUS CONGESTED CYCLE: 6.564
Channel 0 WQ ROW_BUFFER_HIT:      10426
  ROW_BUFFER_MISS:      44351
  FULL:          0
Channel 0 REFRESHES ISSUED:       4623

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1038473        10221         7218        25720
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          224          428         2905         7880
  STLB miss resolved @ L2C                0          557         2561         5572        22143
  STLB miss resolved @ LLC                0          817         4312         5396        24691
  STLB miss resolved @ MEM                0         1244         7972        16904        45981

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27688         2121        47679         2694         1133
---------------------------------------------------------------
  STLB miss resolved @ L1D               32            8           81          572          335
  STLB miss resolved @ L2C               14           38           35          153           77
  STLB miss resolved @ LLC               59           21          167         1668          503
  STLB miss resolved @ MEM               33            6           79          895          736
[2025-09-16 23:30:30] END   suite=qualcomm_srv trace=srv507_ap (rc=0)
