{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves sim_switch_arbiter_8x8; (run from /app/eda.work/9a83d49e-4a66-41e8-8fee-43bc20b4c7ed.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: sim_switch_arbiter_8x8\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_switch_arbiter_8x8 -o sim.exe +define+SIMULATION /app/eda.work/9a83d49e-4a66-41e8-8fee-43bc20b4c7ed.edacmd/8/switch_arbiter_8x8.v /app/eda.work/9a83d49e-4a66-41e8-8fee-43bc20b4c7ed.edacmd/tb_switch_arbiter_8x8.sv (in eda.work/sim_switch_arbiter_8x8.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 4028 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/9a83d49e-4a66-41e8-8fee-43bc20b4c7ed.edacmd/eda.work/sim_switch_arbiter_8x8.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_switch_arbiter_8x8.cpp Vtb_switch_arbiter_8x8___024root__DepSet_hdd3bd607__0.cpp Vtb_switch_arbiter_8x8___024root__DepSet_h2d3e59c9__0.cpp Vtb_switch_arbiter_8x8__main.cpp Vtb_switch_arbiter_8x8__Trace__0.cpp Vtb_switch_arbiter_8x8___024root__Slow.cpp Vtb_switch_arbiter_8x8___024root__DepSet_hdd3bd607__0__Slow.cpp Vtb_switch_arbiter_8x8___024root__DepSet_h2d3e59c9__0__Slow.cpp Vtb_switch_arbiter_8x8__Syms.cpp Vtb_switch_arbiter_8x8__Trace__0__Slow.cpp Vtb_switch_arbiter_8x8__TraceDecls__0__Slow.cpp > Vtb_switch_arbiter_8x8__ALL.cpp\necho \"\" > Vtb_switch_arbiter_8x8__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_switch_arbiter_8x8__ALL.o Vtb_switch_arbiter_8x8__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_switch_arbiter_8x8__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_switch_arbiter_8x8__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/9a83d49e-4a66-41e8-8fee-43bc20b4c7ed.edacmd/eda.work/sim_switch_arbiter_8x8.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.083 MB sources in 3 modules, into 0.313 MB in 11 C++ files needing 0.000 MB\n- Verilator: Walltime 1.945 s (elab=0.002, cvt=0.025, bld=1.908); cpu 0.044 s on 7 threads; alloced 55.016 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/9a83d49e-4a66-41e8-8fee-43bc20b4c7ed.edacmd/eda.work/sim_switch_arbiter_8x8.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/sim_switch_arbiter_8x8.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 4065 for ./obj_dir/sim.exe\nTEST START\n=== TEST PATTERN A: Simple Single Requests ===\n--- Test A1: Input 0 requests output 1 ---\nLOG: 55 : INFO : tb_switch_arbiter_8x8 : Test A1 : expected_value: PASS actual_value: PASS\n--- Test A2: Input 3 requests output 5 ---\nLOG: 95 : INFO : tb_switch_arbiter_8x8 : Test A2 : expected_value: PASS actual_value: PASS\n--- Test A3: Input 7 requests output 2 ---\nLOG: 135 : INFO : tb_switch_arbiter_8x8 : Test A3 : expected_value: PASS actual_value: PASS\n--- Test A4: Multiple non-conflicting requests (Input 1->Output 4, Input 5->Output 6) ---\nLOG: 175 : INFO : tb_switch_arbiter_8x8 : Test A4 : expected_value: PASS actual_value: PASS\n=== TEST PATTERN B: Conflicting Requests (Multiple inputs want same output) ===\n--- Test B1: Inputs 0, 2, 4 all request output 3 (priority starts at 0) ---\nLOG: 215 : INFO : tb_switch_arbiter_8x8 : Test B1 : expected_value: PASS actual_value: PASS\n--- Test B2: Inputs 0, 2, 4 request output 3 again (priority now at 1) ---\nLOG: 255 : INFO : tb_switch_arbiter_8x8 : Test B2 : expected_value: PASS actual_value: PASS\n--- Test B3: Inputs 0, 2, 4 request output 3 again (priority now at 3) ---\nLOG: 295 : INFO : tb_switch_arbiter_8x8 : Test B3 : expected_value: PASS actual_value: PASS\n--- Test B4: Inputs 1, 3, 5, 7 all request output 0 ---\nLOG: 335 : INFO : tb_switch_arbiter_8x8 : Test B4 : expected_value: PASS actual_value: PASS\n=== TEST PATTERN C: Complex Scenarios ===\n--- Test C1: Self-request blocking - Input 2 requests output 2 ---\nLOG: 375 : INFO : tb_switch_arbiter_8x8 : Test C1 : expected_value: PASS actual_value: PASS\n--- Test C2: Input 5 requests multiple outputs (1, 3, 7) ---\nLOG: 405 : INFO : tb_switch_arbiter_8x8 : Test C2 : expected_value: PASS actual_value: PASS (granted output 7)\n--- Test C3: All inputs request different outputs (no conflicts) ---\nLOG: 445 : INFO : tb_switch_arbiter_8x8 : Test C3 : expected_value: PASS actual_value: PASS\n--- Test C4: No requests - all outputs idle ---\nLOG: 485 : INFO : tb_switch_arbiter_8x8 : Test C4 : expected_value: PASS actual_value: PASS\n--- Test C5: Grant without acknowledge - verify priority doesn't update ---\nLOG: 525 : INFO : tb_switch_arbiter_8x8 : Test C5 : expected_value: PASS actual_value: PASS\nTEST PASSED\n- /app/eda.work/9a83d49e-4a66-41e8-8fee-43bc20b4c7ed.edacmd/tb_switch_arbiter_8x8.sv:539: Verilog $finish\n- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08\n- Verilator: $finish at 570ps; walltime 0.003 s; speed 161.498 ns/s\n- Verilator: cpu 0.004 s on 1 threads; alloced 203 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/9a83d49e-4a66-41e8-8fee-43bc20b4c7ed.edacmd/eda.work/sim_switch_arbiter_8x8.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] sim - verilator - tb_switch_arbiter_8x8: No errors observed.\nINFO: [EDA] Closing logfile: eda.work/eda.log\nINFO: [EDA] Wrote artifacts JSON: eda.work/sim_switch_arbiter_8x8.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 0 errors\n",
  "stdout_size": 8872,
  "stdout_total_size": 8872,
  "message": "Job completed successfully. Runtime: 2.237663507461548s, Waveforms captured",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 0,
  "start_time": 1771563541.74317,
  "stop_time": 1771563543.9808335,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 5258,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": null,
  "fst_s3_key": null,
  "fst_s3_bucket": null
}