// Verilog code for a half adder

module half_adder( 
input a, b,
output cout, sum );

// Logic for sum and carry_out
assign sum = a ^ b; // XOR operation for sum
assign cout = a & b; // AND operation for carry_out

endmodule