Design Assistant report for LDPC_0
Tue Jan 24 11:13:52 2023
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant Summary
  3. Design Assistant Settings
  4. Information only Violations
  5. Design Assistant Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------+
; Design Assistant Summary                                                ;
+-----------------------------------+-------------------------------------+
; Design Assistant Status           ; Analyzed - Tue Jan 24 11:13:52 2023 ;
; Revision Name                     ; LDPC_0                              ;
; Top-level Entity Name             ; test_clk_divider                    ;
; Family                            ; Cyclone IV E                        ;
; Total Critical Violations         ; 0                                   ;
; Total High Violations             ; 0                                   ;
; Total Medium Violations           ; 0                                   ;
; Total Information only Violations ; 26                                  ;
; - Rule T102                       ; 26                                  ;
+-----------------------------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant Settings                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Option                                                                                                                                                               ; Setting      ; To ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+
; Design Assistant mode                                                                                                                                                ; Post-Fitting ;    ;
; Threshold value for clock net not mapped to clock spines rule                                                                                                        ; 25           ;    ;
; Minimum number of clock port feed by gated clocks                                                                                                                    ; 30           ;    ;
; Minimum number of node fan-out                                                                                                                                       ; 30           ;    ;
; Maximum number of nodes to report                                                                                                                                    ; 50           ;    ;
; Rule C101: Gated clock should be implemented according to the Intel FPGA standard scheme                                                                             ; On           ;    ;
; Rule C102: Logic cell should not be used to generate an inverted clock signal                                                                                        ; On           ;    ;
; Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power                                                          ; On           ;    ;
; Rule C104: Clock signal source should drive only clock input ports                                                                                                   ; On           ;    ;
; Rule C105: Clock signal should be a global signal                                                                                                                    ; On           ;    ;
; Rule C106: Clock signal source should not drive registers triggered by different clock edges                                                                         ; On           ;    ;
; Rule R101: Combinational logic used as a reset signal should be synchronized                                                                                         ; On           ;    ;
; Rule R102: External reset signals should be synchronized using two cascaded registers                                                                                ; On           ;    ;
; Rule R103: External reset signal should be correctly synchronized                                                                                                    ; On           ;    ;
; Rule R104: The reset signal that is generated in one clock domain and used in another clock domain should be correctly synchronized                                  ; On           ;    ;
; Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized                                            ; On           ;    ;
; Rule T101: Nodes with more than the specified number of fan-outs                                                                                                     ; On           ;    ;
; Rule T102: Top nodes with the highest number of fan-outs                                                                                                             ; On           ;    ;
; Rule A101: Design should not contain combinational loops                                                                                                             ; On           ;    ;
; Rule A102: Register output should not drive its own control signal directly or through combinational logic                                                           ; On           ;    ;
; Rule A103: Design should not contain delay chains                                                                                                                    ; On           ;    ;
; Rule A104: Design should not contain ripple clock structures                                                                                                         ; On           ;    ;
; Rule A105: Pulses should not be implemented asynchronously                                                                                                           ; On           ;    ;
; Rule A106: Multiple pulses should not be generated in design                                                                                                         ; On           ;    ;
; Rule A107: Design should not contain SR latches                                                                                                                      ; On           ;    ;
; Rule A108: Design should not contain latches                                                                                                                         ; On           ;    ;
; Rule S101: Output enable and input of the same tri-state node should not be driven by same signal source                                                             ; On           ;    ;
; Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source                                                ; On           ;    ;
; Rule S103: More than one asynchronous port of a register should not be driven by the same signal source                                                              ; On           ;    ;
; Rule S104: Clock port and any other port of a register should not be driven by the same signal source                                                                ; On           ;    ;
; Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains                                                                        ; On           ;    ;
; Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain ; On           ;    ;
; Rule D103: Data bits are not correctly synchronized when transferred between asynchronous clock domains                                                              ; On           ;    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+----+


+------------------------------------------------------------------------------------------+
; Information only Violations                                                              ;
+----------------------------------------------------------+---------------------+---------+
; Rule name                                                ; Name                ; Fan-Out ;
+----------------------------------------------------------+---------------------+---------+
; Rule T102: Top nodes with the highest number of fan-outs ; clk~inputclkctrl    ; 8       ;
; Rule T102: Top nodes with the highest number of fan-outs ; count_clk_0[0]      ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs ; count_clk_0[1]      ; 3       ;
; Rule T102: Top nodes with the highest number of fan-outs ; count_clk_0[5]      ; 2       ;
; Rule T102: Top nodes with the highest number of fan-outs ; count_clk_0[2]      ; 2       ;
; Rule T102: Top nodes with the highest number of fan-outs ; count_clk_0[3]      ; 2       ;
; Rule T102: Top nodes with the highest number of fan-outs ; count_clk_0[4]      ; 2       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Equal0~0            ; 2       ;
; Rule T102: Top nodes with the highest number of fan-outs ; clk2                ; 2       ;
; Rule T102: Top nodes with the highest number of fan-outs ; clk2_out~reg0       ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; count_clk_0~0       ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Add0~0              ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Add0~10             ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Add0~9              ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; clk2_out~reg0feeder ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Add0~8              ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Add0~7              ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; clk2~0              ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Add0~6              ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Add0~5              ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; clk2_out~output     ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Add0~2              ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Add0~1              ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Add0~4              ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; Add0~3              ; 1       ;
; Rule T102: Top nodes with the highest number of fan-outs ; clk                 ; 1       ;
+----------------------------------------------------------+---------------------+---------+


+---------------------------+
; Design Assistant Messages ;
+---------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Design Assistant
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Jan 24 11:13:52 2023
Info: Command: quartus_drc LDPC_0 -c LDPC_0
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LDPC_0.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (308044): (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 26 node(s) with highest fan-out.
    Info (308011): Node  "clk~inputclkctrl" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 8
    Info (308011): Node  "count_clk_0[0]" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 22
    Info (308011): Node  "count_clk_0[1]" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 22
    Info (308011): Node  "count_clk_0[5]" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 22
    Info (308011): Node  "count_clk_0[2]" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 22
    Info (308011): Node  "count_clk_0[3]" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 22
    Info (308011): Node  "count_clk_0[4]" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 22
    Info (308011): Node  "Equal0~0" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 24
    Info (308011): Node  "clk2" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 16
    Info (308011): Node  "clk2_out~reg0" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 22
    Info (308011): Node  "count_clk_0~0" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 15
    Info (308011): Node  "Add0~0" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 23
    Info (308011): Node  "Add0~10" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 23
    Info (308011): Node  "Add0~9" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 23
    Info (308011): Node  "clk2_out~reg0feeder" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 9
    Info (308011): Node  "Add0~8" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 23
    Info (308011): Node  "Add0~7" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 23
    Info (308011): Node  "clk2~0" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 16
    Info (308011): Node  "Add0~6" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 23
    Info (308011): Node  "Add0~5" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 23
    Info (308011): Node  "clk2_out~output" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 9
    Info (308011): Node  "Add0~2" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 23
    Info (308011): Node  "Add0~1" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 23
    Info (308011): Node  "Add0~4" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 23
    Info (308011): Node  "Add0~3" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 23
    Info (308011): Node  "clk" File: /home/levi/intelFPGA_lite/21.1/LDPC_0/test_clk_divider.vhd Line: 8
Info (308007): Design Assistant information: finished post-fitting analysis of current design -- generated 26 information messages and 0 warning messages
Info: Quartus Prime Design Assistant was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 581 megabytes
    Info: Processing ended: Tue Jan 24 11:13:52 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


