
const ISP_NVRAM_EE_T EE_%04d = {
    .blnd_ctrl_1={.bits={.SEEE_H1_DI_BLND_OFST=0, .SEEE_H2_DI_BLND_OFST=0, .SEEE_H3_DI_BLND_OFST=0, .rsv_24=0}},
    .blnd_ctrl_2={.bits={.SEEE_H1_DI_BLND_SL=12, .SEEE_H2_DI_BLND_SL=12, .SEEE_H3_DI_BLND_SL=12, .SEEE_HX_ISO_BLND_RAT=3, .rsv_29=0}},
    .gn_ctrl_1={.bits={.SEEE_H1_GN=14, .rsv_5=0, .SEEE_H2_GN=4, .rsv_13=0, .SEEE_H3_GN=1, .rsv_21=0}},
    .core_ctrl={.bits={.SEEE_H1_FLT_CORE_TH=0, .SEEE_H2_FLT_CORE_TH=0, .SEEE_H3_FLT_CORE_TH=0, .SEEE_FLT_CORE_TH=8}},
    .luma_ctrl_1={.bits={.SEEE_LUMA_MOD_Y0=256, .rsv_9=0, .SEEE_LUMA_MOD_Y1=256, .rsv_19=0, .SEEE_LUMA_MOD_Y2=256, .rsv_29=0}},
    .luma_ctrl_2={.bits={.SEEE_LUMA_MOD_Y3=256, .rsv_9=0, .SEEE_LUMA_MOD_Y4=256, .rsv_19=0, .SEEE_LUMA_MOD_Y5=256, .rsv_29=0}},
    .luma_slnk_ctrl={.bits={.SEEE_SLNK_GN_Y1=255, .SEEE_SLNK_GN_Y2=255, .SEEE_RESP_SLNK_GN_RAT=16, .SEEE_GLUT_LINK_EN=0, .SEEE_LUMA_MOD_Y6=256, .rsv_31=0}},
    .ct_ctrl ={.bits={.SEEE_LUMA_LMT_DIFF=255, .SEEE_LUMA_CNTST_LV=3, .rsv_11=0, .SEEE_LUMA_MINI=2, .rsv_15=0, .SEEE_LUMA_MAXI=2, .rsv_19=0, .SEEE_CHR_CNTST_LV=3, .rsv_23=0, .SEEE_CHR_MINI=2, .rsv_26=0, .SEEE_CHR_MAXI=2, .rsv_30=0}},
    .glut_ctrl_1={.bits={.SEEE_GLUT_S1=1, .SEEE_GLUT_X1=35, .SEEE_GLUT_Y1=20, .rsv_26=0}},
    .glut_ctrl_2={.bits={.SEEE_GLUT_S2=24, .SEEE_GLUT_X2=60, .SEEE_GLUT_Y2=614, .rsv_26=0}},
    .glut_ctrl_3={.bits={.SEEE_GLUT_S3=248, .SEEE_GLUT_X3=100, .SEEE_GLUT_Y3=307, .rsv_26=0}},
    .glut_ctrl_4={.bits={.SEEE_GLUT_S4=254, .SEEE_GLUT_X4=220, .SEEE_GLUT_Y4=41, .rsv_26=0}},
    .glut_ctrl_5={.bits={.SEEE_GLUT_S5=255, .rsv_8=0, .SEEE_GLUT_SL_DEC_Y=32, .rsv_26=0}},
    .glut_ctrl_6={.bits={.SEEE_GLUT_TH_OVR=255, .SEEE_GLUT_TH_UND=255, .SEEE_GLUT_TH_MIN=0, .rsv_24=0}},
    .artifact_ctrl={.bits={.SEEE_RESP_SMO_STR=7, .rsv_3=0, .SEEE_OVRSH_CLIP_STR=2, .rsv_7=0, .SEEE_DOT_REDUC_AMNT=128, .SEEE_DOT_TH=6, .rsv_24=0}},
    .clip_ctrl={.bits={.SEEE_RESP_CLIP=64, .SEEE_RESP_CLIP_LUMA_SPC_TH=0, .SEEE_RESP_CLIP_LUMA_LWB=0, .SEEE_RESP_CLIP_LUMA_UPB=255}},
    .gn_ctrl_2={.bits={.SEEE_MASTER_GN_NEG=16, .SEEE_MASTER_GN_POS=16, .rsv_16=0}},
    .st_ctrl_1={.bits={.SEEE_ST_UB=12, .SEEE_ST_LB=4, .rsv_16=0}},
    .st_ctrl_2={.bits={.SEEE_ST_SL_CE=16, .SEEE_ST_OFST_CE=100, .SEEE_ST_SL_RESP=16, .SEEE_ST_OFST_RESP=100}},
    .cboost_ctrl_1={.bits={.SEEE_CBOOST_LMT_U=255, .SEEE_CBOOST_LMT_L=64, .SEEE_CBOOST_GAIN=128, .SEEE_CBOOST_EN=1, .rsv_25=0}},
    .cboost_ctrl_2={.bits={.SEEE_CBOOST_YCONST=4, .SEEE_CBOOST_YOFFSET=0, .SEEE_CBOOST_YOFFSET_SEL=0, .rsv_18=0}},
    .pbc1_ctrl_1={.bits={.SEEE_PBC1_RADIUS_R=42, .rsv_6=0, .SEEE_PBC1_RSLOPE=85, .rsv_18=0, .SEEE_PBC1_RSLOPE_1=39, .SEEE_PBC1_EN=1, .SEEE_PBC_EN=0}},
    .pbc1_ctrl_2={.bits={.SEEE_PBC1_TSLOPE=85, .SEEE_PBC1_THETA_R=24, .SEEE_PBC1_THETA_C=149, .SEEE_PBC1_RADIUS_C=48}},
    .pbc1_ctrl_3={.bits={.SEEE_PBC1_LPF_GAIN=16, .SEEE_PBC1_LPF_EN=0, .SEEE_PBC1_EDGE_EN=0, .SEEE_PBC1_EDGE_SLOPE=32, .SEEE_PBC1_EDGE_THR=12, .SEEE_PBC1_CONF_GAIN=1, .SEEE_PBC1_GAIN=48}},
    .pbc2_ctrl_1={.bits={.SEEE_PBC2_RADIUS_R=40, .rsv_6=0, .SEEE_PBC2_RSLOPE=43, .rsv_18=0, .SEEE_PBC2_RSLOPE_1=32, .SEEE_PBC2_EN=1, .rsv_31=0}},
    .pbc2_ctrl_2={.bits={.SEEE_PBC2_TSLOPE=43, .SEEE_PBC2_THETA_R=24, .SEEE_PBC2_THETA_C=88, .SEEE_PBC2_RADIUS_C=48}},
    .pbc2_ctrl_3={.bits={.SEEE_PBC2_LPF_GAIN=10, .SEEE_PBC2_LPF_EN=1, .SEEE_PBC2_EDGE_EN=1, .SEEE_PBC2_EDGE_SLOPE=16, .SEEE_PBC2_EDGE_THR=16, .SEEE_PBC2_CONF_GAIN=4, .SEEE_PBC2_GAIN=0}},
    .pbc3_ctrl_1={.bits={.SEEE_PBC3_RADIUS_R=42, .rsv_6=0, .SEEE_PBC3_RSLOPE=32, .rsv_18=0, .SEEE_PBC3_RSLOPE_1=17, .SEEE_PBC3_EN=1, .rsv_31=0}},
    .pbc3_ctrl_2={.bits={.SEEE_PBC3_TSLOPE=64, .SEEE_PBC3_THETA_R=32, .SEEE_PBC3_THETA_C=224, .SEEE_PBC3_RADIUS_C=60}},
    .pbc3_ctrl_3={.bits={.SEEE_PBC3_LPF_GAIN=6, .SEEE_PBC3_LPF_EN=1, .SEEE_PBC3_EDGE_EN=1, .SEEE_PBC3_EDGE_SLOPE=32, .SEEE_PBC3_EDGE_THR=12, .SEEE_PBC3_CONF_GAIN=1, .SEEE_PBC3_GAIN=0}},
};