================================================================================ 
Commit: ab84c1840cf67c0aff519762126612093973f723 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:45 2021 +0800 
-------------------------------------------------------------------------------- 
Set the PRMRR policy default value to 4M for RPL-S and 2M for ADL-P to make sure system boot without platform code

Hsd-es-id: 15010232085
Original commit date: Tue Nov 9 16:42:50 2021 +0800
Change-Id: Ifd27d6b3e7f36d7bdba816e5452ddbc2c795f19c
Original commit hash: 9c31eb59d928a79b73dff2c679d79f5536415d07

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: e4a2a09cd0d895bfa733d4ecc9d93843c39f4455 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:44 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S IFWI][Upgrade S03/S07][RPL-S CPU + ADL-S PCH]:API Debug BIOS is not booting with 2457_00_67 BIOS Release

To reduce the conditional judgment, because the C6DRAM will always enbale by default.

Hsd-es-id: 16015139079
Original commit date: Fri Nov 12 14:02:48 2021 +0800
Change-Id: Ie8b137c36074d2e1b40c93568edea1f7fbf07203
Original commit hash: 1ffa5b7a9d64d6b2b5b53a0b6d8c15f9f985c583

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 1c7b321232552d9d706cabc386e6318300ff0340 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:42 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000009

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Tue Nov 16 02:29:37 2021 +0800
Change-Id: I57b97e03bf727746468ff0af9b56e30557dd090c
Original commit hash: 4c4140d31020df52a302b24ac2bff4d5814ea6e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2f488ee43f6a656db095e3a1fb79416b121f201d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:40 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000007

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Tue Nov 9 12:45:13 2021 +0800
Change-Id: I91f1aed21140835651acdeee5596d33bfabc9bd9
Original commit hash: 08c0495e6168c59be05897372bde62e201b1ffd0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b02d8d3d71cc71ba4871a2e031e15d100b308ebc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:38 2021 +0800 
-------------------------------------------------------------------------------- 
Change the default PRMRR size to 4M instead of 2M if C6DRAM enabled

Hsd-es-id: 15010217563
Original commit date: Tue Nov 9 11:28:45 2021 +0800
Change-Id: I41ca7c398d11a1af7141692b5989984a61cc130c
Original commit hash: 6ac9c42dd0c91931a4a0d18656919afd0db63eaa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 7472df4c122bda28f0622e4d5131ef873e720dc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:36 2021 +0800 
-------------------------------------------------------------------------------- 
System hung during winPVT S4 stressing. MCA: PKGC_WATCHDOG_HANG_C0

Hsd-es-id: 16015100261
Original commit date: Thu Oct 14 22:00:11 2021 +0530
Change-Id: I1df81d105ba41486541e78cb48e1c2a0484d1b9f
Original commit hash: afc5a1ba68582f9f338379e7abff4027968c4991

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 73e4a5b95458ec492088631703da8a273b6a89ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:31 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2457_00

Hsd-es-id: N/A
Original commit date: Sun Nov 7 08:47:33 2021 -0800
Change-Id: I631aec08383df6ed2954781a49bdeb73e6fe20cb
Original commit hash: 7d45a425c781c1b894bb166b438db0c5dd29515a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a6eada097dceba542f556223e1da05687a67fe83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:29 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 6 15:29:03 2021 -0700
Change-Id: I97546aee0caeeedd72468f20cd711f7d4f889eb4
Original commit hash: 01702e4911418c608f109ead9eec626576f32eea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9ff182b7caee31bce33eca95114f52a77ecf0769 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:26 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2456_00

Hsd-es-id: N/A
Original commit date: Sat Nov 6 08:47:39 2021 -0700
Change-Id: I8b639a3a7df944628d2ddcb7b0170097114cf198
Original commit hash: ea1ed74a440df71f5349f39076bb666c5f27d010

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f475ed7772bb6183a3f62d1773aa86aacff2aebf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:24 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.12

(cherry picked from commit 94d03f0c0635c41609485e3e233c0f17ff0991a9)

Fri Nov 5 16:44:03 2021 +0000
Original commit date: Fri Nov 5 16:44:03 2021 +0000
Original commit hash: 5bcf35736ce3da22d404b396ebb5fbd64a89d710

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3de83f35a681be9efeecc1ef129a54e4d85da929 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:22 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010101168][ADL-S|DDR5]: Add 4 different speed parameters for DDR5 2DPC MIX DIMMS

[Feature Description]
Give more flexibility to customer to set any speed per memory config

Hsd-es-id: 15010101168
Original commit date: Mon Oct 18 16:51:34 2021 +0800
Change-Id: Ib1268d4fd7d5a9abdf3c69e17882b226528d25a1
Original commit hash: 368942f719927518cd7e69a37f73adc4be432731

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 448f34682d245d4e76902ba5af7addc81bd36c58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:19 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2455_00

Hsd-es-id: N/A
Original commit date: Fri Nov 5 08:49:54 2021 -0700
Change-Id: Iccffa85c088810306cf1e0e57039960f48f7cd2c
Original commit hash: 01fc8d3cbdc0aaae504d862c454a71024f471337

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 53c5c33177d1b6996b3fdabeea58c22ac0202562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:17 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 5 03:53:32 2021 -0700
Change-Id: Idd8803476c53fa0280eb43f844c882d060ce1341
Original commit hash: 815c07b5a2a65d6cfe719ee8178681fc1dee0881

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 578c786deedeb10bd9a4639ba5a42ac12d093417 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:15 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-RPL] SWCM cleanup

Remove SWCM binaries when not used.

Hsd-es-id: 15010174106
Original commit date: Tue Nov 2 10:10:08 2021 +0800
Change-Id: I754717059cec4077d8c5f4658698473bcd53aa9c
Original commit hash: 2a83f7b03fa11ebac7d0e133a5a74bbcf68f2cb6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 3c6e43b515abb476445880f6d0796877d35e0572 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:13 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.11

(cherry picked from commit 0f9d7abc9e201c40aaad678b45438d4d44636d75)

Fri Nov 5 08:26:00 2021 +0000
Original commit date: Fri Nov 5 08:26:00 2021 +0000
Original commit hash: 998a9995553706d7f2a7c56adbc675b1e3acf917

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6d8bca5b1ad1aba47125f8d4b9e0e23006cbfa79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:11 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][14015464161][ADL-P ADL-M | LP4 LP5][ProgramDeswizzleRegisters programs wrong per-bit swizzling on channels with swapped bytes]

[Issue]
 ProgramDeswizzleRegisters programs wrong per-bit swizzling on channels with swapped bytes.
 This may lead to wrong periodic temperature reads in MC and hence higher refresh rate, causing performance loss.

[Root cause]
 Per-bit swizzling in DESWIZZLE_LOW/HIGH should follow the DRAM byte, but the algorithm used CPU-side byte.

[Resolution]
 Use DRAM byte to map the per-bit swizzling in DESWIZZLE_LOW/HIGH.

[Impacted Platform]
 ADL-P ADL-M LP4 LP5

Hsd-es-id: 14015464161
Original commit date: Fri Nov 5 00:30:50 2021 -0700
Change-Id: I999a268ff7efdd2e4278af01f9baa2446a92b4d0
Original commit hash: b42d2e683bcddc40f01186d7e5710183fa8df8d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 5a411a93fd5afeb262ee3b003434dcaec659f7a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:07 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2454_00

Hsd-es-id: N/A
Original commit date: Thu Nov 4 08:48:24 2021 -0700
Change-Id: I6e3a2492c9fd4088fa17f54f1b2989344ba41adf
Original commit hash: 23fe74c446ba09cdef5996b9734b01523e9f8eb0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 238775e12972ce4b23fcc55c8332b62890767a9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:04 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000008

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Thu Nov 4 10:55:59 2021 +0800
Change-Id: I6b7de78ac78ea2147d52632210113653159ef4b4
Original commit hash: 69bc18aa5d800ef8657d07fe2ee2cc497f0849ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 80d08608ede143341ae1cd92cf414f865cc072ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:17:01 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] SUT performs LPE Simulated SSD erase after selecting Real as the erase type

SUT should perform LPE Real SSD Erase when the erase type is Real.

Hsd-es-id: 15010172597
Original commit date: Mon Nov 1 14:09:24 2021 +0800
Change-Id: I565f352b1fa5a2384c047d496c08736594cde247
Original commit hash: 4632938a15930d81edd0fadc8b17f68240e51a0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: cda39109d9dc910de0b1a016a1005139f5475be6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:59 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.10

(cherry picked from commit 095405f072b2bbb0714dad42306e1bb2060abd81)

Thu Nov 4 03:08:31 2021 +0000
Original commit date: Thu Nov 4 03:08:31 2021 +0000
Original commit hash: 09f5b3b7942fc690648d1a55becb52caf59bb69c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d8a7af72c95ee23795684882f514290b5e2ca8d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:57 2021 +0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit: Reserve memory higher than 128GB if enable CPU TraceHub.

In general, for real memory map, there is a hole 1216MB - 4096M
resolved for memory map IO and other usage. So a system with 128GB
memory has about 2.8G memory has offset higher than 128G.
And enable CPU Trace Hub will map some memory at the offset 4012MB.

So a system with 128GB memory and enable CPU trace hub, need about
11 variable MTRR entries. If the CPU has only 10 entries, then will
failed to set MTRR entry which plan to set the 128G-256G to write back,
and cause the 128G - 256G memory to uncacheable at last.

And when Windows try to access the 2.8G memory which offset higher than
128G, will get bad performance, and cause need long time to boot to
Windows.

Now we reserve the memory higher than 128GB to work around this issue.

Hsd-es-id: 16014811323
Original commit date: Fri Oct 29 11:14:52 2021 +0800
Change-Id: I3e61efc15b7a5e0504a1b128eee67e9253bddd9b
Original commit hash: 7600a9c6b8fda2ff11bfe12443e1f38f337b1cda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: d0537454ceb9621ed5788160bcc52e4a2b12e70d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:55 2021 +0800 
-------------------------------------------------------------------------------- 
Nvme based recovery: Key provision

Implemented Key provision and encryption/decryption chain code.
1. Create Hob to save csme seed requested by bios in Pei driver.
2. Implement key provision and encryption/decryption of rpmb key thru
   wrapping and wrapped key, and store wrapped key to RPMB target.
3. Implement NvmeAuthenticatedDataRead/NvmeAuthenticatedDataWrite by
   Nvme1.4 spec.

Hsd-es-id: 15010139404
Original commit date: Wed Oct 20 12:07:42 2021 +0800
Change-Id: I191710c0d0b4adc384f34aac1d5c3038f28cde8b
Original commit hash: 1c6976f6b584bbfc870fb97b5ef62e6ef2c11247

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/Nvme14.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.h
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 0b389f9ebe173d5cc2c1e92e02614e1d6d23c3f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:51 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 3 12:32:59 2021 -0700
Change-Id: I821a439315a367a2ae867f37b88384a66fda2eda
Original commit hash: 9f4186dcaae176381f04271b6633b2117552cdf5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 78b9b0058507a5ba38fe6be2c23bae3f41e1d723 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:49 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2453_00

Hsd-es-id: N/A
Original commit date: Wed Nov 3 08:48:43 2021 -0700
Change-Id: Ie47b83811a6d312e4e8a3cb930098478b6635c9a
Original commit hash: 16c598694ca888d7205d103fa091de040b6424ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 428686f9ce920b14ede2178896ca4f9a18329361 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:46 2021 +0800 
-------------------------------------------------------------------------------- 
Features/RPE: [RPL-S][LPE] LPE CSME Unconfigure option remains checked in BIOS after operation is complete

LPE setup data is cleared during CSME Unconfigure Operation so that in next boot it wont trigger CSME unconfigure again

Hsd-es-id: 15010167090
Original commit date: Wed Nov 3 12:01:25 2021 +0530
Change-Id: I9d6d4ed55a472780f772215f7535e1592851e41a
Original commit hash: dd2e53bf5a670bf97e33db08e27da8e8890af7c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 54903d5de0ae018dbd6c85f892827a401be0c50d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:44 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Increase FSP-M size for GCC build

To fix build error:
Generating FSP-M FV
Return Value = 2
GenFv: ERROR 3000: Invalid
  the required fv image size 0x151ff0 exceeds the set fv image size 0x150000

Hsd-es-id: 15010190730
Original commit date: Tue Nov 2 12:27:07 2021 +0800
Change-Id: I0cfdf23cb8ba4bc2e8ca38129b9afc0968c580ed
Original commit hash: a9cb08c2bf35459d3f37c9b9618e8f249d0691de

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf

================================================================================ 
Commit: 401301505aee110066ed90f73e013a6ffe035508 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:41 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.9

(cherry picked from commit 22c3d67ed4e191d94a8a996371cdbe55d95d2293)

Wed Nov 3 04:40:10 2021 +0000
Original commit date: Wed Nov 3 04:40:10 2021 +0000
Original commit hash: fd522a52867a1e012ade1a242730218a835d3680

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5f1449f32bede0f19e0c7a8ea45069bc9ff0f523 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:39 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S][MRC][OC] Intel Dynamic Memory Boost technology Failed Training case

[Issue/Feature Description]
Currently no indication to platform when MRC falls back to DynamicMemoryBoost (DMB) disabled on training failure with DMB enabled.

[Resolution]
Add platform indicator into MemInfoHob and MemInfo Protocol. Use this indicator to print a simple message in SetupMenu.

[Impacted Area/platform]
OC only, DynamicMemoryBoost only.

Registers impacted: None

Hsd-es-id: 22013817313
Original commit date: Tue Sep 21 16:00:51 2021 -0700
Change-Id: I2c9b850db8b4b57b4d04cb2f183274e907c987cd
Original commit hash: d965e46dc96161ae92571da4f7a582b74a256c7a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: b747046cf7b7cfa32ca124f3b59465bbacbb74dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:34 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.8

(cherry picked from commit cd7b4329526f07fdc19c491636fb5877d0184f12)

Tue Nov 2 17:25:51 2021 +0000
Original commit date: Tue Nov 2 17:25:51 2021 +0000
Original commit hash: ea9b5103bd42e109887286c36613164c67afb141

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bb947a93493d29eec05b932856896a58502b1d8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:32 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-P | DDR-5] Update ddrdata_cr_afemisc.rxbias_cmn_biasicomp from 4 to 6

[Feature Description]
EV Recomendation to program ddrdata_cr_afemisc.rxbias_cmn_biasicomp = 6 to avoid issues with corner material

[Resolution]
Change these registers for ADL-P DDR5 2000G2 from the PHY init stage, and don't run any Rx Bias training @2000G2
    Register                                 Old Value  New Value
    ddrdata_cr_afemisc.rxbias_cmn_biasicomp     0x4        0x6

[Impacted Area]
ADL-P DDR5

[Registers impacted]
  MC [] PHY [x] Both []

internal only:

Hsd-es-id: 16015091959
Original commit date: Tue Nov 2 20:55:23 2021 +0530
Change-Id: Ief0022ff04234ef3007f30436542c4af1f912c0b
Original commit hash: b329b20c73179847170a45764dd6458d7e354a8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1d99e0584b908a16205cd93de4ff1544cbf61a5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:30 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2452_00

Hsd-es-id: N/A
Original commit date: Tue Nov 2 08:49:59 2021 -0700
Change-Id: I90571b98a1eb0911936bfae30d3c368c0a44ed52
Original commit hash: 30665b00d675a9f7653365e90bf8839b4ab08328

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 768f5b37fe5882920f2c955869f01f6fef134850 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:27 2021 +0800 
-------------------------------------------------------------------------------- 
RPE:[RPL] Updated code for clearing all UEFI Variables

Code modified to clear all UEFI variables by erasing NV Region
and keeping only NV store header. This will clear all NVM variables
including Authenticated variables.

Hsd-es-id: 16015037554
Original commit date: Mon Oct 25 12:37:52 2021 +0530
Change-Id: I38bb80701577a251856ba35aa8f099f8cbe65f04
Original commit hash: d0de0b93ab6cd3324434f17fb0382fe11c0b717a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: e5d1f65347353eb74505bced214e7b54bf166cb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:25 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.7

(cherry picked from commit 4c89f1a8497f988e22a836bfb668e78be99a8ec2)

Tue Nov 2 10:26:54 2021 +0000
Original commit date: Tue Nov 2 10:26:54 2021 +0000
Original commit hash: b0f9625652f25381a8f81dd3bd7d9f8de17d9839

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 580bb1ba1d77805c36cbfe8893efbd94e3a2091e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:23 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015070197][ADL-P| DDR5] SaGv points update based on CPU package TDP value

[Feature Description]
- Added an input parameter to read CPU package TDP.
- Support different SaGv points for 45W TDP on DDR5-L0/1.
  SaGv points - {2000G2, 4400G4, 4800G2, 4800G2}

[Other changes]
  Keep same SaGv points for both LP5 1R and 2R (L/R steppings) for Type3 board

[Impacted Area]
  ADL-P | DDR5

[Registers impacted]
  MC [ ] PHY [] Both [X]

Hsd-es-id: 16015070197
Original commit date: Wed Oct 27 22:15:36 2021 +0530
Change-Id: Ie0766261285c4da0a5b1a0e8652d063cab087604
Original commit hash: ac77346b429383ecebdbcdac76c6b4949c19d884

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c5cd839ddefd9b71f80bc3979da14c7bcaf184ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:19 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][TCSS] VT-d security default setting is not enable as default for TCSS/iTBT on ADL-P platform

Hsd-es-id: 15010172133
Original commit date: Tue Nov 2 11:39:33 2021 +0530
Change-Id: If268b4386f65fb541c6b5fa444569b79c388c689
Original commit hash: ab41219bcf6b65ef6af7c07dac30bac50d78fed4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 10270112fbc8ea7c527baf5ab212f1b6ec7ce360 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:17 2021 +0800 
-------------------------------------------------------------------------------- 
IpBlock/Graphics: DE hang causing a 3strike upon dev2 IOMMU fault 0x6
during WR cycles OS boot.
- Defeature Posted Interrupt for Display (upon every WR)

Hsd-es-id: 16015075969
Original commit date: Thu Oct 28 11:40:09 2021 +0530
Change-Id: I403b6bd8bd4749aa67a9dbdaefcc53166fa8cd6d
Original commit hash: 732e64856370ff7f6450ec8808c66fff6f6530ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h

================================================================================ 
Commit: 9b2945cbd4f88b6f155c22d22e813b3a21670457 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:14 2021 +0800 
-------------------------------------------------------------------------------- 
Change DbC port from debug mode to functional USB mode via BIOS

When debug is disabled (ECTRL bit 8 == 0), BIOS restore the normal USB2 DAP SPR configuration from 0x180(DbC) thru 0x20(Disconnect) then to 0x00(Host)

Hsd-es-id: 1509973325
Original commit date: Mon Nov 1 23:48:36 2021 +0800
Change-Id: I477527508ac96e49da71faf79a1b1d670ce9df76
Original commit hash: 94094c30ee25b5d192449685888045733afef31e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 7840484c583e3829668b8e93fa43a8fcf3ecf512 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:12 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 1 20:19:20 2021 -0700
Change-Id: I874f061c9892f1296c03e28d555dd9ad6a7b3950
Original commit hash: c613f3356fc88e24c88b5c0b3f36d2dd277d2173

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f30530a5d33425328523abc80a7ad48ef79abb8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:09 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.6

(cherry picked from commit d35f3bd02f7b9ce34a405505b00a14d4c62a3c6b)

Tue Nov 2 01:13:27 2021 +0000
Original commit date: Tue Nov 2 01:13:27 2021 +0000
Original commit hash: 40d0a25c31eeb42c25ceadf9353600d8f4f73a9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 72400e7bf7cd2783c63f2b0f9746d198401abc56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:07 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][14015431039][ADL-P][L1][DDR4] system stuck on Jedec Reset on FB

[Issue]
 MRC fails in JEDEC Reset during Fast flow, with DDR4

[Root cause]
 tCL is zero when restored from MrcSave on the Fast flow.
 MrcSave size optimization in MRC 0.0.3.4 moved Timing array from MrcChannelSave into MrcSaveData, as timings are global.
 The copy from ChannelOut into MrcSaveData was done on all channels, but tCL is only stored on populated channels.
 DDR4 doesn't have ch7, hence the last write clobbered tCL to zero.

[Solution]
 In MrcSaveMCValues, only copy Timing values into MrcSaveData on populated channels.

[Impacted Platform]
 ADL all

Hsd-es-id: 14015431039
Original commit date: Mon Nov 1 14:46:30 2021 -0700
Change-Id: I2857fbe05c5c3dbc5a422080257fa7be2fabf1db
Original commit hash: 8272a548aa19689a13d78c8bd56e18944c1d24a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: a6241d28d1e0e8c3bd5fb1e0a16a8ed783f7f5ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:03 2021 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLS GOP V1072

Hsd-es-id: N/A
Original commit date: Wed Oct 27 11:50:43 2021 +0530
Change-Id: I0b233576037872c0f0cf4012dd0a55f28f704acb
Original commit hash: db220e1bd8106c91c3c69ef0e0b36cf0e4598321

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: f556fb48930b2d269281ab412d3da75552780916 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:16:00 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2451_00

Hsd-es-id: N/A
Original commit date: Mon Nov 1 08:48:53 2021 -0700
Change-Id: I19c8daf30a9f6d33686f9141c2415f8a5e82cad3
Original commit hash: 3ba2de139cfe7bc4a0cf44ada80035a80f41518d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9db741b3847af8bb6bcd733a31c59a00680694e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:57 2021 +0800 
-------------------------------------------------------------------------------- 
[ADLS][RPLS][OC] BCLK source config getting set as 'discrete clock' despite configuring to 'integrated BCLK' in IFWI straps

Hsd-es-id: 16014843643
Original commit date: Fri Oct 1 15:10:13 2021 +0800
Change-Id: Ic025db1a25d1ba3e224e714c455cc5b7b642ac0c
Original commit hash: 65058f73b14cc4d4e92afb8bff806a48de7a2d0f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/Include/Library/DccProgramLib.h
AlderLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Setup/IccSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 63cb0d22110c35080a3025aebc35fc51ecd34f5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:55 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.5

(cherry picked from commit 290a00c99402d39758b1120eee17685a91d4008e)

Sun Oct 31 18:10:26 2021 +0000
Original commit date: Sun Oct 31 18:10:26 2021 +0000
Original commit hash: 7a3bb36e7baf3415094270bd4a6abc2dc311e519

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67b18b1a02c62edfb6b35d52a673f5bbb31df852 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:53 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010177579][ADL-P ADL-M | LP4 LP5] Enable DOP Gating in LPMODE2

[Feature Description]
  Enabled the DOP Gating feature in LPMODE2.

[Issue Description]
  RCOMP Timeout in JEDEC Reset during Cold Boot in LP4.

[Resolution]
  Issue root caused MC enabling LPMODE traffic in Cold Boot.
  Fixed by disabling LPMODE2 during JEDEC Reset in Cold Boot.

[Impacted Area]
  ADL-P ADL-M | LP4 LP5

 [Registers impacted]
   MC [x] Phy [x] Both [ ]

Hsd-es-id: 15010177579
Original commit date: Thu Oct 28 19:07:29 2021 +0530
Change-Id: I97a45091bb59aa0a587beac7854807a62b21c3bf
Original commit hash: 196824e1055970d245fecf984f6cce592b0a47fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ba9f1c6afbc851ec0666b79e321a3750bc68f60b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:51 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.4

(cherry picked from commit 6f119611f7ce97e9d0131dc48c26ff28c0dc7e14)

Sun Oct 31 16:53:07 2021 +0000
Original commit date: Sun Oct 31 16:53:07 2021 +0000
Original commit hash: 259ee38b94153d01900c8ee23a412b09a3f0a176

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c3c095dec14836f46d344c5eca1255ced8cde06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:49 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][22012131374][ADL-P ADL-M | LP5] Enable LP5 DRAM DCA

[Feature Description]
Enable LP5 DRAM DCA and run it at the end of MRC.

[Resolution]
1. Enable LPDDR5 DRAM DCA for frequency >= 4800.
2. For DDR5 DRAM four phase DCA, need to uncomment out DramDcaFourPhaseTraining (MrcData).
2. Move the MrcTiming from MrcChannelSave to MrcSaveData to reduce the save data size - timings are the same across all channels.
4. Setup item "DRAM DCA Training" is used to enable/disable DCA training.
5. DCA training is running after MrcEarlyReadMprTimingCentering2D and before MrcRxPreSdlDccTraining.
6. After DCA training, it will run the MrcEarlyReadMprTimingCentering2D again after MrcRxPostSdlDccTraining.
7. Run the DCA training at the end of MRC.

[Impacted Area]
 LP5

[Register Impacted]
 DRAM

Hsd-es-id: 22012131374
Original commit date: Mon May 17 23:29:17 2021 +0800
Change-Id: Iddb9d7ff764e7ed80912eb2c9af56917a74d0009
Original commit hash: 5fcb1a2b129c01e8d5dfeca738e51dbd225f3d44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a4ac68e1bb1a2e7337db55987968c1615f0ae7be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:45 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADLS][RPLS][OC] BCLK source config getting set as 'discrete clock' despite configuring to 'integrated BCLK' in IFWI straps"

This reverts commit 7297ee0f2a4fe974d0c04b5b35f4911332b547b4.

(cherry picked from commit ca87a9375ba95443ae3970917c8866b4939d4044)
Original commit date: Mon Nov 8 09:39:38 2021 +0800
Change-Id: Ic867aba1de3fd42ec8c6e5067b3b4dec9b4ac8b7
Original commit hash: 047a6256012ead2744c2823bf803e977a963f33c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/Include/Library/DccProgramLib.h
AlderLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Setup/IccSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 12df4ed3a296aa0fa5b6d710d5cab0261c6e5bf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:42 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "RPL_A0 production patch 0x00000008"

This reverts commit 83df1ac90e9620f30e533f8e8d2601d5dc14809c.

Mon Nov 8 09:39:24 2021 +0800
Original commit date: Mon Nov 8 09:39:24 2021 +0800
Original commit hash: 97dd18e4d34fdfc41f11a5d6f34682b628d1f7a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 6eb53aa39be799d6a43c70f1f3d87ed58dd50c2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:40 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000008

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Thu Nov 4 10:55:59 2021 +0800
Change-Id: I6b7de78ac78ea2147d52632210113653159ef4b4
Original commit hash: 83df1ac90e9620f30e533f8e8d2601d5dc14809c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 95f447de5a374aa08379237d404b5692f86408c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:38 2021 +0800 
-------------------------------------------------------------------------------- 
[ADLS][RPLS][OC] BCLK source config getting set as 'discrete clock' despite configuring to 'integrated BCLK' in IFWI straps

Hsd-es-id: 16014843643
Original commit date: Fri Oct 1 15:10:13 2021 +0800
Change-Id: Ic025db1a25d1ba3e224e714c455cc5b7b642ac0c
Original commit hash: 7297ee0f2a4fe974d0c04b5b35f4911332b547b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: f517fc4b33d7f9c41278e1dd2be6ad27314ceb8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:36 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2447_00

Hsd-es-id: N/A
Original commit date: Sun Oct 31 08:50:44 2021 -0700
Change-Id: I4724befb3ffbd6e04b697f1e93dcc6b1e73963d7
Original commit hash: 95e452e0bd6c81e934e8a168a43ee449db3e1afb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d9eba201f875e81124c7ca560fcd8d874b03bc1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:34 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.3

(cherry picked from commit 8a8f28dbe215b31a9e65408298639448566541e7)

Sun Oct 31 14:38:55 2021 +0000
Original commit date: Sun Oct 31 14:38:55 2021 +0000
Original commit hash: 93df1ffde074c4cb377bcfdbba7f1795cc656770

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2dceaf047c51e6eb1660b043c2dc0473ed6fc811 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:33 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015082080][ADL-P ADL-M | DDR5] Optimized Power Setting for DDR5 2000 on ADLP

[Feature Description]
Optimized Power Setting for DDR5 2000 on ADLP

[Resolution]
Change these registers for ADL-P DDR5 2000G2 from the PHY init stage, and don't run any Rx Bias training @2000G2
  rxbias_cmn_biasicomp = 4
  rxbias_cmn_vrefsel   = 5
  dqsrx_cmn_rxmtailctl = 0
  dqrx_dq*_rxmtailctl  = 0

[Impacted Area]
ADL-P ADL-M DDR5

[Register Impacted]
PHY

Hsd-es-id: 16015082080
Original commit date: Tue Oct 26 12:53:02 2021 +0530
Change-Id: I3d44941e3727f958ea5c8f7793edb560f82f675b
Original commit hash: 5b4ac429eee8e294807db3fc485597d877cf6982

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 06c7d320db03deebebce6f70dfc91676596c4871 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:31 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 30 21:58:47 2021 -0700
Change-Id: Ica803101274be29301f262f147dc0f55647e4f24
Original commit hash: e4640a81d9f41ea3e13b332904639b1e7f303471

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e26579ad4b33240c67845cdc4f0168de2e7dabf1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:27 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2446_00

Hsd-es-id: N/A
Original commit date: Sat Oct 30 08:47:38 2021 -0700
Change-Id: I3a18a6aaefe2f959e81089058cc23231d3b50e76
Original commit hash: 9e9a97232431d5d6e7c9a119f087f297c2602da4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f3ba30f4eef4ff01f6762fb6240461a41aeffe1e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:26 2021 +0800 
-------------------------------------------------------------------------------- 
Add D3Cold status mask for PS_ON decision

Assert PS_ON#  only when all PCIe AIC devices in CEM Slots are in D3cold

Hsd-es-id: 16015039058
Original commit date: Tue Oct 26 18:04:57 2021 +0800
Change-Id: If1713b0a8231778308f60019a9743c3c64906393
Original commit hash: fa14888c56ceacb5248c987dccdd54db1cef5de4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: c9d2acd2ed645e522cb69980de0d5c89402285cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:24 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-SBGA] BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry

Modified GPIO (PCIe SLOT_2 Reset/Thunderbolt CIO_PWR_EN) pin reset config to Host_deep_rst

Hsd-es-id: 15010165457
Original commit date: Fri Oct 29 12:32:20 2021 -0700
Change-Id: Ib2ae7c0599bd1d0f17c4bd161993032f64043646
Original commit hash: 8df5bbd3f95d4c0c4730ed23cb585f8ed9b19e97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: c15c2e39b776d68bbaab2e744e190cd6d2f2a94c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:20 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSilicon, AlderLakePlatSamplePkg: Add xHCI HSII enable option

Adding option to enable HSII if one hsd desire to do so. Using this may
lead to increase in power consumption.

Hsd-es-id: 22013926476
Original commit date: Fri Oct 15 14:14:41 2021 +0200
Change-Id: I68add100e966c59ae6619836ee27fae966c8817c
Original commit hash: eea5fb9a46ff9fc67c7a97086266392dc98a6d6f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 05e1c21ea27e07dbb37b89d06c6afb92ca7c5dfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:18 2021 +0800 
-------------------------------------------------------------------------------- 
[CVE-2021-33122] Hardening of SpiSmmStub TOCTOU

This is missing change from previous hardening against TOCTOU attacks.
This change properly recalculate buffer offsets for incoming SMM buffers
for operations where such data is needed.

Hsd-es-id: 18018485493
Original commit date: Thu Oct 21 16:25:26 2021 +0200
Change-Id: I7cf7c2c176d7adedd60642a2d957b2fe2e8a0ba2
Original commit hash: a4fe667c2086442b77405216a26d9115075d92f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: 5c82ecb087e6505ff00b082ff0c7416f3a087529 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:16 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2445_00

Hsd-es-id: N/A
Original commit date: Fri Oct 29 08:50:26 2021 -0700
Change-Id: I8081085a21804ce781126354aa9de9252adf2c1e
Original commit hash: b81cfa19038911b306f4c0153a5824b42308405d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0741fbb2e1c0433ad34dac29690ad7d326a5bfdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:13 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.2

(cherry picked from commit e25f8c92e353576719ab44f118e0e065bdf3462c)

Fri Oct 29 12:02:41 2021 +0000
Original commit date: Fri Oct 29 12:02:41 2021 +0000
Original commit hash: 32bb575eeb9552048d4bb405e48040cd7e8257cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ff19e0a79263638ac42dfd7619917dbdc2b3ca81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:11 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Disable Lpmode3 and revert idle timer count value.

[Issue/Feature Description]
Disable Lpmode3 and limit lpmode to Lpmode2.
Revert the change of updating the idle timer count to (0xffff).

[Resolution]
Current settings required:
a)Set SpidLowPowerCtl.Bits.selfrefresh_enable = 0 to prevent entering Lpmode3.
b)Revert back the idle timer value (pm_sref_config) to (0x200).

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
MC [X] PHY [] Both []

Hsd-es-id: 16015079058
Original commit date: Thu Oct 28 12:20:27 2021 +0530
Change-Id: I22d94dcd25e9594fe3e65394cc79cdf91161bf30
Original commit hash: 12bdc0afcd2e4ee9358324ee228a270a66257e7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 0734792e7291ecfad91a30a0fa84b1dc62d53f83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:09 2021 +0800 
-------------------------------------------------------------------------------- 
Fix external PolicyCheck build
 - ConfigTdpLevel policy been moved from Postmem to premem.

Hsd-es-id: 16012936585
Original commit date: Fri Oct 29 14:47:46 2021 +0530
Change-Id: I394c1bf406a864c1baaf4049e523de9b59158cd8
Original commit hash: 20b19a33a99341a7a4f01201e84a9d4697c6e995

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h

================================================================================ 
Commit: a8b9707c597c6aaaa7ae62c84d80bab047f93386 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:06 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 29 01:28:56 2021 -0700
Change-Id: I6028fe925532efcd60779c8dfa7bc5835071a4f0
Original commit hash: fcd013b2c72e1e6fc2ec352351f70656e3f028b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 222a90c355283a870b56b5779c37a2524731a27d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:04 2021 +0800 
-------------------------------------------------------------------------------- 
[RPE] :Updated code for clearing all NVM Variables

 -While clearing NVM variable guid is always null,which is returning invalid parameter

 -Added cold reset after ClearNvmVariable for avoid assert in next boot

Hsd-es-id: 16014947221
Original commit date: Tue Oct 26 02:22:44 2021 +0530
Change-Id: I26049c77e894d639cd1364e0411060f75926e7b9
Original commit hash: df7287f531cf10d8e637c3177fe3af8352eb9a41

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 6cab74ed2fc2e11abd3a33251667d519120daf75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:02 2021 +0800 
-------------------------------------------------------------------------------- 
FSP BIOS overriding softstraps even though mailbox communication for reading straps was erroneous.

Even if CPU Softstrap read from mailbox fails, BIOS is setting wrong Strap configuration.
Instead these should be skipped if the read fails.

Hsd-es-id: 16014944275
Original commit date: Fri Oct 29 11:28:54 2021 +0530
Change-Id: Id31a3803b9e483ab2de77c58b8f51b35ff7e5c0f
Original commit hash: cfb3d8db8c90cc22635a88537602d1ce54cb1310

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c

================================================================================ 
Commit: 630f527c08db768626813e59ffdded6041caf2da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:15:00 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] FSP Build date is showing empty in BIOS page under platform information

Problem:
  Recently in Edk2\IntelFsp2Pkg folder, added ExtendedImageRevision and Reserved4
  total 4 Bytes in FSP_INFO_HEADER structure to Adopt FSP 2.3 specification.

Solution:
  1. Currently FspInfo->TimeStamp data was getting from 0x0100 - 0x0108 and we need to shift 4 bytes.
  We should get FspInfo->TimeStamp data from 0x0104 - 0x010C.
  2. Change PcdFspHeaderRevision and PcdFspHeaderSpecVersion since Fsp version is changed.

Hsd-es-id: 15010169227
Original commit date: Thu Oct 28 15:27:23 2021 +0800
Change-Id: I578dce91a7f3596614762e0b46567f2d2308ef9f
Original commit hash: 5fd49f1f01555ae7a2406c168b25a84bd4ad6e9e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: dc963a98e0467af507ad3a89a1b83e76ba22b464 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:58 2021 +0800 
-------------------------------------------------------------------------------- 
CpuPowerManagement: [ADL-S] Error Event (ID 35) happens in Windows Event Viewer while Intel Speed Shift (HWP) Technology is disabled - Part2

Fix potential risk for initializing FVID table when P states is less 16 and LPSS

Hsd-es-id: 22013811710
Original commit date: Fri Oct 29 00:26:02 2021 +0800
Change-Id: I1c90ba899b2f32e498bb1392df3e6fdb888a8e16
Original commit hash: bf7e6ce1ce78a2dd40e7ab307b0ab61e900019f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: eb427a258863a712ab0a4128c16aff7623a028e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:57 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL]: Solved thermal shutdown during memory training with lower PL1.

If cTDP down enabled or PL1 Override (lower vs TDP or higher vs cTDP power)  than for both use cTDP frequency - MSR 649h.

Hsd-es-id: 16012936585
Original commit date: Thu Jul 15 20:28:31 2021 +0800
Change-Id: I27c47b6f5ea911097704605be0d9806a8852067b
Original commit hash: 79fee02f857d2d4166b3f17ea4749a8f78a43f52

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 218e82bf17b75a969e047434054e89ebc03ae1ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:54 2021 +0800 
-------------------------------------------------------------------------------- 
Display Mux- provide _DSM for Gfx drivers to change GPIO for display MUX iGFx/DGx

Hsd-es-id: 22013963718
Original commit date: Thu Jul 29 23:16:52 2021 +0530
Change-Id: I1369174bfe1f63760bc88ff144880da19fcb839c
Original commit hash: 7ae0db52a6a58fa02a1fbdc7658caf7843063cef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 9690d59fc4ac7cfb75150fb735d99a0fc8d3201c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:52 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry

Modified GPIO (Thunderbolt CIO_PWR_EN) pin reset config to Host_deep_rst

Hsd-es-id: 22014014052
Original commit date: Tue Oct 26 16:28:16 2021 +0800
Change-Id: I89066a6c286dae85a4c6eff0a887c38b7405bcc3
Original commit hash: 016ad2b6a56770bfca05716e1df3d5d206ee285b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: 8c9a97a82d7d69d997147a80609557b7e7f7b2dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:50 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.1

(cherry picked from commit f887c42ce2b3cd210da20ae90ea9595358c0cedc)

Thu Oct 28 18:14:08 2021 +0000
Original commit date: Thu Oct 28 18:14:08 2021 +0000
Original commit hash: 518510373b3da6f3b223a944a4ebf77772048d8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f16076b5ff14b37298c403f68030b4309de738d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:48 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][14015412544][ADL-P ADL-M | DDR5][RxFifoChDelay values are too large for DDR5 Gear4]

[Issue]
  Two bytes show very low margin in RDMPR in DDR5 4400 G4.
  This leads to sporadic training failures, mostly in LCT.

[Root cause]
 Initial RxFifoRdEn is too big, leading to FIFO overflow on some bytes.
 The values were tuned to Unmatched Rx, and were not updated once we switched to Matched Rx for DDR5.

[Solution]
 Update RxFifoChDelay_UlxUlt for DDR5 Gear4 to match pre-si values: reduce from 14 to 11 on all channels

[Additional change]
 Speed up CATM for CA Parity disabled case (DDR5 Gear4 only):
  - Reduce SW loop from 16 to 8 iterations
  - Increase CATM coarse step size from 2 to 4

[Impacted Platform]
 ADL-P/M DDR5

Hsd-es-id: 14015412544
Original commit date: Wed Oct 27 17:09:24 2021 -0700
Change-Id: Iae16de89203659b090bf2786cbabfe4e99c6eabb
Original commit hash: a8ba4cef1db8ca744c63eceb919cb5ab19233b1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 8d8b6a6e54b0c254049254e194d6ae67703419d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:46 2021 +0800 
-------------------------------------------------------------------------------- 
PlatformInitAdvanced: Set PcdTpm2InitializationPolicy to skip Tpm2Startup() when BtG already successfully initialized the TPM.

The current implementation is setting the PcdTpmInitializationPolicy
which is only used by the Tcg modules supporting TPM 1.2.

Since Alderlake only supports TPM2.0 BIOS should only configure the
PcdTpm2InitializationPolicy instead.

Hsd-es-id: 22013937010
Original commit date: Thu Oct 28 01:47:56 2021 -0700
Change-Id: I314145e6cc8d49b03a48b02517d98a15e4543162
Original commit hash: dbbfb96d1aa19aaa1ca64273e4ac37915e136bb7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 7633eeb3581e893afbc85185aca9f617b2f203c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:44 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2444_00

Hsd-es-id: N/A
Original commit date: Thu Oct 28 08:50:11 2021 -0700
Change-Id: I018f16b32d43598ea277ca8e4d554418fa0489c0
Original commit hash: 04c94b157bc904cdb64b3c4a92c5b224f4c997ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a6d7ce33e7459b012a78eae32dc986ed4f07f75d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:42 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL][ADL-M AEP] : Add CVF support(port 3) for AEP
Added CVF support in port 3 for AEP

Hsd-es-id: 16015003066
Original commit date: Thu Oct 28 16:29:45 2021 +0530
Change-Id: I8f9bafefd255e64e54b23ec329e71f7938b2ef71
Original commit hash: f0f77ac2d67b886a755bae27039f23f3f8dc328b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl

================================================================================ 
Commit: e1910256e8332228a7cab1c1fec54aab557f2ba3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:38 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 28 01:26:52 2021 -0700
Change-Id: Id96e4cf09c400b3cbb3368fc48dd58f7af46ce1e
Original commit hash: e816c91fb51c09bec9577e1bb3b3a6eefa7ddbfe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 19d14acfeb5fbeb9ac20f454486869bc5a41c22c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:37 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Fixed pointer issue on 2441 BIOS (Part 2.)

Hsd-es-id: 15010153499
Original commit date: Thu Oct 28 14:01:30 2021 +0800
Change-Id: Ie3a0cf79a737b4925831b5c7c2377bc611ef4335
Original commit hash: 458c4d7b12bbdefc3b6e0e39658d6c8f6ec1b070

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: 0f4da506da44dfedce0bab947fe8c09864a9c10f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:35 2021 +0800 
-------------------------------------------------------------------------------- 
[NO_HSD][Update ADL MRC version to 0.0.3.0]

Update ADL MRC version to 0.0.3.0

Hsd-es-id: N/A
Original commit date: Wed Oct 27 23:20:02 2021 -0700
Change-Id: Ied0c7cb113980cd9b148c6e190919d368ad1651d
Original commit hash: 1dc4992aa06b8347899e8d2118b8e296fc9f7f2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 035d2e95be24df8aca813993c46d2fe2a7cb1638 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:33 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.247

(cherry picked from commit bdbc71bc19a799a4396929914b622c8dc9750d67)

Thu Oct 28 05:57:13 2021 +0000
Original commit date: Thu Oct 28 05:57:13 2021 +0000
Original commit hash: 3a46038da2e3debde5871f7ea90ec53f73456f88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e013d1a40c929f0f67e9b62d8f07e6c0645923f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:31 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010136475][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Minimize and optimize the PBD

[Feature Description]
Minimize and optimize the PBD

[Resolution]
1. Put common PBD to per byte delay.

2. Keep the existing PBD and get the per bit margin for PBD calculation.

3. Add the existing PBD and new PBD together and program to the PBD registers.

[Impacted Area]
RX and TX PBD

[Register Impacted]
PHY

Hsd-es-id: 15010136475
Original commit date: Wed Oct 20 20:15:00 2021 +0800
Change-Id: I8ca6ff87a5ea74bfed7ec30e40271832b1554644
Original commit hash: df0073ffee52115bb3c57f55c76752be925585b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: d600db27b6d959c7e3a4bfb16e7da0a411a50a5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:27 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2443_00

Hsd-es-id: N/A
Original commit date: Wed Oct 27 08:48:22 2021 -0700
Change-Id: I88561fd6471aaacd99b6cb3a4807990bf90de0c0
Original commit hash: bc06f774addc6500a0dd5a345a5e4f5bd1584887

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bae324901952341afd40eb1e4b1b909f2f765687 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:21 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 27 01:25:03 2021 -0700
Change-Id: I6e4add7109c64b4e9e509de325cc251c96b8c62d
Original commit hash: 57ca8084048d928f3964ca0765ba3e6132855182

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 424d96001b0a06228edf80cc1186c463d57f5e17 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:18 2021 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP Gop V1041

Hsd-es-id: N/A
Original commit date: Wed Oct 27 11:46:26 2021 +0530
Change-Id: I31cdbf594ade3b88e23cf1030a58d41b65d7cf27
Original commit hash: 1a41f41e09ed4fb60e58f2dec187ef4ed4df60e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 07f20a3927762a32d21fdde1e242f032e7833eca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:15 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL/RPL] Enable iRMS by default

Hsd-es-id: 16015006442
Original commit date: Tue Oct 26 19:37:20 2021 +0530
Change-Id: Ia43072f07362268adcdffa9104a4ff110cd726b6
Original commit hash: 65c781526c3891b7d411a7c1c4232d81504bcd5d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 3832b349079e026892fd3d4c05871dc11d4e34f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:13 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] SAGV should disable for 150W

Hsd-es-id: 15010139956
Original commit date: Fri Oct 22 15:09:00 2021 +0800
Change-Id: I771895db2ab5c973235911b2763e2d3e6ad6a45e
Original commit hash: 320cdd82e912575071b48363cab87a4e07a824c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 94032db9da398b910a28ebb84f83bdc6598149b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:12 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Fixed pointer issue on 2441 BIOS

Hsd-es-id: 15010153499
Original commit date: Tue Oct 26 16:09:36 2021 +0800
Change-Id: I347127202c5d412be8546c99247f7b4769f32b83
Original commit hash: f42c8a11f63c7b75fbf059f8e357e39ee4c6722b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: ee83b21de2835c08f1206ad6356bba7101d1df71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:10 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc; Converged Touch SPI controller (THC supporting both HIDSPI and IPTS protocols)

- Hid Over SPI support
-- New BIOS menus
-- New Policy
-- New ACPI for THC

Hsd-es-id: 14014941665
Original commit date: Tue Sep 14 15:19:08 2021 -0700
Change-Id: I438e8522cba116f7fee8d56da5aba8fa89776641
Original commit hash: eebeea20434f8333694669589eef947eda8405b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 56d4a6a4f66becf4d9b35da356307ba1758a670e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:07 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.246

(cherry picked from commit a93f30c825febad75b06dc890be20b317979c368)

Tue Oct 26 18:33:35 2021 +0000
Original commit date: Tue Oct 26 18:33:35 2021 +0000
Original commit hash: ccea65713c97d37869716725c25475b54537182f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2aab6dc379c88f095b6102c26cf94d4106eb8a39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:05 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015056864][ADL-P ADL-M | LP5]Optimize Boot Time for Early Read MPR 2D Training

[Issue/Feature Description]
  Early Read MPR 2D is taking more time during Boot.

[Resolution]
 1. Increase step size in Early Read 2D
 2. Change LowVref to 60 from 20 for Read
 3. Change Early Write2D Min/Max for Write range to -15 - +15 for all Gears

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015056864
Original commit date: Tue Oct 5 12:12:45 2021 +0530
Change-Id: I81461492b24f7e699251067e547d2a94ca32515f
Original commit hash: e82e812bc1d06b56ad84b1aa4da4ea30e0438a00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 778ec5cd764638f73eaba2bd6d30fc14971a03ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:03 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2442_00

Hsd-es-id: N/A
Original commit date: Tue Oct 26 08:51:56 2021 -0700
Change-Id: Ifc7274efc1fb1c2f98f68a9a19d2ff42ef9f052c
Original commit hash: a15357f9f27a74905902e008a63ec7cf9f8caa91

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: adbdc5c994e83480abd3a59efe7cd475a51a1377 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:01 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 26 01:28:25 2021 -0700
Change-Id: Ic8e035fd0a08dcbaf7cfcd5d5d8f3f8b7624207b
Original commit hash: dc7ac993f95538d49ce0ef8e2928626654e581d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f47995e00b810a6e04e5379e970a8cdac073e726 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:14:00 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.245

(cherry picked from commit 0828fe1cd8374439a467aab23ae0e46296f814ba)

Tue Oct 26 07:26:31 2021 +0000
Original commit date: Tue Oct 26 07:26:31 2021 +0000
Original commit hash: cdbc51798efd1f1472d04cad3266ced99bfeb421

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 811b5a1acd9159b32e0c16f2253c5c8d2b841135 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:58 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015049906][ADL-P ADL-M | LP5] Update Memory Clock in terms of TCK

[Issue/Feature Description]
  Update the Memory Clock in terms of tCK.

[Resolution]
  Convert the Memory clock from WCK to tCK

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015049906
Original commit date: Tue Oct 26 10:57:11 2021 +0530
Change-Id: I81301e392acb3f4e10599be974fc6717d64cafb3
Original commit hash: a45dfec3e9d1f881f06f180f406ef0ead8623560

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c66752f9563faf8fb1984691f210b5602e69a1ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:56 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Fix StorageD3 setting base on the Platform/Board type

Force changing StorageD3 from D3Cold to D3Hot should only apply
on ADL-S Desktop platform. Fix the logic.
Using Pcd instead of SetupVolatileData variable.

Hsd-es-id: 15010150223
Original commit date: Tue Oct 26 10:18:20 2021 +0800
Change-Id: I9f6bc09d1b7da763cd6013d1d17ad971604870a2
Original commit hash: 1ad30123aea70e1514c3f7e9d08d7add64432c0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: d74340f0988d64cc9d2b65e83827ffbd82f7c48e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:54 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL][CVF] Update new ACPI HWID for Cloverfalls

[RPL] Update new ACPI HWID for Cloverfalls
Cosmetic Changes for Virtual Devices used in CVF USB Mode

Hsd-es-id: 15010140915
Original commit date: Thu Oct 14 14:50:06 2021 +0530
Change-Id: I14d707d52b5427346cc936320c738b8ea20e99ef
Original commit hash: 43155eddfeed814f6b75eecf142cb23759d16f7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl

================================================================================ 
Commit: 02d25c484f67a1331ecf1c4307ec9d83910ed59a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:50 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.244

(cherry picked from commit 731e668d7253a06e7712b987599202cba1157779)

Tue Oct 26 03:04:01 2021 +0000
Original commit date: Tue Oct 26 03:04:01 2021 +0000
Original commit hash: b7b8b836827b8785be96d06d37f9cd1d56a3445a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 92c039b70d2230101ffd9033567bd40db4f2ee44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:47 2021 +0800 
-------------------------------------------------------------------------------- 
[change_request][ADL-S ADL-P ADL-M | DDR5 DDR4 LP4 LP5] Add support for LP5 to CalcRxDqOdtAverageByteImpedance and update ReadODT training

[Feature Description]
 - Add support for Lp5 to CalcRxDqOdtAverageByteImpedance
 - Merge code of ReadODT training to official MRC from EV

[Resolution]
CalcRxDqOdtAverageByteImpedance should use this formula:
Adl mobile will always be in OdtModeVss.
DQ, DQS, ODT Ron Groups (DQ Tx Type):
    Vref_pupcode = 192 * Rext / (Rext + Rtarg_pup)
Since the pulldown strength is relative to the pullup strength, the Vref/Vsupply ratio is always 0.5.
Vref_pdncode = 192 * 0.5 = 96

[Impacted Area]:
ADL-S ADL-P ADL-M DDR5 DDR4 LP5 LP4

[Registers impacted]
  MC [] PHY [] Both []

intrnal only:

Hsd-es-id: 1309188951
Original commit date: Thu Oct 14 14:27:22 2021 +0530
Change-Id: Ie52180ad0e6a034f76b152439f61677181e293e4
Original commit hash: 6d344a513884026cf3d5cabdc4ad12035f0d6efb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 22fcb621d9ec0c95e257efab9206a405369472b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:45 2021 +0800 
-------------------------------------------------------------------------------- 
TXT/AlderLakePlatSamplePkg: [ADL] DprSize of CpuSetup maybe always grayout

Resolution:
In CpuSetup.hfr, CPU_SETUP.DprSize is grayout by NOT ideqval CPU_SETUP.ActiveCoreCount == 0.
Please also check CPU_SETUP.ActiveCoreCount.
It will be grayout when Txt == 1 and its default value is 0xFF.
We should change to "OR NOT ideqval CPU_SETUP.ActiveCoreCount == 0xFF" for DprSize.

And as there is no dependency between HT(hyper-threading) and TXT,
setup file is updated to remove this dependency.

Hsd-es-id: 15010122979
Original commit date: Wed Oct 20 18:13:29 2021 +0800
Change-Id: I4afd6b0bddd38f8ae5852991ba7db5c6b5d6e72e
Original commit hash: d6ea821428944e4fa1e1dd67c7575fdc64ebe84f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 017414befb27ad0b25e015bcff166678b803128b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:43 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.243

(cherry picked from commit adfbd6191374a5f063fe4fd481dc75e68bdfa454)

Mon Oct 25 23:50:55 2021 +0000
Original commit date: Mon Oct 25 23:50:55 2021 +0000
Original commit hash: 03d7e9e6963973252fe4e353518285d60021e8a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e241e7db61cea1ff797b61a26c25c4e6a5782af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:41 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015047300][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Update BwSel Calibration threshold value to 2

[Issue/Feature Description]
  LdoFFCodeLockCalibration fails on few parts at low frequencies with current 'software closed loop BwSel threshold' value of 4.

[Resolution]
  Reduced 'software closed loop BwSel threshold' value to 2.

[Other changes]
  Fix 'Outputs->MemoryClock' value in McFrequencySet to reflect right Memory Clock Speed.

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: 16015047300
Original commit date: Mon Oct 25 22:10:41 2021 +0530
Change-Id: I9c2d128f92c95d1b3524a95cd377f306a088ea50
Original commit hash: 7e24f6bc59789a80a68b526d5d0cd2fef49889cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: b4ac5f598d64a030844ede9a8e36722af7c50d9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:38 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2441_00

Hsd-es-id: N/A
Original commit date: Mon Oct 25 08:49:36 2021 -0700
Change-Id: Ibe646a8171ff9129f9627340e7241b77bfd19601
Original commit hash: 97c0c3abf871705838385017aa5cd5dd5200f914

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 520b112174b0d6cec46ee608a6d15fa93f0d1413 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:36 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.242

(cherry picked from commit 0f883f23a054aad6c57e93dab5b1370be0c7b2a1)

Mon Oct 25 08:55:41 2021 +0000
Original commit date: Mon Oct 25 08:55:41 2021 +0000
Original commit hash: 8a2f4814b046638512777530fbb344853d4bb3c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d1a24092c07252834a81600edd569b5f0ef1170a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:35 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][CVF] Added USB Port support for CVF USB Config

Added USB Port support for CVF USB config
Cosmetic change for ADL-P

Hsd-es-id: 16015039169
Original commit date: Tue Oct 19 23:50:59 2021 +0530
Change-Id: I3e05109edd2fb8a644c7f438d8d300aeae7f1cfa
Original commit hash: 7874d7d1c26ccf5bd052f24ded3cca9c0ec79d5f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 4a8cfb3476fda146e0487a6b66f6ad6036b2b745 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:33 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 25 01:24:58 2021 -0700
Change-Id: I28801244e57cee797e86b2d88109d2347c077211
Original commit hash: 1d6c811c229a169dcfd501b2a3e7dbefacf1a7cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 905204b0214042fdb092b11bc0820b21962171f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:31 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010149123][ADL-S ADL-P ADL-M | LP5] Use default DQS DCC value if the eye width is 0

[Feature Description]
Use default DQS DCC value if the eye width is 0

[Resolution]
Use default DQS DCC value if the eye width is 0

[Impacted Area]
DCC, WrT

[Register Impacted]
PHY

Hsd-es-id: 15010149123
Original commit date: Thu Oct 14 22:11:52 2021 +0800
Change-Id: I8e65d907391c9c30ddd8990f3b26b3c85d4d9cd4
Original commit hash: 5da33dcc831b14a6064ac6202ea2cc31ccff208d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 5ec7cfb5d1be4db337c393ee14976f3579a736e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:29 2021 +0800 
-------------------------------------------------------------------------------- 
Fix SLE issue

Hsd-es-id: 16014975243
Original commit date: Mon Oct 25 12:28:00 2021 +0530
Change-Id: I6378c903a07c767658f40e9fa8986d6dac5d1cfc
Original commit hash: 0894e6769cdf4ad2d415931402fc47d70de8428b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h

================================================================================ 
Commit: 5d5154682632bcccdae26633104f2631d43a223c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:27 2021 +0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/PcieRp]on disabling PCIe root port with device connected , controller will not power gated after G3 blocking S0ix

Updated the function disable flow according to the latest bios writers guide recommendation.

Hsd-es-id: 22013966715
Original commit date: Tue Oct 12 14:56:25 2021 -0700
Change-Id: Ia2486f8319e13112a474a52381bf001f66469057
Original commit hash: 3ca513fdf40420b4b6d01526d9d49e0cf448eb8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 8cda33f18b7efd24d379448206537e31c3136c98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:23 2021 +0800 
-------------------------------------------------------------------------------- 
GGC change for TXT issue

Hsd-es-id: 16014975243
Original commit date: Fri Oct 22 21:25:19 2021 +0530
Change-Id: I48db763e63651044081d5106e96ea394a638d599
Original commit hash: 2c2e851adbe4e4c38dd9a32b52dd64e1b6e4f032

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h

================================================================================ 
Commit: 5a0777f77fb4a95a24371fb9d380cd8b914a5678 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:22 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.241

(cherry picked from commit 464b7193a5720d030c07aa8aafda161f72dc0c67)

Sun Oct 24 17:09:51 2021 +0000
Original commit date: Sun Oct 24 17:09:51 2021 +0000
Original commit hash: 0a7c605b9e1d140bb8819317495ed21641556d7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 50450f3b4fd7f478178c2d755e2777c5ccc65df5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:20 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015035826][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Disable opportunistic self-refresh for ADL-P memory techs.

[Issue/Feature Description]
Disable opportunistic SR for ADL-P/M across all mem techs.

[Resolution]
Disabling opportunistic self refresh by:
a) Set SpidLowPowerCtl.Bits.selfrefresh_enable = 0;
b) Set SELF_REFRESH_IDLE_COUNT as (0xffff)

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
MC

Hsd-es-id: 16015035826
Original commit date: Sun Oct 24 17:10:08 2021 +0530
Change-Id: I35975d6c1ad6b65c300c177d521fb88ebf73067e
Original commit hash: 1bf3a6ea5a8e7face9731d32d5d7ae5d54739295

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 8916160bced9ec3d2015094a9bbb6829b60c1847 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:17 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2437_00

Hsd-es-id: N/A
Original commit date: Sun Oct 24 08:47:28 2021 -0700
Change-Id: I1c698dc0d16070e526c29627f89ea9dd2ea1e2f0
Original commit hash: 1cf016c42706446c653c06cabaa89f2c9ffff2ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0d4e11569ea0876b0296aa58a928c6a5074ba4fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:15 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.240

(cherry picked from commit b1e854fc0de031e51d5fa855fa0e23922c4090a5)

Sun Oct 24 09:46:15 2021 +0000
Original commit date: Sun Oct 24 09:46:15 2021 +0000
Original commit hash: 57a1dd7bbdfb4f9afc29cd656205e262882e4efb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9be33108df3c7b808e1a430ce2c0585835a9c0f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:13 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "Revert "[ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration""

[Issue/Feature Description]
  This reverts commit 8deafc727ad6146969d16c3323dba841e1a109bf  https://git-amr-7.devtools.intel.com/gerrit/#/c/155541/.
  The change was reverted in 2.229, but later, FV showed it's not caused by this change, so, add it back.
  LdoFFCodeLockCalibration fails on few parts at low frequencies with fixed VdllTargetDacCodes.

[Resolution]
- Implemented new Bandwidth Selection Calibration algorithm which sweeps VdllTargetDacCode and runs
  Bandwidth Selection Calibration until BwSel values are converged above threshold value.
- LP4 LowFrequency switch frequency is changed to 1600-Gear1 from 1067-Gear1.
- Reverted 'Dll Weaklock Control' register settings done as part of v0.0.2.144

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: NA
Original commit date: Sat Oct 23 23:52:42 2021 -0700
Change-Id: I7a3ab6030716a6efd34b2a15978331d21e4f4f44
Original commit hash: 8cf0ff22c6c5d478e82b2797ac5f486404d6c6d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5e698d447cc72e9225bcae881f419aca5036132e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:10 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 24 01:24:06 2021 -0700
Change-Id: I7d47d25e785088f00fef81dcafbd92da08009dc7
Original commit hash: cdbb8c9bce00bbb1ccdb03f7a18969b2ecd358e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8ae94471709dc1b3360c8781e869b921e7267266 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:08 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.239

(cherry picked from commit 651fd9c38be0a218c58722032320f99d6584f1fa)

Sun Oct 24 05:38:25 2021 +0000
Original commit date: Sun Oct 24 05:38:25 2021 +0000
Original commit hash: dd44c34bf897393a94bbbb40506ba89c052ffd3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e4d3af23e6c33e9e18ea2ceef45bfa782a6a6237 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:06 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-P ADL-M | LP5] MRC RPQ and CAS Clubbing Configuration Change for all LPDDR5 SKUs.

[Issue/Feature Description]
Configuration changes for following MC scheduling features to be done as per PTP team's recommendation.
1) RPQ Request Merging
2) CAS Clubbing

[Resolution]
mc_scheduler_mem_sb.merge_req_reads_pq_0_0_0_mchbar.enable_rpq_req_merge = 0
mc_scheduler_mem_sb.sched_second_cbit_0_0_0_mchbar.disable_cas_clubbing  = 1

[Impacted Area]
LPDDR5

Registers Impacted:
MC [x] Phy [] Both []

Hsd-es-id: 16015017766
Original commit date: Thu Oct 21 13:15:12 2021 +0530
Change-Id: I4a9a3cb3bd6fd6317df3f7549ca92a1f48a2aa27
Original commit hash: 97b9862e170c30b6f37ed93275e74927c79b92b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: e299206d9e27e6cc27372219d41196cdcbfa5351 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:02 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.238

(cherry picked from commit d79f4ed0858590582da129792f1eb17859fd40f0)

Sat Oct 23 17:24:14 2021 +0000
Original commit date: Sat Oct 23 17:24:14 2021 +0000
Original commit hash: 34392dcc1dd7abaa2311d169329bb9d9b8611791

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f5c7ef69c3772990cfb4dc2a551bbb8813f75047 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:13:00 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015034159][ADL-P | DDR5] Tune Clock Alignment for 4400 Gear4 also Disable CA parity mode for CATM on Gear4

Issue:
 Two bytes show very low margin in RDMPR at 4400 G4.
 This leads to sporadic training failures, mostly in LCT.

Root cause:
 CA bus seems to be unstable at 4400 G4 with the current CCC clkalign settings

Solution:
 Change CCC_CLKALIGNCTL1.clkalignd0piclkpicodeoffset from 0 to 128 for DDR5 4400 G4 only.
 Additional change -- disable Ca parity mode for CATM on Gear4

Hsd-es-id: 16015034159
Original commit date: Fri Oct 22 22:13:10 2021 -0700
Change-Id: I147be7487848e8dfc263317556bbc1591c88ad9f
Original commit hash: e4e8786c694c9f9fa48a95e9151c4182acb8d8b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7010fcb8112991e610122dd930e8f8fcbbd851dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:58 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2436_00

Hsd-es-id: N/A
Original commit date: Sat Oct 23 08:50:11 2021 -0700
Change-Id: I9efda3210286bbd5d434081c95089e168a838268
Original commit hash: 42921268826186565a815ea9c5988e6ca4f6dda5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 032cc963d295b36b5af60525232922934473b26f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:56 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 23 01:24:23 2021 -0700
Change-Id: I222535acceef1bfcd152c100696faeabddada3e9
Original commit hash: ae9d0c5333b6b8255b30d0df5b97bd185d338f87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f224e4dd080c9ef6e1ea4b62071246ed405f95de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:53 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2435_01

Hsd-es-id: N/A
Original commit date: Fri Oct 22 08:50:17 2021 -0700
Change-Id: I22c91a11333732c44608df81a7bb9f8868b19bc9
Original commit hash: 95215725be177774fb15172f67d76f5cba9f5c73

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 769637c1c6d49acb05a2d6e0fc215e57fddd6d88 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:51 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000006

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Thu Oct 21 23:13:41 2021 +0800
Change-Id: Id01f2ee8a37f07c46da61a01e3ddb95d1adef626
Original commit hash: dcb1e5b91154297d6f15fac4bdc0d9d99c5b93c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: dc36835329a1d75ada982d637a01304b5b67c8de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:47 2021 +0800 
-------------------------------------------------------------------------------- 
[TCSS] Declare _UPC and _PLD in TCSS XHCI HS01 port

Declare _UPC and _PLD in TCSS XHCI HS01 port as not visible and not connectable because HS01 port is actually not functional.

Hsd-es-id: 16015013840
Original commit date: Thu Oct 21 13:57:09 2021 +0800
Change-Id: I9a3913305e77094e2e26f56c8d8444231e425c4d
Original commit hash: 785618fb6689acf77fdaa65df69ca4b277fb8466

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 57b51e7a7ebd95f3a32c7595941e1fb8aa683295 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:45 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2435_00

Hsd-es-id: N/A
Original commit date: Fri Oct 22 02:54:11 2021 -0700
Change-Id: I8c424a235683b8e6647452a885fae4f0e7b96e09
Original commit hash: 636597223764b810a52a738cd2e913b1fa562e87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6579b5c323a0d52e41e0b1865626d343a6b1fa66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:44 2021 +0800 
-------------------------------------------------------------------------------- 
PlatformPkg/RPE: Without Erasing SATA SSD, SUT is Booting to OS directly when triggered with Real mode.
PlatformPkg/RPE: Report BIOS status is not correct in AMT_86 of PETS test case.

Issue: 1. SATA frozen bit is set, and board doesn't assign sata power pin to power off sata due to it requires HW reworked.
       2. BIOS report success status even SSD authentication failed.
Solution: 1. Remove storage device gpio power pin assert/de-assert code since it is very board specific change.
             Provide a SecureEraseHook to skip G3 cycle if OEM has method to reset storage device power.
          2. Directly return Access Denied when OPAL password authentication failed, and update BIOS status based on the result.

Original commit date: Fri Oct 8 17:35:24 2021 +0800
Change-Id: I878982917302c8995bb98b227bd438a6b087dec4
Original commit hash: 1da129fe97cdd1e08025ff86d811995b23151ab5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 77d721a1ef5cb9d8781a0297e9df0de62cb24dad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:42 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 22 01:24:07 2021 -0700
Change-Id: I4e7739688a8e37d95e65a485fd8316a09d37ec28
Original commit hash: e44860fdfaea99dc180dab921f91b3101243ae00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8351e598d47de49925c81e08b0601e36d58b1584 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:40 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Support Multiple FwUpdateLib in single BIOS

[Description]
In single BIOS support different generation ME FWU Update.
To differentiate ME SKU/generation using different GUID.

[Change]
1. Generate the four GUIDs for different generation or sku
   - Lp_Cons : 1AD8F003-222E-4FD3-A9D1-B247A0215D9B
   - H-Cons  : D9083D94-44EB-4846-9BDE-319E6E51C481
   - Lp-Corp : 79EFDF41-DF5E-448A-BAAD-7EEBD5513DC1
   - H-Corp  : EF669ACB-AA19-4698-A0EF-5BC4D13716FC
2. Identify PCH type in PlatformInitAdvanced to install specific GUID
3. Add the FWUpdate library different version for different generation
4. MeFwuDxe: FwUpdateLib instance for different generation
   - Produce the gMeFwuProtocolGuid
   - Only one instance in a platform
5. FwuOnProtocl: Wrapper to locate correct FwUpdateLib instance
6. Upgrade the FwUpdateLib to 16.0.15.1545

Hsd-es-id: 15010117663
Original commit date: Wed Oct 20 23:18:02 2021 +0800
Change-Id: I6d3e2b1f76943fca2a6633a5bfd805ee6a3750f4
Original commit hash: 0329b8fe13fa431afac22b3d57d56994f8ffc3cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/PlatformCommonLib.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 8f86971ac5f64c7c99c89362db52aede3c8d84fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:37 2021 +0800 
-------------------------------------------------------------------------------- 
Fix the issue PMAX device option not expose in ADL-SBGA DDR5

Previous condition check - "#if FixedPcdGetBool (PcdAdlLpSupport) == 1"
exclude SBGA platform, which DDR5 board is also designed with battery

Hsd-es-id: 15010088265
Original commit date: Sun Oct 17 10:23:33 2021 +0800
Change-Id: I15eb02bc6b1c90caf4412f3c7fc54be8c89c90b1
Original commit hash: addeb0c6b26b88d8208d678d3cd8f01b8caea206

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: e4ffbe24095bec8e5d204e8139488e0c4d4be870 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:35 2021 +0800 
-------------------------------------------------------------------------------- 
BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry.

BIOS have to configure dTBT CIO_PWR_EN GPIO and dTBT SLOT_RESET GPIO as
 Host_Deep_Rst to prevent glitches happens due to restore of GPIO config
 to default value during Sx and reset cycle as GPIO were configure as
 Platform_Reset.
Now as BIOS is programming these GPIO as Host_Deep_Rst, so its value
 will remain same even after Sx and Reset Cycle. Which means last value
 of dTBT was OFF state will still be mentained even after reset/S3/S4
 Cycle. So now BIOS have to take care of dTBT GPIO ON processes manully.
 Which mean enabling those GPIO during BIOS boot phase. In this case
 BIOS has to add 10ms delay between dTBT CIO Power GPIO Enable and dTBT
 SLOT Reset GPIO enable to follow dTBT BWG requirement.

Hsd-es-id: 16014877758
Original commit date: Fri Oct 8 13:16:43 2021 +0530
Change-Id: Ic313837f1c23591b69b0cd27f03fbb40b5acc07c
Original commit hash: 335db7cab8add34e8de4d5cc6283a1299868fba4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: a30af14cc9d84cae3c5d5f51078bc3acb2fb7cd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:33 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry

Modified GPIO (PCIe SLOT_2 Reset/Thunderbolt CIO_PWR_EN) pin reset config to Host_deep_rst

Hsd-es-id: 22013819456
Original commit date: Tue Oct 12 12:18:32 2021 -0700
Change-Id: Ifc24949cecdf0ad3f6d16ae9e3f649d654ccc7aa
Original commit hash: ce7d722b805468ae2e371ba44fb515a46d6e1c9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: cec0bd11905ac5cd8024187af28b1058f76a2bf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:26 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2434_00

Hsd-es-id: N/A
Original commit date: Thu Oct 21 08:49:41 2021 -0700
Change-Id: I3eacc138b94db0159b0d3d30cde7c796fcaaf3d6
Original commit hash: eb5b645fe5f3f4730f3233251726c9d83d648303

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8a02ab7921b4178cd305aafa202bf088033001bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:24 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] PS2 Keyboard option must be disabled by default in desktop

Setting PS2 Keyboard disabled by default in setup options in all desktop skus except when game mode is enabled.

Hsd-es-id: 22013741455
Original commit date: Tue Oct 12 17:25:17 2021 +0800
Change-Id: I13baa8ccf5dadd02e3a2a424f3c15a513125d820
Original commit hash: 399a51c079e48bc29a10c4e615a20a548d10a24f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 861b231abb56c0478a4a5576fa74673016c9db54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:22 2021 +0800 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000015

Hsd-es-id: N/A
Original commit date: Thu Oct 21 11:57:54 2021 +0530
Change-Id: I2d6e57876bd4ea9ad2800afb46036b829c13502b
Original commit hash: 06eb8372885cfd04845f980fb9881dd5664086d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: cf803086b8b9438a25945f5abebcfd6e553e6930 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:20 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for ADL-P K0 Production patchID 0x0000030e

Hsd-es-id: NA
Original commit date: Thu Oct 21 14:11:16 2021 +0530
Change-Id: Id03e559b0a201eaa47e5fad11ce9fef91429340c
Original commit hash: 2ae31e45a016b26845e42e99ce9f70cebd6302e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f1536fff624d9f0d024967ee71fb332ef35194a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:18 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 21 01:24:28 2021 -0700
Change-Id: Ibdadb13154fc02f44a82c7aa2609ff36ed8d7a66
Original commit hash: 9ce5436339b9947135195bc0a98cb6444328be66

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4c6a07d6f1e441f3889858bee453602b7d6f0b91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:15 2021 +0800 
-------------------------------------------------------------------------------- 
Change in Per Core Disable Implementation.

Read the Core enable BitMask from PCODE and update the Setup information accordingly.

Hsd-es-id: 22013977020
Original commit date: Fri Oct 8 15:40:01 2021 -0700
Change-Id: Ie568705a872b4ac055dd341e5cb8d1745f1de742
Original commit hash: 47e6f9796e0473fe387e8d3e6795f95821af7f03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 6d6ccb1ff6c4aa23d004c2cfe4e19b2538c15655 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:12 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] add the definition of "all" in capsule build readme and revise capsulebuild.bat accordingly.

Hsd-es-id: N/A
Original commit date: Tue Oct 19 09:22:40 2021 +0800
Change-Id: Id57bfd3a45663ef1d30a2713ba4c68f6c141a626
Original commit hash: e57df03bf38e7d879bf0c88f8bce72c8f3d9360f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: ac712586fe5b80f9578fe9142832f6cbe62122ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:10 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2433_00

Hsd-es-id: N/A
Original commit date: Wed Oct 20 08:48:23 2021 -0700
Change-Id: I174cf01c71bffca2d88426898c067d23d6a24f7e
Original commit hash: 76f05f19ab61655e1b86d1304ea9457b9a2503a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 61669b355411b23534ca0479fc8618f7cf578a41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:08 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.237

(cherry picked from commit 4728fc28345a6448ba2cb77bf89e15b6ffa639a7)

Wed Oct 20 14:53:01 2021 +0000
Original commit date: Wed Oct 20 14:53:01 2021 +0000
Original commit hash: 2ac22fe3429eecb36187f9f884d6f760a75c615f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7d4dbfb419de3608360d49f4b899d8d274939c61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:07 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010120607][ADL-S ADL-P ADL-M | DDR5] Boot time reduction-skip Tx DQS DCC training for freq < 3200

[Feature Description]
1. Boot time reduction-skip Tx DQS DCC training for freq < 3200 when the DIMM configuration is not mixed

[Resolution]
1. Don't run Tx DQS DCC training for freq < 3200 when the DIMM configuration is not mixed.

[Impacted Area]
PHY DCC

[Register Impacted]
PHY

Hsd-es-id: 15010120607
Original commit date: Wed Sep 29 01:30:18 2021 +0800
Change-Id: I8209953e2f518962f639005e6742581c3d9ea153
Original commit hash: 6d9a14815dcee78dc79e5649a612be0d237a3ed1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 0ecf05d280cbb594301468573a23674d23e8bb35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:05 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][RPE] :Perform coldreset after Reload BIOS Golden Config Action

 -SUT is getting hung at PC 0xA5F with TXT enable and bios reload golden config flow

 -Perform cold reset instead of warm reset as TXT requires a full power cycle

Hsd-es-id: 16014822580, 16014883051
Original commit date: Wed Oct 13 11:46:27 2021 +0530
Change-Id: I75bded4986a212372533f1a275352410360b2bb1
Original commit hash: 26d244b4615ab5e6f31610cf8625caa5442f22c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 0004fe03e15862f2579e9ed8f917a3fe6c1fb312 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:03 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 20 01:22:53 2021 -0700
Change-Id: Ic89d95516cabc89bc29ffada7b646c9a8bb02b63
Original commit hash: c0f4bd71e288eca8a753a29e15a3ebe6714cedde

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: cfe71c4a1526bc464f7b33618cfc79ca012f615b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:12:01 2021 +0800 
-------------------------------------------------------------------------------- 
PowerManagement: [ADLS] Error Event (ID 35) happens in Windows Event Viewer while Intel Speed Shift (HWP) Technology is disabled

Fix the Fvid Table for EIST

Hsd-es-id: 22013811710
Original commit date: Wed Oct 20 00:21:46 2021 +0800
Change-Id: I2704d162d0c6f70855039a088b2029777c656384
Original commit hash: 01e390f0541c93dc486d3256dd173d77355236dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 044047c97403f58c2ce25a01e83b020d36487eab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:56 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.236

(cherry picked from commit 1b07fe7fecf26978cbb31452eafcf3eaafdf735f)

Tue Oct 19 16:25:01 2021 +0000
Original commit date: Tue Oct 19 16:25:01 2021 +0000
Original commit hash: 854de089d3d4ab85450e7eb5879ebc55d13e6724

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 79fe30dc0198ccbad592c73b6486be6ec44e514d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:54 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014992554][ADL-P ADL-M | LP5] Enable Dynamic Pi Clock Gating

[Feature]
  Enable Dynamic Clock PI Gating feature for power saving in Idle mode.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014992554
Original commit date: Tue Oct 19 19:06:21 2021 +0530
Change-Id: I48b07ca30dfadd7c9f39eb39bbea505b7a3bb6a9
Original commit hash: 682812b2594802b961157aa1d7b53a49129d345b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 1484ebe990dd7b9d7a1aa4a6d599901388620b90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:52 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2432_00

Hsd-es-id: N/A
Original commit date: Tue Oct 19 08:50:30 2021 -0700
Change-Id: I0b755b3292aaa6c6b993fb015bfe9669580c943a
Original commit hash: ce6b00cc1227e8ad13bcc582858720108aa06f58

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 402d470c495542fe6c87d298e96f6ddd00b8421f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:50 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Change default IA SVID Slow slew ratio to Fast/2
 - Performance improvement through C-state/GV latencies reduction.
 - Setting default Slow Slew Rate to Fast/2 for mobile segments as well.

Hsd-es-id: 16014988804
Original commit date: Tue Oct 19 15:15:57 2021 +0530
Change-Id: I8b706ecade9dc6a77c1a98f3fa862f462b732f2d
Original commit hash: 0993d291447163c34ae87f69fc0bbc970a4d2242

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 814a12d383c435a8bda7522c60986f038f1d52c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:46 2021 +0800 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000014

Hsd-es-id: NA
Original commit date: Tue Oct 19 11:15:13 2021 +0530
Change-Id: I8e2b3d3402c0b81f879d34b3e925e602135f1b40
Original commit hash: 5dd450b3dbe2ee1e97a479dfc1bdf6aded223065

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 55d8de428ebe82b3cecf38c05f5310e67bf74efb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:44 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/ADL-M][IMAGING]: Modify Cam1 and Cam2 connector gpio setting to GpioOutDefault.

CRD G3 card LEDs are glowing despite all Control Logics and Camera links are disabled.
To fix it, modify gpio OutputState from GpioOutHigh to GpioOutDefault.

Hsd-es-id: 16014926208
Original commit date: Tue Sep 7 14:54:08 2021 +0800
Change-Id: I1d84b9c1fc39ed3f9384f283fe7696bfec0e354d
Original commit hash: 85085668f7feb70a2c1c2efbce9a76b77ce64b1d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 2926e7195918ff0499fd741434d431edd2de656f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:42 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 19 01:32:23 2021 -0700
Change-Id: Iaa8110e91813806d40d4f1393cb4ce908134de6d
Original commit hash: cd41bbd1d54c2304ac5bb43d47e56b436161e38a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2a7e2a84f4691525b83f068ea9d9072bda423e9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:41 2021 +0800 
-------------------------------------------------------------------------------- 
[CVE-2021-33122] Hardening of SpiSmmStub TOCTOU

Hardened SMI handler against TOCTOU attack. Copied data from the Commbuffer
into the SMRAM and used the copied data throughout buffer check and
the operation. It is an update for AlderLake.

Hsd-es-id: 18018485493
Original commit date: Wed Sep 29 14:54:47 2021 +0200
Change-Id: I4011501189307e6556157f22d40d4e58c1f21f7e
Original commit hash: e4ae8d0c91b5dc6a694dcb98ff1ed5b2dfd63c5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: a99bdfc2d8cf2d394320b9271a730f8091b45b65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:37 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-M R0 Production patchID 0x0000040e

Hsd-es-id: NA
Original commit date: Tue Oct 19 09:58:51 2021 +0530
Change-Id: I0fec8d66eb08b91ffb377b01ca5dcff1401a26e0
Original commit hash: 12567beffb3642334734bc5891d54a249a62c5b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0a20492de1ff50d5dfd3a855c4ebb9854b5f6e4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:35 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.235

(cherry picked from commit 976a8d0263a7c1e01e81485f2093d5fe0e787f6a)

Mon Oct 18 17:45:21 2021 +0000
Original commit date: Mon Oct 18 17:45:21 2021 +0000
Original commit hash: 137bd185d782d8ec4df7a830af9aff8713c021a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 541c82b0fefb0debea4adab9708646f91f472d18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:33 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][16014976617][ADL-P ADL-M | LP4 ] Fast boot fails with MRC version 2.234 on LP4 system

[Issue/Feature Description]
 Enabling the DOP Gating in LPMODE2 causing the issue.

[Resolution]
  Disable the DOP Gating in LPMODE2.

[Impacted Platform]
ADL-P LP4

Hsd-es-id: 16014976617
Original commit date: Mon Oct 18 17:50:27 2021 +0530
Change-Id: I6a1bf722ded09eff1cdbd6562c17c5ef9e2b832b
Original commit hash: bd8c18db593bf14bc28b55f6ec72a10293f2e115

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 25c99acf79264536ba21e5437514433cb3008436 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:29 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2431_00

Hsd-es-id: N/A
Original commit date: Mon Oct 18 08:50:41 2021 -0700
Change-Id: Ibda1f725d6e5468c0351cf08eb99e0dd259cf690
Original commit hash: 6d8a9d9c40189fc607caeee5ed2ca09f8557e6a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 21509ad6c32aa717f0c154725cfe420d1bfd0f1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:28 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 18 01:30:35 2021 -0700
Change-Id: I4b090e4a8bac8893048a8c1b314ee0701c653687
Original commit hash: 68352ea5cdbab33b44355165185bf2c47f52b56b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bb57364206399c6efd45b4122b1e09722eb4b5a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:26 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Enable build command "prep stage2 & bld"

Hsd-es-id: 1309159244
Original commit date: Wed Oct 13 14:57:48 2021 +0800
Change-Id: Ie4fb125c40d6b9fe8b7993376f65ac301105a004
Original commit hash: 7198ca863c56296fc86ee74a7122d440aefd5450

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakePlatSamplePkg/PlatformCommonLib.dsc

================================================================================ 
Commit: 6f17a1dc35a45db5ad7f7ee8f6998b45f0e262b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:22 2021 +0800 
-------------------------------------------------------------------------------- 
[RPLS][OC] Not able to vary [CPU BCLK OC Frequency] in BIOS menu for S19 RVP  + RPLS A0 CPU (QDF:Q1BT) + RPLS PCH (QDF:QYLE)

There is some frequency calulate error that makes the result is 0.
correct calculate method to fix this symptom.

Hsd-es-id: 14015306721
Original commit date: Fri Oct 15 11:58:01 2021 +0800
Change-Id: Ibc5b38ab2f85f0c0d0e8dfe33b4df1a6e370f6e1
Original commit hash: 88edafdeacd5b2a52b1e4f4599bc2276f3529561

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 79742efbed305aca43ae1908d769f91210c43875 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:20 2021 +0800 
-------------------------------------------------------------------------------- 
PmcFivr: [ADL-N] [rev0] Enable PCH external bypass rails by default
and configure  VNN voltage to 0.78V-0.78V-1.05V

According to the PnP recommendation, The following settings are
configured for ADL-N and rev0 platforms
  - External Bypass settings enabled by default for PCH rails
  - External VNN voltage configured to 0.78V-0.78V-1.05V

Hsd-es-id: 16014233510
Original commit date: Fri Jul 30 13:00:23 2021 +0530
Change-Id: I425dcb334e2c0f627e2118d078b53045703cb636
Original commit hash: 8dd644f3bfa767fe45872135f5ef8d1bcd7509ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 69605f1c3d92ea0a3c3dafc6d94b9b1ae7a38c78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:18 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.234

(cherry picked from commit 9518890ac836b2442040f314ffc893547773643a)

Mon Oct 18 03:20:40 2021 +0000
Original commit date: Mon Oct 18 03:20:40 2021 +0000
Original commit hash: 49883790f085bec5ca3bbe152b969e86c6e8f371

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1bb87ebfa4298c37ba8e07d0a527caee981288bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:16 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014467872][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Static Spine Clock Gating Enable

[Feature Description]
  Enable Static Spine Gating feature for Power saving.
  This feature will shutdown Completely South Spine.
  This will enabled only on the boards where only MC1 Channels are populated.
  Other changes: Enabling the DOP Gating in LPMODE2

[Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014467872
Original commit date: Tue Sep 28 16:45:23 2021 +0530
Change-Id: I348d6da81a0a7f04df173105fc3a9d0a04fa9c2a
Original commit hash: e6ef34210b3f2d8ab6457a53149239e8f200634e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 5793ad6ba472637712efe46c9ae49a38547ef26e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:14 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-SBGA][TCSS] BIOS Supports Discrete Thunderbolt Controller Capsule Update

Hsd-es-id: 1509147666
Original commit date: Fri Oct 15 16:46:44 2021 +0800
Change-Id: I063b233062c3b05c54ee8ff42a7d18510e9b3f0c
Original commit hash: 70e9651f6fb012e628e1597341db76be574abbbf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: d5bbecaef0b287f5fc16bf7bd770a46dfcec0479 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:11 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] BoardPkg/fdf: Improve the microcode binaries comment

[Description]
1. Improve the description for update the microcode binary file.
2. Always need to put the latest uCode patch in the first priority.

Hsd-es-id: N/A
Original commit date: Mon Aug 2 20:02:21 2021 +0800
Change-Id: Ice48d22d33c899d3d86b4b121cbbb398cbad1b72
Original commit hash: 92c2dee943585e66f7d5e74689c77d4ec99188f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9f745ed616e0bbb96cb412811c76b693d57ae094 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:09 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2427_00

Hsd-es-id: N/A
Original commit date: Sun Oct 17 08:50:03 2021 -0700
Change-Id: Ibafc73689d8b73ac1cfc5c8eca3e9a54fa2c5d8b
Original commit hash: 775900fa88a9f2936e867cd6523ccbd6b54855ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6c7d7f70528ec408956b3c554a8880e377614e9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:07 2021 +0800 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW42_2021
 - Updated PL4 update for ADL S 20 46W

Hsd-es-id: 22013963666
Original commit date: Tue Oct 12 11:00:01 2021 +0530
Change-Id: I1c868b15133c049c0c4b8c71ccf8f7504f640a48
Original commit hash: 5e6539f7955b916b45238c2552a2e2dc957edc0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: d4894e50b430a07f224d7a902db22d59f51d4f96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:05 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.233

(cherry picked from commit 937a6721e4c5e5ee340ec2339dd2a84a18d35d21)

Sun Oct 17 11:23:34 2021 +0000
Original commit date: Sun Oct 17 11:23:34 2021 +0000
Original commit hash: 3b8afa1cd270eef10dd0a3bd9ee3f20845f3ff29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e17614299f3c39d9c03ba2a3465df42c7097f24a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:03 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014957005][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Enable DCM in FIVR

[Feature Description] - Enable 'DDQ FIVR PS5' low power state for frequencies up to 5200 MHz.
  To enable DCM/PS5 low power state update 'Vddq Tx IccMax' to below values.
  IccMax = (DdrFrequency > f5200) ? 0x9 : 0x7;

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  PCU

Hsd-es-id: 16014957005
Original commit date: Mon Sep 20 16:25:46 2021 +0530
Change-Id: I16feda925846cd09f126441fdefce48ff8a065f0
Original commit hash: 8b8c13aeb6c3edd1b3240d33ec79d6650ffd09e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 04e6c6aabd32586cfc1820afcbc46b43a6bd87f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:11:01 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 17 01:23:23 2021 -0700
Change-Id: Icd372acaed3f608d8c6afaf78612e6022943d55a
Original commit hash: a741543904975d4885df69d88f44fac55f9fe942

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 981700ab8acd7a20e364143c7474d49cae72b019 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:59 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2426_00

Hsd-es-id: N/A
Original commit date: Sat Oct 16 08:50:13 2021 -0700
Change-Id: I44cf7e6a6084705d42e10f2367ca0b4f4b0109c7
Original commit hash: 1daa1e769bba109204dc6d07abd93b9b7b918097

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9d958db9fd4b4652ecf9760597f6071ae4b56c23 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:57 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2425_00

Hsd-es-id: N/A
Original commit date: Fri Oct 15 08:50:22 2021 -0700
Change-Id: I513b30ec7d4e3c20e8a6e5bae78a13253180f54e
Original commit hash: 5e00e77a85350198af69cf7ee69bc3ffec9238ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 64645d479bc04af37d9000be12e66b298a802d13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:54 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 15 01:23:31 2021 -0700
Change-Id: I2296a3882f8570f7e81420ea26f88de6a644df97
Original commit hash: 5d542f13dbc133ae895ac0d63330afd5de5262a7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 154c83cc88ef3e6f6887d20ad2dd06cc7bf1919f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:52 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] fix the retimer capsule build bug, which prompts ModuleNotFoundError: No module named 'ConfigParser' in GenRetimerPayloadHeader.py

Hsd-es-id: N/A
Original commit date: Fri Oct 8 13:03:26 2021 +0800
Change-Id: Ic86652c1948022c6f1e216672a2f641fc1c37e1a
Original commit hash: 93aa8201b06c8a11d9a4cc4f3b9f452f839f12ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 526a0a4acae72e6d0ecf1094fff8c45eb562bd06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:48 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P]TBT Retimer Capsule Update Fixed, Function pointer invoked after calling free

Hsd-es-id: 14015175993
Original commit date: Thu Oct 7 20:20:55 2021 +0800
Change-Id: I1b2e1b888fb8ce71829baf4912678748d8516c83
Original commit hash: ab0526fe2fc1aba58422070ed250d16c14c87fe8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c

================================================================================ 
Commit: 32dd3659396b6fad5f5c84e828eb1b2676988222 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:45 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL] stack overflow observed with DDR5/LPDDR5 during premem phase"

This reverts commit 4ac02cdcf8e9c47686462d101a357c0ce1f44e58.

Facing Hung at DD31 due to this check-in. So reverting

Hsd-es-id: NA
Original commit date: Thu Oct 14 22:42:34 2021 +0530
Change-Id: I3a91e0cf1ff524662e821dda584064b61c84dbc4
Original commit hash: 2ab090b169e5f36beffb190a9dde91cf69e867c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 857d82ef264ede07f64d8c5fe184f6f4b7466671 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:43 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2424_00

Hsd-es-id: N/A
Original commit date: Thu Oct 14 08:48:27 2021 -0700
Change-Id: I704c822c4136fe049ef082b9469a47ed8da27d7d
Original commit hash: 5f6ed3e97a14158593c25bff7084bab4c26f7435

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bdf7105549e53135a9580292004d582657fba881 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:41 2021 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLN Gop
  - Fix for Device ID's for ADLN

Hsd-es-id: N/A
Original commit date: Thu Oct 14 16:14:08 2021 +0530
Change-Id: I7c70059842a4b344304ee2b5b2c71ba1391aa930
Original commit hash: 8dde6e4891b752970e6c1e8012166157dffda6ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: d9d1a387600b89caaec28a3c0e3fbd6da2ca3731 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:38 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Trigger recovery when detecting invalid ACM policy.

This change is specific for 0T profile since in 4/4T/5/5T profile, policy corruption is supposed to be handled by ACM and CSME.

An ACM policy valid bit to indicate policy (e.g. BPM, KM) corruption is introduced in ACM v1.18.0 - Bit 54 in BOOTSTATUS register FED300A0
In 0T profile, this bit is only valid when TXT is enabled in Type A TXT data record.
In 0T and TXT disabled case, BIOS cannot tell if ACM policy is valid or not. BIOS can only do some basic check to cover it.

So check with below conditions:
1. If TXT is supported, do some basic check on FIT table including:
   a. Checksum. b. Type A/B/C existence. c. Type B/C signature (__ACBP__/__KEYM__) d. Type A port info
2. If the check in 1 fails, trigger recovery.
3. If the check in 1 passes, further check if TXT is enabled in Type A TXT policy.
   a. If yes (TXT is enabled), check ACM policy bit.
      a-1. If policy bit is 1 (policy valid), do nothing.
      a-2. If policy bit is 0 (policy invalid), trigger recovery.
   b. If no (TXT is not enabled), BIOS cannot tell if policy is valid or not. Do nothing.

Hsd-es-id: 14014878608 1509218966
Original commit date: Wed Oct 13 10:24:12 2021 +0800
Change-Id: Ifff84cb5179c00023f4585c325f287f29430b6f8
Original commit hash: 09928f8daa73827f8ace17f79adc04b782df0d47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c

================================================================================ 
Commit: 63fd082332341c3bc6e4adbbcc767a88bd32a19f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:36 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] stack overflow observed with DDR5/LPDDR5 during premem phase

Set PcdPeiCoreMaxPeiStackSize to 512kb
Set PcdTemporaryRamSize to 1MB

Hsd-es-id: 16014930077
Original commit date: Thu Oct 14 13:43:58 2021 +0800
Change-Id: I499d72ea72115a38372d256cb411427873d2e7ae
Original commit hash: 0a83a78fb6a756952e10395e3c79e85247273c6d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: bae0263f1883ce5edacddab324e735d90367fa60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:34 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 14 01:25:55 2021 -0700
Change-Id: I2b4c6ce817fb6a2aca573b9fe675dfd78b75f0ba
Original commit hash: 666aea7ebf0a8406750ceff7e34947d71a055bef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d26ed2808d6e654db43b9041926329a2e72b9b0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:32 2021 +0800 
-------------------------------------------------------------------------------- 
Removing onboard Foxville card setup knob for ADL P/M Platform

 1)Make onboard FXVL by default disabled in PchSetup.hfr
   and only expose in DT SKULL
 2)Enable onboard FXVL in  AlderLakeSBoardConfigPatchTable.h
   and RaptorLakeSBoardConfigurePatchTable.h only for S8/S12/S17/SB1/SB3

Hsd-es-id: 16014920067
Original commit date: Sat Oct 9 16:44:46 2021 +0800
Change-Id: Ia4da0c797a3f8cdbf6a8f617526bdca21c8e807e
Original commit hash: 7618aaf6be87324de84ad154a348104dad487c54

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 632070a54d35c573d511af8349e617a4b9aca76c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:30 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "ADLN: Updating GOP Version to 1039."

This reverts commit 8b229dc755540df54b1966fbcf5b4380532b7e5c.

Hsd-es-id: NA
Original commit date: Thu Oct 14 13:15:56 2021 +0530
Change-Id: Iac52262bdd3d0371f836d88d0866dfb809616559
Original commit hash: 48cfac11fd0f83d7bd867fedb35ec7838ca1b1ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: d623c0200ee1a39a238d95f4c0f0bd415a8a8ae1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:28 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][GCS] BIOS support on power meter in ADL-P GCS

Enable power meter support on ADL-P GCS

Hsd-es-id: 16014600573
Original commit date: Tue Sep 7 11:09:54 2021 +0800
Change-Id: I459f75cfc9b0bd47878e7ae092e534d268807d41
Original commit hash: af696c91b8f3ff55f80a3e80bd900d7218759d46

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 7353e21d59758093e87a977f047e3d9b43e8a6f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:24 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add following Upds to FSPM partial header.
IbeccProtectedRangeEnable <- opened in TGL (IbeccProtectedRegionEnable)
IbeccProtectedRangeBase <- opened in TGL (IbeccProtectedRegionBases)
IbeccProtectedRangeMask <- opened in TGL (IbeccProtectedRegionMasks)

Hsd-es-id: 16013355644
Original commit date: Mon May 24 16:35:11 2021 +0530
Change-Id: Iec72c669adaf0e77025f1cff6364104e2749d5cd
Original commit hash: 73353266bd9e5f494b2a602e5f9d83ae903226ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 014771d444850d5fb89d0a8b63d8a936473efe05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:23 2021 +0800 
-------------------------------------------------------------------------------- 
ADLN: Updating GOP Version to 1039.

Updating the GOP Version to 1039.

Hsd-es-id: NA
Original commit date: Wed Oct 13 20:00:24 2021 +0530
Change-Id: I23fffc4dc6a91c4a66e76e43157d1ba9ea5a2d35
Original commit hash: e1f35136cadb8130690d6e7124831dee0d245efd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: ce415219dfcec58ca1406d6666a06a21e94153b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:21 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2423_00

Hsd-es-id: N/A
Original commit date: Wed Oct 13 08:51:17 2021 -0700
Change-Id: Idb451c082d6b5f98598f54b17825ab3c531d89c4
Original commit hash: a3b4d96c6593ff6d0f4143a4f5149c9a03d102bb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ade2521310ffe704de0cc0882d90d1642cf53c18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:15 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for ADL-P K0 Production patchID 0x0000030d

Hsd-es-id: NA
Original commit date: Wed Oct 13 10:44:29 2021 +0530
Change-Id: I059cbd8f5c6f4d0224bc0bbb98ee1850f3b21244
Original commit hash: af3e89596030a1a566a11de7eaacb62562557546

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: fcef38fd377c61ed1c0c68b2425568df9e48b59d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:13 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.232

(cherry picked from commit 81e1051d2b867bbc79ae509a90784e315523cc8f)

Wed Oct 13 08:59:17 2021 +0000
Original commit date: Wed Oct 13 08:59:17 2021 +0000
Original commit hash: b567a2f5f15726a0e09110048b2f4ef57723c44c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 730ae32ab4140b9f365cd9e573f9e443cf674ea1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:09 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 13 01:24:55 2021 -0700
Change-Id: Iaad13481f4748fb16cb3fe2d1d4372aaebe81610
Original commit hash: 4ae402c556b4589ba805b3353cf9be3a51bd1ce9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 419519edbfd1d295c56321a15902e7e233a3cf05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:06 2021 +0800 
-------------------------------------------------------------------------------- 
Missing end of double quotes in UNI file

Hsd-es-id: N/A
Original commit date: Fri Oct 8 18:46:14 2021 +0530
Change-Id: If6a5d5ce59458076aab4dfaf0af004b3643640db
Original commit hash: bd83dd6808fb0bf01dfa7c3be439d00d3dbcca94

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: cda58cbfc50d878710fc076807ab8bbc55d96bf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:04 2021 +0800 
-------------------------------------------------------------------------------- 
C1S/PeiVtdInitFruLib: Added disabling DIS bit in GFX IOMMU ECAP

Changes:
1. Added disabling DIS bit in GFX IOMMU ECAP by setting BIT17 in IOMMU_DEFEATURE
   register.
2. Other minor changes.

Hsd-es-id: 14015286793
Original commit date: Tue Oct 12 13:48:01 2021 +0200
Change-Id: Ic7bcc99d05eff6cc29028fa804fa15a34a061420
Original commit hash: 27d2d1a784bfb9b7a92d20508a3a525ec508211a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h

================================================================================ 
Commit: ce447413fb16f574023107b23a40009b6f9dc08c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:10:01 2021 +0800 
-------------------------------------------------------------------------------- 
Dekel Recipe and nFTS value modification to address L0s Gen1 failures

Hsd-es-id: 16014535372
Original commit date: Wed Oct 13 10:05:20 2021 +0530
Change-Id: I63db688dacadb1dcffc268193c27776f1abeaeb0
Original commit hash: d89a75cc510dc0ad75711f0f6e68b33ff50a01f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h

================================================================================ 
Commit: 8057d7c18012bfded7b36efe0797813ae77585c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:59 2021 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1039

Hsd-es-id: N/A
Original commit date: Wed Oct 13 10:22:23 2021 +0530
Change-Id: I389c244cb862bce7c6da03f445b20c7d23942358
Original commit hash: c664923ee374e02cdceb9c8c2d958394dc5ac67c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 701d67373ef6741f6b600ce670904916f60d31ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:53 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.231

(cherry picked from commit a3be807b8692b974b49747834108f0edbc2517f2)

Tue Oct 12 20:23:50 2021 +0000
Original commit date: Tue Oct 12 20:23:50 2021 +0000
Original commit hash: 10ca5c3192d16917d3186bb68d2dac5b04d03498

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 05fb574ea10834208512ff9730b187d08a955850 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:51 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010083242][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] skip MrcWriteEqDsTraining.

[Feature Description]
1. Skip MrcWriteEqDsTraining per EV recommendation.

[Resolution]
1. Remove MrcWriteEqDsTraining from the call table.

[Impacted Area]
Tx Margin

[Register Impacted]
PHY

Hsd-es-id: 15010083242
Original commit date: Tue Oct 12 16:49:49 2021 +0800
Change-Id: I9169de1f6488b2dfb4e17b86b209618ca302b334
Original commit hash: 7a8a3934489f1f89df8cdf5d4c95da621fc32f09

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: 50fd2a73589a9ba4a05aa31679e42570842797f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:47 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.230

(cherry picked from commit c2c7f37d5a09d868b99f4e617d5210514eb82c47)

Tue Oct 12 16:06:04 2021 +0000
Original commit date: Tue Oct 12 16:06:04 2021 +0000
Original commit hash: 86ea5534b7b97a2718a64fadcf69af6d54178b7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ef6e27969d8e535d7def92b8777f1dad2a45566 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:45 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S | DDR4 | DDR5] Add new options to control SAGV threshold and duration

[Issue/Feature Description]
Developers find system always runs at high point when DMB (Dynamic Memory Boost)
is running, no matter if system is idle or busy.

[Resolution]

PCU uses very agressive Threshold 1%. OS might run background tasks
periodically and triggers 1% workload easily. System keeps running
at high point.
MRC need communicate with PCU to use threshold 30% (by factor) and
durition 1ms before starting heuristics down control.

MRC adds new BIOS menu options for that:
SagvSwitchFactorIA
SagvSwitchFactorGT
SagvSwitchFactorIO
SagvSwitchFactorStall
SagvHeuristicsUpControl
SagvHeuristicsDownControl

Currently, user can input the fields from BIOS menu.

Before MRC done, call mailbox to notify PCU about the config, only
when DMB is enabled.

Later on, we might add a new patch to implement the same support to
non-OC SAGV as long as SAGV is enabled.

Notice:
PCU need support mailbox SAGV_CONFIG_HANDLER's subcommand
CPU_MAILBOX_CMD_SAGV_CONFIG_HEURISTICS_SUBCOMMAND,
Param2:
  0~1: for DOWN/UP duration
  2~5: for FACTOR

[Impacted Platform]
ADL-S OverClock.

Hsd-es-id: 1309070270
Original commit date: Fri Oct 8 18:48:47 2021 +0800
Change-Id: I6a3571cf2f53cdcb7ae956b1d5def58d9f0490c4
Original commit hash: 19c8500fe8b26224b86369ee81681fd79b2ad009

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 86478f70a001cfa8da57a0c3b4f8caf4594905c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:42 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2422_00

Hsd-es-id: N/A
Original commit date: Tue Oct 12 08:48:51 2021 -0700
Change-Id: I3793a1d65e988d13a8cda41f7dcebb2f0b0917cf
Original commit hash: db193aae47f15ca9ee878309f2b173d1693a71f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e877043ae8cb6df492732ac2b14de41d92e7ec3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:40 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.229

(cherry picked from commit e7f946f047edca85571b7c41ff17bf6a7e056ad1)

Tue Oct 12 13:41:46 2021 +0000
Original commit date: Tue Oct 12 13:41:46 2021 +0000
Original commit hash: c313e0601a65ecdeda83ef593372b0074598bda4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e16597c7bbb38c3e17601e11f423ecfafc213b85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:38 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration"

Changes:
  BwSel Calibration algorithm implementation from v0.0.2.201 causing DdrIO initialization failures on LP4.
  Hence reverting this change

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: N/A
Original commit date: Tue Oct 12 14:00:37 2021 +0530
Change-Id: I7139199a208a3f2bca6d2f2661b2e8cfa8d5cb3f
Original commit hash: 2fb3a0560b5a9463e3f0f965d0330a8a97de256b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ac8f5d6800c7a75ec1412668b589fc8856255299 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:35 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] GT VR TDC Time Window (Tau) aligned to IA Tau

Several lines of description for the change.

Hsd-es-id: 16014911299
Original commit date: Mon Oct 11 19:43:18 2021 +0530
Change-Id: Ifc62939a9eaf7a68595a801100f75164376a1aa9
Original commit hash: 94973f4cee6a6df044d6e41ef357b9e7c67f0f2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 4e4858bde4b7606cbd4e02fe5f7badf005fb84d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:33 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][GCS] Over-ride default BIOS settings for ADL GCS Audio to function properly

Change the default setting of following items for ADL-P GCS and AEP only.
1. HDA Link = Disabled
2. SNDW #0  = Enabled

Hsd-es-id: 22013923554
Original commit date: Thu Sep 23 11:37:34 2021 +0800
Change-Id: I0055d5c9f5bcc83d1ee4447b73a84679bca1acc0
Original commit hash: 322336eaa0a465c867bc062e2375fd59dc9af04b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 6d4bd309e5bb776f20c16b216a4c5a0895f0a297 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:30 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.228

(cherry picked from commit ebc3f6eab396abc66fd9c71b3c9a24577849cac5)

Tue Oct 12 08:46:58 2021 +0000
Original commit date: Tue Oct 12 08:46:58 2021 +0000
Original commit hash: bb60042a0293ac436d4eecc2e2ae1c8e6f34df06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8494526928c7f05349546a9b35629d0235902fb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:28 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 12 01:27:36 2021 -0700
Change-Id: I6accc2e202839131ba649b272dffab522d2121b3
Original commit hash: b741e4667bc72760faa90f59ada7f9f032819bc1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9dc5e1acd4aaea65ec05041dd4d53f7a9f8f27b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:21 2021 +0800 
-------------------------------------------------------------------------------- 
Detect the HDMI rework using GPIO configuration on S14 - part2

BIOS to load display config table based on the levels of GPP_H_0
and GPP_J_8 for S14.

Hsd-es-id: 15010053550
Original commit date: Thu Oct 7 18:42:31 2021 +0800
Change-Id: I8d073142f436105258f2d2950b2be8e13a3695ff
Original commit hash: 109bc3356e6438fe774cfbb25fa1951dda963fb2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: 92d8fd9eb7aa1615d36e7f5e64732658b138605c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:19 2021 +0800 
-------------------------------------------------------------------------------- 
ADL: update RP _S0W for storage D3 hot case

Previously, BIOS set RP S0W=0x3 when storage is set to D3hot. It's
not correct and would result OS auto-PEP treat it as D3cold and
override it

Hsd-es-id: 15010068391
Original commit date: Thu Sep 30 13:13:27 2021 +0800
Change-Id: Ie6f0b045637966c19b74aa60edcac0ff5530fdbf
Original commit hash: b5b03bb2e71c04fc124081d99e2858e2ee70671f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: 5d6c1c982e785e3a1ad869b735658d0b281c562f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:16 2021 +0800 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID

Added ucode for C0 stepping.

Hsd-es-id: N/A
Original commit date: Mon Oct 11 17:34:13 2021 +0530
Change-Id: If3e0a65f7d5d7acfe5c602060915c7ed4f5f750a
Original commit hash: 212898c8d1558d955b59a2555109030da1b602e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 53030bce40a8f76e2edf5e8aa3d755d040fc6839 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:14 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Enable TME by default for validation

TME is enabled by default for validation builds but will remain
an opt-in feature and disabled by default for external builds

Hsd-es-id: 14015223435
Original commit date: Mon Oct 4 14:07:50 2021 -0700
Change-Id: I87a4b0d3d1db336ce522c9eae9673d34cde3cd77
Original commit hash: 7613610f0e426cd23300db027a6c8cc21559e69a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 318a5b423a48f7d914f47755ab2fed4f7c0a5a13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:12 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2421_00

Hsd-es-id: N/A
Original commit date: Mon Oct 11 08:47:52 2021 -0700
Change-Id: I39479e2877d11cef801039a2054aaf30c544b6e4
Original commit hash: 2f2de2b0f30b61cd7dd82a45c6ae3039fbefde0f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2ce681b9d9ce2987835b49d8f27947f0ecce6523 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:10 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Fix the External_Linux build error

Original commit date: Mon Oct 11 18:56:00 2021 +0530
Change-Id: I132e10329602cb08977d96c380238da9e06d7793
Original commit hash: b07d3b7975eca6e0b104f2c51994902ed79fea9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c

================================================================================ 
Commit: 8ee479ef30a1b0ba54bdf51f744df4fdf5ec8b4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:08 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Added new microcode for ADL-P L0 Production patchID 0x0000040d

Hsd-es-id: NA
Original commit date: Mon Oct 11 11:38:39 2021 +0530
Change-Id: Ia4cef800ca0f4244910ad94747070b645fcc78ec
Original commit hash: e12693e2da18823bfdcb572bbd12de137df18199

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1aa5c4b74a3a267e9b1310d8026a7f9a23b1edd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:06 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 11 01:24:09 2021 -0700
Change-Id: I2e6ef25a44d9390beb4fa7caf4d497b66ca3f53e
Original commit hash: ea4f211723f9f0132c4ce2fbee314155f76ba904

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 77288f4f865a8351b36746d0bd4f2680279e5b3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:04 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.227

(cherry picked from commit 087553e7d68b9db9b28781db2d9c3cd8ae0dbc7e)

Mon Oct 11 07:49:52 2021 +0000
Original commit date: Mon Oct 11 07:49:52 2021 +0000
Original commit hash: 9f6defe333e7cd263e91b9c38059ba5a0fec7e5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 638dfb8be8e06e9084d5e3fa2ff265687fc94aae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:09:01 2021 +0800 
-------------------------------------------------------------------------------- 
ADL DT fuse down PD value - Platform CCB [VR POR]
- Update for ADL S Fuse down PD values.

Hsd-es-id: 22013950527
Original commit date: Wed Oct 6 16:48:07 2021 +0530
Change-Id: I5a6ec6599efc22a361906cd495aed0887fe24f6e
Original commit hash: 6092a98c954ea03cb299630ffb0a6f9b405dcc1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 984589f12fe90e95301f20762201e3369777b2f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:59 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M]: Update defaults of Flash settings.

Update defaults of Flash settings. Fixed YB issue on ADLS.

Hsd-es-id: 16014849123
Original commit date: Wed Oct 6 01:30:12 2021 -0700
Change-Id: I310136b93c963b17d9ddcfdf7c7dfae71b9ac4d0
Original commit hash: 17786612fd77bce43bfe321a13785503136933a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 5651ef7b9950ad72e141d1e407d610605741cb08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:56 2021 +0800 
-------------------------------------------------------------------------------- 
Dekel Recipe and nFTS value modification to address L0s Gen1 failures

Hsd-es-id: 16014535372
Original commit date: Tue Aug 31 12:51:39 2021 +0530
Change-Id: I8efb2192dfe8116fb58258ec8d203901100ab50e
Original commit hash: d3e5899dff5907c4146f7a6224ec9599d6b964b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h

================================================================================ 
Commit: a607fbc1c5a2094f809865415b52f6be3fb5ceff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:51 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2417_00

Hsd-es-id: N/A
Original commit date: Sun Oct 10 08:49:36 2021 -0700
Change-Id: Ia4b2400e1f8412a05d6d02ea178c246d1f4bf295
Original commit hash: 45a1981a8419c89b51713a06c986d9b8f4b4a02f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7455210e8772ca9b7d4d5f0870c527db0a1d3ccd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:49 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 10 01:25:14 2021 -0700
Change-Id: Ieeceeb567c61a261279fe2c974298f943461a45a
Original commit hash: b9e89abb9613f25d775bda3a5ed75131b8fe93e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 036f1020895cb8851b43b6e8e728246e8ec25a0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:47 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2416_00

Hsd-es-id: N/A
Original commit date: Sat Oct 9 08:53:11 2021 -0700
Change-Id: I0d09b04e6fd6daadfa2982a38a2b97f96650d364
Original commit hash: f67743d7f2c7c859565257576d35e6db677015b2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 550bf4bc1ae8c4ef5f933edf5b684a2982dc266d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:45 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 9 01:24:12 2021 -0700
Change-Id: I32bcdb7a3c3702fd7a2a85009c506efbf4caa157
Original commit hash: 37d7fece08500b23533a56035e6607f1409852ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e44df186f20b3ae7b85df30e10fde3e6a9d4b20d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:44 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.226

(cherry picked from commit fc87c88b63ae498065972e378e458bb66f4e41f1)

Sat Oct 9 04:23:12 2021 +0000
Original commit date: Sat Oct 9 04:23:12 2021 +0000
Original commit hash: 3c7b7c64010e24fd50e33cb0e30799d222b5021e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8e0996672f2a95c8beb4975055f4a5a8874a6b9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:42 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014426299][ADL-M ADL-P | LP5] AC VOC for LP5

[Feature Description]
Add support for AC VOC to LP5.
The feature is called from PerBit1DCentering() and VocCalibration()

[Impacted Area/platform]
ADL-P, ADL-M

Registers impacted: Phy

Hsd-es-id: 16014426299
Original commit date: Thu Aug 19 12:10:07 2021 +0300
Change-Id: I7f4c81479a7207bf7f7bbdfed86c1ca5359f8ac7
Original commit hash: edbdf02452c19a44b7af3491022ead8c1bea9d03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 11361f86ea5d06482cd1b200e816bc7a8a1abe4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:39 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.225

(cherry picked from commit 1612f2b5d7b27bbfb9061c3263d0a63ef0705bdf)

Fri Oct 8 20:58:58 2021 +0000
Original commit date: Fri Oct 8 20:58:58 2021 +0000
Original commit hash: af04390dd579008067f06515b477c8317cc5866c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 85f390dbad2a350277c2e77bdd61b57579363584 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:38 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][16014914564][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] S3 flow stuck at post code 0xAB03 when only one DIMM (MC1) populated

[Issue Description]
MRC publishes 'Total Memory Width' available across all controllers/channels through MEMORY_INFO_DATA_HOB.
BIOS use this information to send BIOS_MAILBOX_INFORM_GRAPHICS_MEMORY_CONFIG command to pcode to enable
'dynamic graphics branding'. On S3 path MEMORY_INFO_DATA_HOB is not published by MRC and hence mailbox
command is not sent to pcode which results in hang during S3 exit.

[Resolution]
Publish MEMORY_INFO_DATA_HOB on S3 path similar to other boot flows.

[Impacted Area]
ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Register Impacted]
None

Hsd-es-id: 16014914564
Original commit date: Fri Oct 8 20:34:40 2021 +0530
Change-Id: Ide73e2d0b9dae978a1ec2cee2775442d71895fbf
Original commit hash: 373a96a33b87f0e05cc1d7370dcc608bda6d30ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 81eda3e69b0f49c51c5f0d351e284007bd0e23db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:35 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.224

(cherry picked from commit 8f7acf8db86121b4447b45d3c0dc625e0a227da6)

Fri Oct 8 18:50:14 2021 +0000
Original commit date: Fri Oct 8 18:50:14 2021 +0000
Original commit hash: 8f1e9fa769099efd58dbc4a5368e103f6db19b5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a4b48affa11f340e304976b171ead8a9f00131ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:33 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Adding a PCD check for OneClickRecovery WLAN profile sync capability enabling in SMBIOS table 130.

BoardPkgPcdUpdate.dsc: Adding platform PCD check to only set profile sync PCD to true for proper platforms, ADLP and beyond.
OneClickRecovery.c: Check if profile sync PCD to set OCR ProfileSync capability in SMBIOS table 130 accordingly.

Original commit date: Thu Oct 7 14:59:06 2021 -0700
Change-Id: Ia751dbe78b8066fb1777cbbc22d2a9b3aec6ae99
Original commit hash: f3c25e0fbc72a57bbb4a2840285f52779131de94

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c

================================================================================ 
Commit: 45bd9945407b02b9b51edb83c588d774a0397f6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:31 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010070344][ADL-S ADL-P ADL-M | DDR5] Run DRAM DFE for all frequencies when DIMM is mixed.

[Feature Description]
1. Run DRAM DFE for all frequencies when DIMM is mixed.

[Resolution]
1. Run DRAM DFE for all frequencies when DIMM is mixed.

[Impacted Area]
DDR5 Mixed DIMM Configuration

[Register Impacted]
DDR5 DRAM

Hsd-es-id: 15010070344
Original commit date: Fri Oct 8 12:16:51 2021 +0800
Change-Id: Ib7056268d2854ead6a170746798bf6b0ac1e91b9
Original commit hash: 35416246304d4b94d959a1f14191b506a39d5f96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 6b8a172b335df5e24a0edcd526b0bad5c3b32ed2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:29 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL] upstream/downstream design dGPU always keep ON problem."
We are reverting these changes as they are breaking DG-2 config

This reverts commit 912d1b72e3b6f7d3e268bb6760e278cca7e8a341.

Hsd-es-id: 15010064368
Original commit date: Fri Oct 8 10:05:14 2021 -0700
Change-Id: I34600d6900c92530e541f835728609e9407d48df
Original commit hash: 87096b65754b2c021d4e390a1959fb98b3bead38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: ba971dc719a94d258bf3294c068b7735ec8d0f12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:28 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-P][K0][DDR5][Regression]Inserting HG card and set Primary display = HG will cause BSOD"
We are reverting these changes as they are breaking DG-2 config

This reverts commit ebc4bf444c4f4857cc28a427828449fa7ca7a382.

Hsd-es-id: 15010064368
Original commit date: Fri Oct 8 10:02:58 2021 -0700
Change-Id: I28e901af004f93c4752d52173855ef243687e690
Original commit hash: 73046b251dd93ba8325ed0c4c3a02addf4ded07a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 0ca0bae0b7f964ca20b63f109e287d6cc976acbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:26 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2415_00

Hsd-es-id: N/A
Original commit date: Fri Oct 8 08:49:00 2021 -0700
Change-Id: I84ed1a884a7ba5fdc114622e1c4c72adcfa67570
Original commit hash: 116133feeec4c8592bd0c07d6fa5a93188607a1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1ea22a5a7ab281f0b57d5b2e052bc7fd071b6ac8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:24 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.223

(cherry picked from commit 15cfd0aac03879c157d04d76547f1341e93fa42a)

Fri Oct 8 14:29:11 2021 +0000
Original commit date: Fri Oct 8 14:29:11 2021 +0000
Original commit hash: 45f6af08293b22dc6f40c70e2895af6c8999b3c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9ef2ff3a14e4d5fc570dfeaca83f60a1859e555d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:22 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014913554][ADL-P ADL-M | LP5] Disable Dynamic Pi Clock Gating

[Issue]
  Machine Check errors observed in ADL-M Setup with DRAMs specific Vendor.

[Resolution]
  Disabed it for the R0 Stepping.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014913554
Original commit date: Fri Oct 8 17:35:29 2021 +0530
Change-Id: Iec94937e1fd792755b02ee91c52b51690af05684
Original commit hash: ef7b61b29cf2093e34f126f05536b7fed3cdbcf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b7ce93f946a8e2b919376f650ebd686232cd243c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:20 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.222

(cherry picked from commit 4f3a5d944fab725f3526e2525587cb7bf6b204b3)

Fri Oct 8 14:12:36 2021 +0000
Original commit date: Fri Oct 8 14:12:36 2021 +0000
Original commit hash: 0c2b52948aa83463931df11dd727071afe04bae8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 84d787a328cc6fdb73cc09fd234bbcc6319fdaa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:18 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014843845][ADL-M ADL-P | LP4 LP5 DDR5] SAGV Points update for PRQ

[Feature Description]
SAGV points update for LP4 {f2667 G4, f3733 G4, f4267 G4, f4267 G2}
SAGV points update for LP5 {f2400 G4, f4800 G4, f5200 G4, f5200 G2}
SAGV points update for DDR5 {f2000 G2, f4400 G4, f4800 G4, f4800 G2}

SAGV points update for LP5 on T3 RVP board:

Single Rank: {f2400 G4, f4800 G4, f5200 G4, f5200 G2}
Dual Rank: {f2400 G4, f4400 G4, f4800 G4, f4800 G2}
.
[Impacted Area]
 ADL-P ADL-M | LP5 LP4 DDR5

[Registers impacted]
 MC and PHY

Hsd-es-id: 16014843845
Original commit date: Thu Sep 30 16:29:53 2021 +0530
Change-Id: I09a3c09754974421b9d0719a088bb4771b8481c8
Original commit hash: 608d6a4dabbd4c0e9cca15c5c326ed6cade8af62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 4faf85f6563f1b98477fd5c28dc7edfae0a9b190 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:16 2021 +0800 
-------------------------------------------------------------------------------- 
[RPE]: Remove restricted Tag for PcdRemotePlatformEraseSupport to available for external platform pkg
Removed #ME: Restricted tag

Hsd-es-id: 16014910582
Original commit date: Fri Oct 8 14:46:22 2021 +0530
Change-Id: Ida7de7c1d932b2bf58adef71bb5dc2aedcefc9f3
Original commit hash: dca2689d7505f1fd985c0a81b703082d0e2a6eb1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: ccc6161549bddc6d59d367ab5b4dd8f2c02c52ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:11 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 8 01:42:33 2021 -0700
Change-Id: I82a4526fbced40713b7a0fb7dd91165c175e1194
Original commit hash: 00567836cc6b127f4de6cc0d49f3c4965c0d17d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5dca451525dac84a5c332b20645b75576153ea26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:09 2021 +0800 
-------------------------------------------------------------------------------- 
[Manageability] Remote Secure erase failing on Intel SSD with error as 'unsupported'

When OPAL admin password reverted, get new ControllerData

Original commit date: Mon Oct 4 17:24:45 2021 +0800
Change-Id: Ia54987d0ea9c99d9e081150c799570fa7bee8e6b
Original commit hash: aee2e02ee1f195f0cea8589dbfad30bdbe0ae82d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c

================================================================================ 
Commit: 785e51a3479521a2dc3d3c99464cbe4b3fdf0f7e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:06 2021 +0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp] In S14 board, with PS_ON enabled, on disabling PCIe root port 9 , SPC is not getting power gated.

Set SI bit when disabling PCIe root port through setup options.

Hsd-es-id: 14015254769
Original commit date: Wed Oct 6 21:51:30 2021 -0700
Change-Id: I2ac7fbdb8e27a6d913826ceb17a9e175165f2aca
Original commit hash: e39a451deee6351c36ad8904018d9afaae4a7d7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c

================================================================================ 
Commit: 98c6b49aa7ce0ad1e1b50bdcbcb41177abbd2eca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:02 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.221

(cherry picked from commit 2729b252d6098f95c7dd77566f260db75b175c2b)

Fri Oct 8 02:30:16 2021 +0000
Original commit date: Fri Oct 8 02:30:16 2021 +0000
Original commit hash: 1040c6c3381efbc5899f1d2b2caf8db779d48ab0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cbb9e484a6e8424fbc344417036bf102291dcdbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:08:00 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014902200][ADL-M ADL-P | LP5] Disable Read Equalization Training for LP5 freq < =2400

[Issue/Feature Description]
  Disable RxDFE Training for LP5 freq < =2400, to save Power as suggested by EV Team.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014902200
Original commit date: Thu Oct 7 13:25:11 2021 +0530
Change-Id: I6ccf907fc1c77430297b1b25d79fab54ffab96f6
Original commit hash: f9d8c32ad3fd37346c7fc27c9a24f37660301525

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 65dee7655401c768c6597e0dd2a8bd9036587d1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:58 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Fix the setup callback related to Rtd3Support

The Rtd3Support change would affect the StorageRtd3Support.
StorageRtd3Support should changed base on the Rtd3Support
value.

Hsd-es-id: 16014704063
Original commit date: Wed Sep 22 14:00:12 2021 +0800
Change-Id: Ia11ee408947285c0ac94c1634fb9ff3d6284a335
Original commit hash: 30536ba2cbc489a6f57e697de5c51e8f5cf22f93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/Setup.c

================================================================================ 
Commit: 71389829b2c6796d79ddd538228ad9a79a9b3aed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:56 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.220

(cherry picked from commit b84094960e16603752aad8a33cbd4d5c46d03d13)

Thu Oct 7 19:15:21 2021 +0000
Original commit date: Thu Oct 7 19:15:21 2021 +0000
Original commit hash: e00482f9f65c0c405bb1134c8bdcd4b7827f10ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 03c399c9745a5aa5af10a24c1005f9fe14fbb8c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:55 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][14015262486][ADL-S ADL-P ADL-M | DDR5 LP4 LP5][Adjust Loopcount in SetupIOTest to account for the BurstLength]

[Feature Description]

 CPGC Loopcount numbers in MRC were defined originally for DDR3/DDR4 with BL=8.
 DDR5 and LP4/5 use longer burst length, hence to get the same amount of UI toggles we need less cachelines.
 Adjust effective loopcount in SetupIOTestBasicVA per technology:
  DDR5  (BL16): divide by 2
  LP4/5 (BL32): divide by 4
 This is done in order to reduce MRC runtime while still providing adequate CPGC stress.

[Impacted Platform]
 DDR5 LP4 LP5

Hsd-es-id: 14015262486
Original commit date: Fri Sep 24 10:12:49 2021 -0700
Change-Id: I2cc92d6569d5feeb14f209be33a6938bb4562468
Original commit hash: b13d4cadd2a4431c59a86a5a28f556882aa11021

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 2de3e6a1807d7608db3ddd4665543723b973c201 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:52 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.219

(cherry picked from commit 802bd14d1139f24e959611932838330c19bbf821)

Thu Oct 7 18:46:37 2021 +0000
Original commit date: Thu Oct 7 18:46:37 2021 +0000
Original commit hash: 1d136195b53bd0088ea930f814d5a8933639a0a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a98b5bec914c87e454cdc98b3c487b5145239ca4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:50 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][1509615881][ADL-P ADL-M | LP5] SUT CAT error after restart with disabled memory on Channel B with post code 0x0A06

[Issue Description]
SUT hits CAT error in Fastboot path with MC1 channels disabled on LP5.
During Jedec Reset on Fastboot path MRC saves a copy of MRS FSM Control and Storage registers from Controller 1 Channel 3 and
use them to restore on all other channels after MRS FSM is run. If MC1-Ch3 disabled, MRC gets uninitialized MRS FSM Control/Storage
registers and using these uninitialized register values to restore on other enabled channels results in CAT error.

[Resolution]
Get saved copy of all MRS FSM Control/Storage registers and restore them individually after MRS FSM is run.

[Other changes]
1. Fix MR11 and MR12 programming delay values to meet minimum spec timing.
2. MR37 and MR41 are now initialized in MrcJedecInitLpddr5

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
MC

Hsd-es-id: 1509615881
Original commit date: Wed Sep 29 14:09:25 2021 +0530
Change-Id: I643e7b1a96c0f842448cefb7d3f2fb04a58885c4
Original commit hash: 952280cf787cf12b8ceb2b25c002891b3875c675

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 9756cf21291aebff92cc35dcc562f280641ba487 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:46 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2414_00

Hsd-es-id: N/A
Original commit date: Thu Oct 7 08:47:58 2021 -0700
Change-Id: Id062bf9cf9f27d55565e8ccce6b87c63d7e393e8
Original commit hash: 9f55d42ba74b681c93c017190937381acb52dd60

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6ce244cb1a3002f4cc189eb6f33559a0d6d3f927 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:43 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.218

(cherry picked from commit 530778c82063f28a46faaaa30e43d6718286ae9c)

Thu Oct 7 10:03:36 2021 +0000
Original commit date: Thu Oct 7 10:03:36 2021 +0000
Original commit hash: 5bcd88de4c4ae50ab7128286cd93f4fa7efb1c75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c179523a6d2fcc42c6d1b3e96e839a0287d93c58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:41 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014844489][ADL-P ADL-M | LP5 LP4 DDR4 DDR5] MRC pcit and cke configuration change for Mobile SKUs

[Feature Description]
  - Change following register configs based on PnP Team's recommendataion
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ignore_gt               = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ignore_vc1              = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.transaction_factor      = 0x3
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.good_page_close_weight  = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ph_weight               = 0x0
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.late_weight             = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.early_weight            = 0x2
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.change_range            = 0x3
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.max_pcit                = 1023
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.min_pcit                = 0x20
  mc_scheduler_mem_sb.pm_adaptive_cke_0_0_0_mchbar.min_pdwn_idle_counter    = 0x20
  mc_scheduler_mem_sb.pm_adaptive_cke_0_0_0_mchbar.max_pdwn_idle_counter    = 1535
  mc_scheduler_mem_sb.pm_pdwn_config_0_0_0_mchbar.ppd                       = 1

[Resolution]
Update the CSR value as the feature description

[Impacted Area]:
ADL-P ADL-M LP5 LP4 DDR4 DDR5

[Registers impacted]
  MC [x] PHY [] Both []

Hsd-es-id: 16014844489
Original commit date: Tue Sep 21 18:12:45 2021 +0530
Change-Id: I6f183dc06afcfd3e6496f4e0a66dcb4cc9518ae6
Original commit hash: 8c9af18c73ab60e33e457f4c5a6545350e7d764b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 25f4cf1d94ef33af502bcbd52889704ecd209da7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:39 2021 +0800 
-------------------------------------------------------------------------------- 
Detect the HDMI rework using GPIO configuration on S14

BIOS to select DP or HDMI mode on DDIB and DDID based on the levels of GPP_H_0
and GPP_J_8.

Hsd-es-id: 15010053550
Original commit date: Wed Oct 6 10:20:34 2021 +0800
Change-Id: Id880827c2467a24dc91b826cecd6ad105a851b34
Original commit hash: 91f73590c5f14d403d3438ebf5f3e7ddcb8f5e8e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: 7509b52385eb7955205525242181a7f51c2b9714 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:37 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Update WiFi 1.2.9.21385 and BT 3.4.4

1.Update WiFi Driver 1.2.9.21385 to ADL-S/P
2.Update Bluetooth Driver REL 3.4.4 to ADL-S

Hsd-es-id: 22013926203, 22013939714
Original commit date: Tue Oct 5 09:59:02 2021 +0800
Change-Id: I2e388e9e1da0ae34db973c5cb2cef0adf6244fd4
Original commit hash: 6989f58ea43f88d0571be50f9b518fa74a6f7333

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf

================================================================================ 
Commit: 627b8f8480f99783cec9eaa2507fb8885e753d4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:35 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 7 01:25:52 2021 -0700
Change-Id: I41d6093a072a37c58ab15b57a00606a8944d9822
Original commit hash: 649bbc803499d8e97312ac7b8d9d621643ac3655

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 347d3484a1f7e51c1b5dca4c5608ada9eff53b9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:32 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.217

(cherry picked from commit 611cdb1ec9fefe331f5b47dc1360e687c5429c9b)

Thu Oct 7 04:40:06 2021 +0000
Original commit date: Thu Oct 7 04:40:06 2021 +0000
Original commit hash: ffa9992d84e7d8b56941410ed53fb3ce36adba31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e4dded4da552af430c862eaec6dd276447fef602 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:30 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-M ADL-P | LP5] Update tMRR calculation formula in MRC

[Issue Description]
-> LPDDR-5 MRC uses static value in Mc Configuration
-> tMRR value is not scaled as per Wck:Ck Ratio

[Resolution]
Jedec has provided formula for tMRR calculation
tMRR = (RL + (BL/N_max) + RD (tWCKPST / tCK) + 2) * (Wck:Ck Ratio)

[Impacted Platform]
ADL-P ADL-M LP5

[Registers impacted]
  MC [x] PHY [] Both []

Hsd-es-id: 16014899363
Original commit date: Wed Aug 4 19:31:38 2021 +0530
Change-Id: I15667d651e008e4bd672681c85640ebae3ca4228
Original commit hash: 4d2a70ab45127cb7acdf8efd5195a360047d362d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: b0ffbf6e3c1a70750a8c35c5da211a3e941e7f32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:26 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2413_00

Hsd-es-id: N/A
Original commit date: Wed Oct 6 08:49:02 2021 -0700
Change-Id: Ifef06a3ac6e9a7a89194d453ebaf3994ba66d4cf
Original commit hash: 48e1682b38db086be5ae5f10b4903c59e326c3dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 39b10c6a7deae39bf187582ceff3dcadd4bd0cca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:24 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][K0][DDR5][Regression]Inserting HG card and set Primary display = HG will cause BSOD

Hsd-es-id: 15010025468
Original commit date: Wed Oct 6 15:30:46 2021 +0530
Change-Id: I560addee91a4e466c66084e2d70abfd8b2ce6336
Original commit hash: b00356c6f81c51a3a29f6f4c10c786a3b61a8b0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 0670f3f1004fd783e45aa8c3b9941d2724164d4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:23 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 6 01:30:50 2021 -0700
Change-Id: I52f5d92520f10981944f2f9e0310e63124761112
Original commit hash: f743e2750faeb9eecac4a0631696c349e6ccdbc8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a5e67092a1602aa572129f21874e737fa4a39778 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:18 2021 +0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]Debug bios getting PEI_Assert error while booting to bios with bios v2404_00_230

Updated the code to execute PIPE query only if pcie lane is assigned to the pcie root port.

Hsd-es-id: 16014851762
Original commit date: Mon Oct 4 15:07:51 2021 -0700
Change-Id: I6110681072e3e3598fae3d87e562d5d5b1abd664
Original commit hash: f5afe46e84570768f35bb33931fa61c1aebb2a8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: af6ea32c2b73d5f70e7198b3ea9efd48da41934e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:16 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S AEP] : Dgpu Setup enable only for AEP
    - Fixed in BIOS.

Hsd-es-id: 16014847959
Original commit date: Fri Oct 1 11:49:50 2021 +0530
Change-Id: Ia7cdfa59778c08e26b882ed32e0d1be89edc80d7
Original commit hash: 2b56e64df38dcbb12c7741c6feadcf3a22e08f62

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 10e172bc689d9ba5538d6ad03b45e0d062e32ad4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:14 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2412_00

Hsd-es-id: N/A
Original commit date: Tue Oct 5 08:51:53 2021 -0700
Change-Id: Idd39e6942e9e2dc6a9cb1d7c23f0a2e0af497e40
Original commit hash: 8b18dafe0b78208cd46e15849799c5aaecfd9e14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f5fb6a5f0f34c35c34f3cfe1d1effe535de3c272 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:12 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 5 01:40:55 2021 -0700
Change-Id: Ia6ef638e1487b023f4fbd6a797ea680a388f9001
Original commit hash: ab90a3889e2e55971a6392f754cdc2a0e20ac8af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 02028a64586fd8926f9cf4b92638a62fead29aee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:10 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.216

(cherry picked from commit a3831688f943cbd9f438971696441499df0d0400)

Tue Oct 5 06:32:43 2021 +0000
Original commit date: Tue Oct 5 06:32:43 2021 +0000
Original commit hash: 8b076a0818a33032faae97a6e921a7c8ffdcf708

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 28745b6b70a18894b9f2ef285db035d29624c689 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:08 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][ADL-P DDR5]CPGC based ReadMPR failed on 4800G4

[Issue Description]
  DDR5 Gear4 4800 fails in Early ReadMpr to get any response on MC1 CH1 Bytes2/3
  Failure Consistently occurs on CH1 Byte3

[Resolution]
  Receive Enable placement is incorrect , this is due to improper Read Preamble setting for Matched Mode and hence
  Preamble park for final Receive Enable value.
  We should have 2tCK_1110 preamble pattern for DDR5 Matched Path

[Code Change]
  Set 2tCK_1110 preamble pattern
  Also changed Preamble park to 128 instead of 64
  Additional change: Minibios was not populating Spd for CH1 on DDR5

[Registers impacted]
  MC [ ] Phy [ ] Both [ x ] Dram [ x ]

[Impacted Platform]
  ADL-P DDR5

Hsd-es-id: 16014849554
Original commit date: Fri Oct 1 14:35:48 2021 +0530
Change-Id: I6bd8e7c5224570e4944d5cf693dd2a031ebefff7
Original commit hash: 3ca1d7c08d6e692a277c85ffc0fabc33e8789c19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: ed7647facb083ab3ffedce3e4ad649543e6a34ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:06 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S][z690] - BIOS setup Fails to program PL1 \ PL2 overrides when Speed Shift (HWP) is disabled.

Correction added to keep the Turbo options enabled when either Speed Shift or Speed Step is enabled.

Hsd-es-id: 14015216513
Original commit date: Thu Sep 30 15:33:33 2021 -0700
Change-Id: I9e5df889e03f1498427c58d1e26284f2f74b7a64
Original commit hash: 3ee748abf1d4316051b1331bca163d14d7d2680e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 43f654a7f8dc0255658b25bc1ea4d8521b52e2d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:07:04 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-P/M]: Update defaults of Flash settings."

This reverts commit 26309652a799fa6bf8948ca50118777d0382acc9.

Hsd-es-id: 16014849123
Original commit date: Mon Oct 4 04:15:27 2021 -0700
Change-Id: I7973011e4f7a2d07deb6012393ab7176426054cf
Original commit hash: dc53ef5cdccdaed7c6c77c870541c8a9db4fdf1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 2cf21a3a610e7701ac93f286081d73250eb00123 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:59 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2411_00

Hsd-es-id: N/A
Original commit date: Mon Oct 4 08:48:29 2021 -0700
Change-Id: I949feec4ead52791a1cee7bc2a5cdeb9170420cf
Original commit hash: f1a0a08d481ac8d00f439194545f8ec6679db62c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 13faa3418b12b64c68c0dc6fbe2a1bb3812804bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:57 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.215

(cherry picked from commit bea54e65de3509c16f624129033aa2422cb1e6c3)

Mon Oct 4 12:26:13 2021 +0000
Original commit date: Mon Oct 4 12:26:13 2021 +0000
Original commit hash: d7498e58812bd2ab90e4b35612da8a01671f53b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a9f6784bcdd2b8f35ad024961494539d89ef0fb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:56 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL P][RPLP][ADLS]V2405_01 daily ADP got hang up at 0054 after rest or S4 reume with release and debug build both, it also impacted V2407 RPLP and V2407 ADLS.

Revert "[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device"
This reverts commit 489b879aac2a2d7d0333b5dca8584a4b7cb860ff.

Hsd-es-id: 15010045803
Original commit date: Mon Oct 4 03:37:22 2021 -0700
Change-Id: I1ceb8b1630506f3d49e0ad389f6389981734708d
Original commit hash: 5a94e854229649b16f394df7fb7b0839793e681c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: aa93484750350e793ee71658b40bfb76135e64f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:54 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 4 01:25:12 2021 -0700
Change-Id: I7ce1402651ddb152d47fbb3df49141967b3a54e1
Original commit hash: 353f0a6de9ff350d1a81017eb6e36015dbd9f2f3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 989fd4f6039fd935b8799c2253c12b57e832bdbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:52 2021 +0800 
-------------------------------------------------------------------------------- 
Deprecate BIOS option for GT PSMI

Hsd-es-id: 16014838244
Original commit date: Wed Sep 15 13:10:04 2021 +0530
Change-Id: I783a486327094ecdc6dad51abfd78b0269493280
Original commit hash: c03c23b3fbce6268ff63e4d43374706767377ccf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 131e1ee345144c45771973b0f0394b0467689a93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:50 2021 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Sun Oct 10 19:10:55 2021 -0700
Original commit date: Sun Oct 10 19:10:55 2021 -0700
Original commit hash: e1e282b8f9ae74749b8fc2e5105b1a18d4115ded

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 5f87740b0a5603490b855691f8d909f949486467 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:48 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-P/M]: Update defaults of Flash settings."

This reverts commit 26309652a799fa6bf8948ca50118777d0382acc9.

Hsd-es-id: 16014849123
Original commit date: Mon Oct 4 04:15:27 2021 -0700
Change-Id: I7973011e4f7a2d07deb6012393ab7176426054cf
Original commit hash: 9526b75f1d0e46d02b834cad84b119fe4629e2ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 64dd2222d8fe0817027140fdaec99b355abbfe00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:46 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL P][RPLP][ADLS]V2405_01 daily ADP got hang up at 0054 after rest or S4 reume with release and debug build both, it also impacted V2407 RPLP and V2407 ADLS.

Revert "[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device"
This reverts commit 489b879aac2a2d7d0333b5dca8584a4b7cb860ff.

Hsd-es-id: 15010045803
Original commit date: Mon Oct 4 03:37:22 2021 -0700
Change-Id: I1ceb8b1630506f3d49e0ad389f6389981734708d
Original commit hash: a31dbcb266c153b889479cbdee8efbc6a1c6a205

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: a8b567a80f3d9b429b82ab63537de79417886ab0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:42 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2407_00

Hsd-es-id: N/A
Original commit date: Sun Oct 3 08:51:28 2021 -0700
Change-Id: I71ad164b95a75cae90fb558939b43fca23ad3cd1
Original commit hash: 764a4a33e854e1cbfef315a8b98c3656eb7ff215

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6a8e647c214d01fe5e8ec99b485995d3ec9431d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:40 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 3 01:24:17 2021 -0700
Change-Id: Ib25e370dd5e0402b0340848b0a560eae6a56757a
Original commit hash: 40dd864b2394578270c82a0f7a5d3dd0ab43ddec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b96d3b01638d3e479d17a762c0c87beffd478f2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:39 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.214

(cherry picked from commit d6f34c0a9942c149dd3463b33d1dc2f957c138e7)

Sun Oct 3 05:41:51 2021 +0000
Original commit date: Sun Oct 3 05:41:51 2021 +0000
Original commit hash: 81811bbc1f39fc62e32daeb51954335046fc90c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f2f2f5dbd2961d46cb63b8bc85d6a5edf5d5537c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:37 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-M ADL-P ADL-S | DDR4 DDR5 LP4 LP5] BIOS shows incorrect tcl trcd trp tras memory timing.

[Issue/Feature Description]
Memory timing parameters (tcl-trcd-trp-tras) are displayed for the last SAGV point. Instead, it should be the highest frequency SAGV point.

[Resolution]
Save memory timings when current frequency is higher than previous SAGV points for standard profiles only.

[Impacted Area]
ADL-P ADL-M ADL-S DDR4 DDR5 LP4 LP5

Hsd-es-id: 22012478082
Original commit date: Mon Sep 27 17:04:55 2021 +0530
Change-Id: Iad1226cd1e63b3c77c3c43780dc3a0d9ee862d1a
Original commit hash: 7be45f266f9410ab1abf1834f47a1f55f26363b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 72c38bc2a41bdc80b44b126a74e39c3e39350bd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:35 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.213

(cherry picked from commit 1778ccdc164a8317dcb374d6f20be8e45732be41)

Sun Oct 3 03:16:31 2021 +0000
Original commit date: Sun Oct 3 03:16:31 2021 +0000
Original commit hash: 6bb6b46b36191f55fd8c65da091958cf92f9ec78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e44780200d5243e150e67ebccfa43d08c3493b20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:34 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][NA][ADL-S ADL-P ADL-M | DDR5] skip ReadTimingCenteringJR training for freq < 3200

[Feature Description]
1. skip ReadTimingCenteringJR training for freq < 3200

[Resolution]
1. skip ReadTimingCenteringJR training for freq < 3200

[Impacted Area]
RxT

[Register Impacted]
PHY

Hsd-es-id: NA
Original commit date: Wed Sep 29 01:39:19 2021 +0800
Change-Id: Ibbd3657ba32622354d4f4d1ab9183c5c25c332d0
Original commit hash: ab45fbf7815bb1002ee37dc45f5be1cbab114119

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 853f485ffb825bdc6d073293f94aa5eb77363652 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:32 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2406_00

Hsd-es-id: N/A
Original commit date: Sat Oct 2 08:50:59 2021 -0700
Change-Id: I4bb3dae8d665fe9eba77be362d8d5d1db27f1e07
Original commit hash: 2d49492d435ec58e4fa74fe6fd6c1683b472fb1d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: db2904ed1dadc6aa24c185e5dd949423de5ea377 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:29 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 2 01:23:21 2021 -0700
Change-Id: Ic6b1c342325143e9c5b8ec29140f5a39b21df3f5
Original commit hash: 3d3bc8b16f324aaa7f8ea0b7a3e5fcbdbc8dc95a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6273151c4e9a526e8e2330f05b82f28e6560b89b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:24 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2405_01

Hsd-es-id: N/A
Original commit date: Fri Oct 1 08:49:31 2021 -0700
Change-Id: I2123484255bae17d32530037f11b48ffd688e323
Original commit hash: afb73131c5ff9a99ddfce747c8cb9e13eee6c2a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 05707caaf9f6b19a2f473cd3f010176a01d8bfc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:22 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.212

(cherry picked from commit 93dc534b0ea0b9f43cbd8f302116d283bbd3d4c7)

Fri Oct 1 11:12:36 2021 +0000
Original commit date: Fri Oct 1 11:12:36 2021 +0000
Original commit hash: 41748e4ea1c7b73abdf0daf83f23897ea5c55ffd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 41b5c35828da03567b45c992aaca7807c9ef770e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:17 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Add all CPU stepping to release notes

Hsd-es-id: NA
Original commit date: Fri Oct 1 12:43:59 2021 +0530
Change-Id: I97d3975479c66c74b51963912326649a8a2f9702
Original commit hash: 902e4bb9b7cdec24bc682b89a729c8584660f2ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: eb690f2413c62caba0c0c70ccd599d44f987061f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:15 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device

[Feature Description]
  With 1-Byte addressing, host must select page pointer to address entire
  1024B of non-volatile memory. It doesn't work with SPDWD enabled.

[Resolution]
  Set MR11[3] to enable 2-Bytes addressing for SPD5 Hub device.
  It is used in SPDWD mode to read SPD contents during run time.

[Impacted Area]:
  ADL DDR5

[Register Impacted]: SPD5_MR11

Hsd-es-id: 1509954226
Original commit date: Fri Sep 17 19:29:39 2021 +0800
Change-Id: I7b152b9743b3df29605e2ee59b4bcf63f284a713
Original commit hash: b0f74151cafc5fde1f21b17583b5f8f40bda1215

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: cfc6d1821ad2e2656e2f9100158c42189ce5bc56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:13 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.211

(cherry picked from commit 3a6e4f34b8e986c58379c9a568c2edd6a8412a1f)

Fri Oct 1 08:48:09 2021 +0000
Original commit date: Fri Oct 1 08:48:09 2021 +0000
Original commit hash: b4c5c8c5fe4cf3cd1701815e6477d2114a6dc44e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 994b1b42eda0af41ebe72ec420fe89d9781618e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:10 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][22013468311][ADL-S | DDR4 DDR5] Add support for non-POR 1DPC population on 2DPC board

Detect a non-POR 1DPC population on 2DPC board and reduce the speed.

(a) Add 3 new board types in MrcBoardType, and remove existing btDesktop2DpcDdr5:
  - btDesktop2DpcDaisyChain                // Daisy Chain, far DIMM should be populated first
  - btDesktop2DpcTeeTopologyAsymmetrical   // T-topology with asymmetrical DIMM routing, has particular DIMM population order
  - btDesktop2DpcTeeTopology               // T-topology with symmetrical DIMM routing, no particular DIMM population order

(b) Add new input parameter - FirstDimmBitMask (UINT8).
  MRC will use this parameter when board type is btDesktop2DpcDaisyChain or btDesktop2DpcTeeTopologyAsymmetrical.
  MRC will ignore this parameter for other board types (including btDesktop2DpcTeeTopology, as it has no DIMM population order, any DIMM can go first).
  This is a 4-bit mask, one bit per DIMM.

    Bit [0] - MC0 DIMM0
    Bit [1] - MC0 DIMM1
    Bit [2] - MC1 DIMM0
    Bit [3] - MC1 DIMM1
  For each MC, the first DIMM to be populated should be set to '1' in FirstDimmBitMask.
  This will allow full flexibility to define which DIMM should be inserted first on any kind of board.

(c) Add new input parameter - FreqLimitMixedConfig (UINT16)
  This allows OEM to override the reduced speed in mixed 2DPC config or non-POR 2DPC config.
  Default: 0 (Auto). Otherwise: speed in MT/s

(d) Add new item in MEMORY_INFO_DATA_HOB and MEM_INFO_PROTOCOL:
 BOOLEAN MemorySpeedReducedWrongDimmSlot;  // Can be used by OEM BIOS to display a warning on the screen that DDR speed was reduced due to wrong DIMM population

(e) MRC flow changes:
  - After SPD Processing, MRC will check the BoardType.
  - If 1DPC populated on any MC, and board type is btDesktop2DpcDaisyChain or btDesktop2DpcTeeTopologyAsymmetrical:
     - If actual DIMM population matches FirstDimmBitMask - continue as usual
     - Otherwise, limit the speed according to FreqLimitMixedConfig.
     If Auto, reduce by 1 bin for both DDR4 and DDR5, otherwise set the speed to FreqLimitMixedConfig.
     If the final resolved speed is less than POR 1DPC speed (meaning it was reduced), set MemorySpeedReducedWrongDimmSlot = TRUE.

- Remove btUser2, btUser3 - not used in ADL
- Rename btCRBDT to btDesktop1Dpc

 (f) Add support for mixed DIMMs in 2DPC
   - Add new item in MEMORY_INFO_DATA_HOB and MEM_INFO_PROTOCOL: BOOLEAN MemorySpeedReducedMixedConfig;
     // Can be used by OEM BIOS to display a warning on the screen that DDR speed was reduced due to mixed DIMM config
     MRC flow changes (for DDR4/DDR5 only):
      - After SPD Processing, MRC will check for a mixed config per channel, on all channels that have 2DPC populated.
      - If mixed config is detected:
         Limit the speed according to FreqLimitMixedConfig.
         If Auto, reduce by 1 bin for both DDR4 and DDR5.
         If not Auto, set the speed according to FreqLimitMixedConfig.
         If the final resolved speed is less than POR 2DPC speed (meaning it was reduced), set MemorySpeedReducedMixedConfig = TRUE.

 (g) Update Ddr5CccOdtTable2Dpc and Ddr5OdtTable2Dpc for 2DPC-1Rank-2Rank or 2DPC-2Rank-1Rank populated

Hsd-es-id: 22013468311 14014588799
Original commit date: Mon Jul 19 02:43:55 2021 -0700
Change-Id: I878f24d9cc1a19a5552d1c9557eace833eea975a
Original commit hash: 34242c1f2bd02f42131938936a931d9f1493435f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: 9a64bc74255a790683955fd0c5075ad1c29578c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:06 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 1 01:23:12 2021 -0700
Change-Id: I41f5e5249d30ce4ebb70d6ac527ad9c94671cfc1
Original commit hash: cd34c501f5d5dfb9ebf6979ecc1b5ea87c175814

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: b3533b9b22e909807a100a686b9b587a8cebe498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:04 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2405_00

Hsd-es-id: N/A
Original commit date: Fri Oct 1 00:39:55 2021 -0700
Change-Id: I103bde7dd49bb6af71ec422321b70f8a1fd40b43
Original commit hash: 4a92b1a1ac41fe31daef545aef924f666a3eb03a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a56ce1716b827614fe70e7330328eec396221859 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:02 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL] PlatSamplePkg/Features/Dptf: New ACPI Device ID for each platform generation

Changed _HID for DPTF Participants based on the DTT requirement.

Hsd-es-id: 1509899484
Original commit date: Mon Sep 27 15:33:16 2021 -0700
Change-Id: I63f081eddfb6927537f0b622f388d22b50ab29f6
Original commit hash: 5867f918979c79ce3d37732a00b8a1d74f5a91c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 04b45551eb51c5416fb89cf2bdfb6d1216fcf2bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:06:00 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add following Upds to FSPM partial header.
CnviDdrRfim <- New

Hsd-es-id: 16014815177
Original commit date: Thu Sep 30 12:38:50 2021 +0530
Change-Id: I73b470528b1880ee9d3fc1c523ed0cd531ee65d1
Original commit hash: 8281699e54644965d2dbeaa7be7e8bf73cb2400e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 29bc24307854a9847b6ce7c6c41e0e62456e666d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:57 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL][OC] Core Ratio Extension mode is not visible for ADL-S SBGA

Changed the condition check for the setup options from PlatformFlavor to PlatformType.

Hsd-es-id: 22013916780
Original commit date: Wed Sep 29 16:55:21 2021 -0700
Change-Id: I20d9bc3a4f8256e3a042ba2196e652f412dd063f
Original commit hash: 00becb70aa2d6b24b464bc4ad9108695a32105c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 02abe22a329687c8d12a6f726aab9cf1e99b3927 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:54 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S][BGA] Fix the battery performance slider is not present in OS

Correct Pm Profile PCD value from desktop to mobile
Default value (desktop) will cause the OS to disable the battery slider.

Hsd-es-id: 14014439473
Original commit date: Wed Sep 29 16:13:31 2021 +0800
Change-Id: I1e88ec0f970309faf21a2df6affff871c4b9893d
Original commit hash: 2ad9edbbf8ebe66719566c10ce76bb17fa4dd9d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 69fa8175e92e2fa8647bf9b2078249b8ff5c1f94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:52 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Fix build failure External RPL-P

Hsd-es-id: N/A
Original commit date: Fri Oct 1 00:36:41 2021 +0800
Change-Id: I49aebeb453bf520141e3cee4a2827c1d33bed282
Original commit hash: 6fba08484aa5a1531ec6464cdb9c9b57d6a30fb4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 27205167d7788dc112f7b7d1902f5cc9789c1cf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:51 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.210

(cherry picked from commit cd9a9850ec7c63442ecb41e162d9c92e83d1542c)

Thu Sep 30 18:01:54 2021 +0000
Original commit date: Thu Sep 30 18:01:54 2021 +0000
Original commit hash: 19486abb97e109179e1f05df7735702e0d88a800

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f06c9fac96471dd8171e8a1b7e9b303abe540752 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:49 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][ADL-P ADL-M | LP5]: FSP-OP 1 being set wrong after jedec reset in ECT

[Issue Description]
  Second call to JEDEC reset leads to the first MR16 Write with FSP-OP == 1.
  Simulation checker flags a timing violation due to not wating tFC.
  FSP-OP=1 is not expected.

[Resolution]
  When MRC switches to the high frequency via MrcLpddrSwitchToHigh(), MrcSetFspVrcg() updates the host structure value of MR16 to show that we are in FSP-OP=1.
  This is never changed before issuing the JEDEC Init sequence in subsequent MrcResetSequence() calls.
  Since ECT is completed, JEDEC Init uses the value directly from the host structure.

[Code Change]
  MrcJedecInitLpddr5() only has a single MR16 in its sequence which is intended to set FSP-WR=1.
  MR16 Host Structure value will change FSP-OP=0 and FSP-WR=1 before passing the data to Generic MRS FSM.

[Registers impacted]
  MC [ ] Phy [ ] Both [ ]

[Impacted Platform]
  ADL-M, ADL-P LP5

Hsd-es-id: 16014686385
Original commit date: Tue Sep 21 10:24:32 2021 +0530
Change-Id: I8f7457378b92c551d6068830cdfeb507afcc5097
Original commit hash: 53be4d3dea04e9a4ab111b478c648bb72302a00f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 0274ebe7e0f8aa1464d4c2b9f37aed7cc4368abb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:46 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2404_00

Hsd-es-id: N/A
Original commit date: Thu Sep 30 08:51:21 2021 -0700
Change-Id: Ic28a55be51cb91929ee85ccbe8f97d51773d322f
Original commit hash: 74554a8d99cc7c22e6bf67b4ec80ee73592405b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e41c907c804711402d412f2695a24a6c2a7fd982 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:44 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Features: Disable PcdNvmeRecoveryEnable and adjust code for NvmeRecovery

1. Use structure pointer to reduce copy memory
2. Disable PcdNvmeRecoveryEnable, enable it when sbga available
3. Add ClearUpdateProgress in NvmeRecovery
4. Move NvmeRecovery folder to CapsuleUpdate\Resiliency and renamed to NvmeBasedRecovery
5. Renamed Dxe to BiosResiliencyDxe

Hsd-es-id: 1509992233
Original commit date: Wed Sep 29 01:12:02 2021 +0800
Change-Id: I7cf0f63eceeacededb4b166c5d78c80c7c226888
Original commit hash: 451dcaace326d40df8e3b30765845c4bf1e45f64

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/Nvme14.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.h

================================================================================ 
Commit: 9917d736d095eece5d44382d43c6cd8680f822b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:42 2021 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1038

Hsd-es-id: N/A
Original commit date: Wed Sep 29 08:23:27 2021 -0700
Change-Id: I6f3d8829b1e7f20447eb79328175c2810e0fbb6c
Original commit hash: bfadf699ade7792ad5bccc88cae1f811ff3d287e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: b57e27c3419e19dbeb7f595e90b448b30589c576 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:40 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.209

(cherry picked from commit 19423db4781d341bb06bd90dd8f06f2b63cdd897)

Thu Sep 30 11:00:59 2021 +0000
Original commit date: Thu Sep 30 11:00:59 2021 +0000
Original commit hash: f7dbe8e8fa80465cd07e9f7e78c43f4d2e4eda38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67035cd407a28ec08e5b1cdf71d2aa920b439b99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:38 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][1509893750][ADL] Add BIOS knobs for ECC testing

[Feature Description]
Due to bug in Tam access in Memory Controller 1, customer cannot inject ECC synthetically for ECC functionality testing.
We need to add 3 knobs:EccErrInjAddress, EccErrInjMask, EccErrInjCount.

[Resolution]
1. Add the three knobs
2. Program knob values into registers.

[Impacted Area]
ALL ADL

[Register Impacted]
MC

Hsd-es-id: 1509893750
Original commit date: Mon Sep 6 14:23:58 2021 +0800
Change-Id: I9839a95dce1051665a41a70e23c8e1ecfbcf4e9a
Original commit hash: a52711c8f416e30b50ceb175051e4419f4bca758

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 10aa38746ccd0abb9fc81adba2f4064a86f6ee18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:36 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL]BIOS Work-around RCR to handle CPU xHCI PME_EN bit

PME_EN check as a part of _PS3 & set it if OS does not set

Hsd-es-id: 16013330907
Original commit date: Fri Sep 17 15:52:05 2021 +0800
Change-Id: Ica0015ac7f486b53e36f3ced2f292859002c1863
Original commit hash: 4bd4c38350a8c86dc7919a5c1efcf42abc2974da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: ac9bfbe54e377adb2e7d15d223026d99c2aa6286 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:32 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 30 01:38:06 2021 -0700
Change-Id: I976c2842dd5257cc512c14ffc64152a56108395b
Original commit hash: ef2cafe667dc9e9caa98bf83c5ae56fe34e06505

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 3cf5d2f56da953316490a35967f376a6d85b2a34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:31 2021 +0800 
-------------------------------------------------------------------------------- 
RPL-Px PowerMeter support

For BoardIdRplPxLp5Erb & BoardIdRplPxLp5Rvp.

Hsd-es-id: 1509974758
Original commit date: Fri Sep 17 10:07:30 2021 +0800
Change-Id: Ibaccf552d0f879ac02de0dc4ac097e817f215a27
Original commit hash: 613c272b28e79d5ceccb8333934107b9299edd1c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: 72bf3cce10a65a061471bbb5b8823af615540e46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:29 2021 +0800 
-------------------------------------------------------------------------------- 
RPL-Px board support #3: Display config

Dual eDP on DDI-A/B.

Hsd-es-id: 1509247225
Original commit date: Thu Sep 9 13:50:02 2021 +0800
Change-Id: Ic292816c5b845a7c28fb04143fd870e9015121fe
Original commit hash: 0dab79c0c44aabc490ba96ddf773b9ec14fce612

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 1fe10cc9184e3daf79d14bc3def92c0b542f9239 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:27 2021 +0800 
-------------------------------------------------------------------------------- 
RPL-Px board support #2: GPIO,CLock,USB and RTD3 Config

Refer to RPL-Px_LP5_ERB_Platform_Mapping_document_Rev0p1_WW40p2.xlsx

Hsd-es-id: 1509247225
Original commit date: Fri Aug 6 13:12:07 2021 +0800
Change-Id: Id6a35d289c556bea2594e22d6168429f491a0880
Original commit hash: c85b97f898f7ce3e298cf25f50e04781e8b071be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 603aa0ec9b90947afaace49cbea0ce83b293bc8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:25 2021 +0800 
-------------------------------------------------------------------------------- 
RPL-Px board support #1: Add Sku & Board Id

Board ID 0x0A is for ERB, 0x0B for RVP.
Bom ID 0x01 is for PPV.
Create initial board support of RPL-Px,copy board config of ADL-P LP5 T4 CRB.

Hsd-es-id: 1509247225
Original commit date: Fri Aug 6 11:26:58 2021 +0800
Change-Id: I5fea6da40d36316db9a83a589e956c2057864185
Original commit hash: 2b7712ee09e01db038e93140743194cbe5b5f2ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: 5b93a26c56264e754d30aa4fed73fea1e3021e93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:23 2021 +0800 
-------------------------------------------------------------------------------- 
Package/Module: AlderLakePlatSamplePkg/CapsuleUpdate

Fix the bug of Bios capsule update failure due to wrong bios_svn number

Hsd-es-id: N/A
Original commit date: Mon Sep 13 10:43:37 2021 +0800
Change-Id: Ieb11f3743bd57c903af3f5bfee8c77da92c71530
Original commit hash: 8f75f204060198fccc949da8d0b0251e15f8e18c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: fcee7ab12dcb14e43a441ad2e026d393077ac84a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:21 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Support corrupted ACM capsule update to trigger recovery in 0T profile

[Description]
Support the FIT error report on ACM skip not supported case to prevent SUT
hang in 0 profile.
Others ACM FIT error need to trigger recovery through EC WDT.

[Change]
1. Exclude the ACM not supported case to prevent hang in 0 profile.

[Impacted Platform]
ADL

Hsd-es-id: 16014090762
Original commit date: Tue Sep 28 17:19:44 2021 +0800
Change-Id: I73ab793ecc02b8d43374cf951b03723800501d80
Original commit hash: 5b9ce24a6a5af0bdc5e7f8b14887d92b5ae3f4c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c

================================================================================ 
Commit: 4a490980c0080547dd61d46f9f9a7b646f593254 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:20 2021 +0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]PCIE LANE15~16 (Gen3/Gen4) function fail on  B660 QS sample QXT2

Updated the code to perform PresetToCoefficient mapping for Controller Rp0, changed access type from primary to sideband

Hsd-es-id: 14015176406
Original commit date: Mon Sep 27 10:05:56 2021 -0700
Change-Id: I59185e14fed2ba3c816ec0eabdf50854222f5f0a
Original commit hash: d4c9cb46bc9775faf2eabce15f1824937c230d6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: b09c02547ad005b66229dd43f577ed10561eb78b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:18 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2403_00

Hsd-es-id: N/A
Original commit date: Wed Sep 29 08:51:13 2021 -0700
Change-Id: I78bdb1c7ba3fb6da75d9cbccf6f159ac1b172328
Original commit hash: b89d3ab24fd6c1098840d2b0a6d331a29690fb14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1f532b8bf20590f1222b884c5c9115089e1a007c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:16 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M]: Update defaults of Flash settings.

Update defaults of Flash settings

Hsd-es-id: 1509372288
Original commit date: Wed Sep 15 00:53:14 2021 -0700
Change-Id: I59eea82ddfa196c86fe752edad691f303ccf5d08
Original commit hash: 06b91648525e093e45f99ff62bcce97875b5cb79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 7e396db7268ee590a731e937246a8c19d3d5d463 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:14 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 29 01:45:38 2021 -0700
Change-Id: I411aae25bb6b5754d2947230e6a2ae5784c019fd
Original commit hash: 339193fd50621f2df7aa73f65e62a80184f24b0d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5a8d74dd2af194ca7ae89e6aca159ab6144c035d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:10 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] Core Naming- Change core names in BIOS to align with marketing direction to Performance-Cores and Efficient-Cores

Core names in BIOS to align with marketing direction to Performance-Cores and Efficient-Cores

Hsd-es-id: 22013733639
Original commit date: Thu Sep 23 17:26:31 2021 -0700
Change-Id: I8ccf73b342873919e508248eaf1174b4aedd509c
Original commit hash: b515f031e2677e99c4bce03c262277d47cf72ec3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 4f46f6ad17709028f31b5657ee4f33a9383ec9c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:08 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2402_00

Hsd-es-id: N/A
Original commit date: Tue Sep 28 08:48:50 2021 -0700
Change-Id: I5c0dfc8bdb180c338c4073eabac924a3b8979479
Original commit hash: f65fe36589a731334aada9bfcf393a4aaf32c619

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 13a60adc1062afbe70d8981d8d21c2e667ca6c52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:06 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Sep 28 01:27:17 2021 -0700
Change-Id: I8493388e4fd25d910500b988614deac0efd16a28
Original commit hash: 3c3f58d999ba576347186c0ba583833a0c7d36dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c261263cd38327436b273f0cc64687777279aca8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:05 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Capsule update Resiliency: Support Resiliency in Monolithic FMP

1. If it's a resiliency BIOS, set PostBios update flag (UpdatingResiliency) in the end of monolithic update to trigger BIOS backup in the next boot.
2. Defer EC reset if it's a resiliency update to avoid disabling EC WDT.
3. When BIOS update if failed in the middle, disable TopSwap before returning.
4. Change the color of pop-up prompt in BIOS restore action.
5. Make ME Resiliency registration (set UpdatingMeResiliency) and BIOS backup/restore happen in the same boot.

Hsd-es-id: 16014635279, 16014544122, 16014644385
Original commit date: Mon Sep 27 11:23:19 2021 +0800
Change-Id: Ia1e0703e1b0dab3115c45dd28160bc04a39399e9
Original commit hash: 55434375d68c22243a24fa47bfea4a43cc65558e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 59d4b54e9fe92572040d366da24f85653c2c2ea1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:01 2021 +0800 
-------------------------------------------------------------------------------- 
[ADLS][AEP] Rtd3 and Power Meter support for ADLS BGA AEP board

Rtd3 support Added for board
Power meter support added
Config Patch table updated

Hsd-es-id: 22013519375
Original commit date: Mon Aug 23 15:12:05 2021 +0530
Change-Id: I312f07c26ffa72be1dea2a3bd3647fa057acd052
Original commit hash: 7778faec43bc7a0dc415bfe2ff52d7422be27d2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: c6e88891a41c08fa4b442fc4c096cc21ca5408dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:05:00 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/PeiPolicyUpdateLib: Updating PCH policy to utilize the right Thermal suggested setting variables

 - Switched SataThermalSuggestedSetting to TTSuggestedSetting
 - Switched TTSuggestedSetting to DmiSuggestedSetting

Hsd-es-id: 1509904593
Original commit date: Thu Sep 16 08:25:32 2021 -0700
Change-Id: I8f4d10e53e64af1a9553bc803b5c7824cc0f78a3
Original commit hash: d504e92bc1173eb8a00874984ff0d1ad3defb3d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 0a0fb6e2860ac09a1e78fdf25c69e07289105b58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:58 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] If Control Logic set to disable, the Link options->GPIO control will miss default option

Chipset->System Agent (SA) Configuration->MIPI Camera Configuration
Set "Control Logic 2" setup item as Disabled
will change to GPIO control option to "No Control Logic" (First option).

Hsd-es-id: 1509977920
Original commit date: Fri Sep 24 02:29:25 2021 +0800
Change-Id: If7477c03e84c5eba37b42dd750f59601797700cb
Original commit hash: 4f9bce78a594e68a8741523a022b4e3e83895889

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6d1e474fef147607026977c9134669a1b2b85692 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:56 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000004
- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Tue Sep 28 10:30:32 2021 +0800
Change-Id: I1d2df687506c7c3cd85e713fcb2285410b0b16f5
Original commit hash: 3bd47b73b6c8d3db36a23efe4238b8f075ec0941

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e5eafb4725f43d630a783d25e4b59bcfe7b777d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:54 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.208

(cherry picked from commit 5e77b9ed669d62ffb14108075f8f0defaf38f8a3)

Tue Sep 28 01:57:28 2021 +0000
Original commit date: Tue Sep 28 01:57:28 2021 +0000
Original commit hash: c38013a3b0bc2c0d034ba5744b717717decd8e08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1c57c5a26a8f01e7144b9f297b8874b97f3bf4d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:52 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014467861][ADL-P ADL-M | LP5 LP4] Enable DOP Gating

[Issue/Feature Description]
  Enable DOP Gating feature for Power saving in LPMODE.
  Its only applicable for LPMODE3

[Impacted Area]
  ADL-P ADL-M | LP5 LP4

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014467861
Original commit date: Tue Sep 21 23:04:32 2021 +0530
Change-Id: I38c9691bcd5c107ab005a46094d3cad5376bb54f
Original commit hash: 59d2d10725860eba6b360c1a1b56bd88dfb9608e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7e7759b98e105f60364358ec80dc6334028b2ebf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:50 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.207

(cherry picked from commit c8302f8475df7b31943a5b2088c68a88634b1dc1)

Tue Sep 28 00:49:11 2021 +0000
Original commit date: Tue Sep 28 00:49:11 2021 +0000
Original commit hash: c96a3eaa60547e049a8dddf94ee56d11b71e1288

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9fbd0725091b339be395f658a79ce28ef3f0e9a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:49 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014726376][ADL-P ADL-M | LP5] Dynamic Pi Clock Gating

[Issue/Feature Description]
    Enable Dynamic Pi Clock Gating for LP5.
    By default, it was enabled for all other memory Technologies

[Impacted Area]
    ADL-P ADL-M | LP5

[Registers impacted]
    MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014726376
Original commit date: Tue Sep 21 22:34:13 2021 +0530
Change-Id: Icc2508d63186a46488b3b7f6cc2893a981359872
Original commit hash: b60fcc27848e5d8cff8cf270f99c590e89db3d34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a51d05046d1b69278fe62b2e6143479102b41a0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:47 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2401_00

Hsd-es-id: N/A
Original commit date: Mon Sep 27 08:49:27 2021 -0700
Change-Id: I995c9807ffb068784ce4b25fd4aa1dcecf872150
Original commit hash: c4b88c51701c7cf899f784d0d0a4dab59ebee2c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7fb94082d0c0f7879794aa5e4afa18f43765c524 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:45 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Sep 27 04:08:59 2021 -0700
Change-Id: I088ac8ef387696cc54f3f2446f882f47cdb6e131
Original commit hash: 1d591708fd598f00bea575f359f64d42c5aa9d61

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 647916b31353bb249af56b7698fb20b3697b3bc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:43 2021 +0800 
-------------------------------------------------------------------------------- 
KW issue reported in CPU RC Code

Hsd-es-id: 15010004682
Original commit date: Mon Sep 27 12:58:18 2021 +0530
Change-Id: I799fe7ba8b2d34996c8a13e48460d64f1aef7115
Original commit hash: 05d2c38de280069237c0049f2bee805fe918e300

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: ac17ac92914b57aa5ca929a87b5940d0772ac587 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:40 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] 125W-8+4 PL setting doesn't meet the TA #646724

Updated the PL2 value for 125W 841.

Hsd-es-id: 1509991665
Original commit date: Mon Sep 27 12:27:18 2021 +0530
Change-Id: I3f4d59aca45f7cf85ea6004b6ed90528258c43da
Original commit hash: 87584eb9fc12845be72185ad57eb16760cfcb804

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: d151b810a4e9eccb7305987997c63f59fc655da8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:36 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.206

(cherry picked from commit 7580f650e55a90b399b0558f4892acb2177674fa)

Mon Sep 27 07:21:59 2021 +0000
Original commit date: Mon Sep 27 07:21:59 2021 +0000
Original commit hash: 25429410cea5b00b47c7f5b7f0a7055fbc11ed83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 46b89a371ba6c924220cc5c4a9ac1c3dd58f6132 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:34 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014452291][ADL-P ADL-M | LP5] Disable WCK Always On Mode

[Feature Description]
  Enable WCK Dynamic Mode for 1R and WCK Manual Mode for 2R.
  WCK Dynamic mode helps to do power savings in Idle Mode.
  Update of Pi4IncPreamble for LP5 Gear4 as per design guidelines.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
   MC [x] Phy [] Both [ ]

Hsd-es-id: 16014452291
Original commit date: Fri Sep 17 16:03:56 2021 +0530
Change-Id: I07aee1a34edeaa3cda52960a4144eecfe0204308
Original commit hash: 3dcb71e3c685135b3ab2f9e2e52de6e5002a1873

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 72ac7ca60b45b9757ca62d14b50b513ec028216b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:32 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL_M][Q0][Chasm falls] SECURITY ::Resiliency BIOS Capsule upgrade/downgrade failure from EFI/OS

MRC training after BIOS update takes more than 2 minutes and hence recovery is triggered. (EC WDT timeout)
Since MRC full training might happen not just in the first boot (e.g., MRC version change, CMOS power loss, etc), always set a max timeout value (255s) to simplify code logic.
After this change, a BIOS corruption would need to wait 5 minutes to trigger recovery at worst case.

Hsd-es-id: 16014580003
Original commit date: Thu Sep 9 22:07:34 2021 +0800
Change-Id: Ia211af961abd05b080f57aea0a9f24129727b8b6
Original commit hash: 6270204917a229fdc56eb5c8b835766a432c3ee8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: f5e5ea78696bebc88657a630d1f0868a2408768a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:30 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.205

(cherry picked from commit b9781bb451e19df62dfa849cf65013fe2082a891)

Mon Sep 27 03:20:25 2021 +0000
Original commit date: Mon Sep 27 03:20:25 2021 +0000
Original commit hash: 8f238d1b81f0b8f16e5c840d7ec211c1bc6d543e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7bc69b6af2c5716f012e7a524b64f8ecc88d3ad0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:29 2021 +0800 
-------------------------------------------------------------------------------- 
RPL-S: Initialize PCIE slot's Power and Reset pin as ACPI mode

The change aims to address [Concurrency] PCIe storage devices getting
dropped with VMD enabled while running S3/S4 test. Issue is related to flow
sequence of S3/S4. Looks at following flow to see Why issue (unexpected link
drop after S3/S4 resume) happen in vmd case, but not happen in non-vmd case

VMD case flow
1) VMD driver puts SPA, SPC and SPG in D3hot
2) _POFF gets executed for SPA,SPC,SPG and transition to D3cold,
meaning PERST#=0 + PWREN=0 for these controllers but SPG (boot drive).
3) GPIO LPSS driver initiates context save
4) PERST# and PWREN GPIOS are saved by this driver after _POFF execution
5) S4 entry completed
6) S4 resume
7) VMD driver puts SPA, SPC, SPD and SPG back to D0
8) _PON gets executed for SPA, SPC and SPG.
9) GPIO LPSS initiates context restore
10) PERST# and PWREN GPIOs are restored by GPIO driver after _PON execution.
As GPIO context was saved after _POFF for SPA, SPC and SPG the restored state
for these controllers is _POFF leading to link down

Non VMD case flow:
1) GPIO LPSS driver initiates context save
2) PERST# and PWREN GPIOS are saved by this driver after _POFF execution
3) Inbox driver puts SPA, SPC and SPG in D3hot
4) _POFF gets executed for SPA,SPC,SPG and transition to D3cold,
meaning PERST#=0 + PWREN=0 for these controllers but SPG (boot drive).
5) S4 entry completed
6) S4 resume
7) Inbox driver puts SPA, SPC, SPD and SPG back to D0
8) _PON gets executed for SPA, SPC and SPG.
9) GPIO LPSS initiates context restore
10) PERST# and PWREN GPIOs are restored by GPIO driver after _PON execution.
As GPIO context was saved ahead of  _POFF for SPA, SPC and SPG the restored state
for these controllers is _PON which won't lead to link down

Solution is to change PWEN# and PERST# mode from driver mode to ACPI mode.
As GPIO driver will only save and restore the pins configured as GPIO driver mode.

Hsd-es-id: 1509898718
Original commit date: Thu Sep 23 10:36:17 2021 +0800
Change-Id: I65e61d725e95ab69971726b65a1e3276dd0dd166
Original commit hash: ae7aea713be1ebddf2340bbd5602e04c224edbb6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: b77e6250f887d2f5e6791a32d7f69dca7035dc70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:27 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][1509984458] Enable SAGV for all SKUs

[Feature Description]
1. Enable SAGV for all SKUs

[Resolution]
1. Enable SAGV for all SKUs by setting SaGv with value 5 in patch table.

Additional change:
2. Add the new headless MRC support.

[Impacted Area]
SAGV, HMRC

[Register Impacted]
PHY, MC

Hsd-es-id: 1509984458
Original commit date: Fri Sep 24 13:50:48 2021 +0800
Change-Id: Ibaff5fe38ed4d49ffad8bddceef279b0501868d2
Original commit hash: f6c61b863bc5b68abd1df2f05be6314fcb42210d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: cdd681ce28bf5d1edf5a95fa39e090b4f019b13e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:23 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Update microcode version 0x12 for ADL-S C0

Update microcode version 0x12 for ADL-S C0

Hsd-es-id: N/A
Original commit date: Sun Sep 26 16:52:34 2021 +0800
Change-Id: I15770750be728c7e68be55e263452ddf339fd6de
Original commit hash: 65a3f00d11d3053b9acab293d25e11e7c8a94c51

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b9c690b198290cfe001db4112bb824861fa77990 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:22 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "RPL_A0 production patch 0x00000004"

This reverts commit 9cbcb63613e7f8d2c1d16be56de8aeb26e312c9c.

(cherry picked from commit 8d9b9fcb2d8fc0f74031027c4f7a4abc72c0c898)

Mon Oct 4 09:29:26 2021 +0800
Original commit date: Mon Oct 4 09:29:26 2021 +0800
Change-Id: Ic03f0cb92d3806ab70262c63e24545b7e0d2a217
Original commit hash: a94a22dddd583619caa7d367d73e36ffea0dca13

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1160006065331fe10a81fb1fe90fa72fe73255f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:20 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "Update BIOS version to 2397_01"

This reverts commit ce6c53535966e13b4252e0c2febac235ca71e165.

Mon Oct 4 09:29:14 2021 +0800
Original commit date: Mon Oct 4 09:29:14 2021 +0800
Original commit hash: 2d4e6dad6e155d7a9f640f685e0e50620c543469

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: da58fca3c42628776cb6fe56187a85e8f5948187 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 15:04:18 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "AlderLakePlatSamplePkg: Set the default policy for FAN control to 100%."

This reverts commit 3c45cfcd681f086df2fb279760eaf78d053d0775.

Mon Oct 4 09:29:00 2021 +0800
Original commit date: Mon Oct 4 09:29:00 2021 +0800
Original commit hash: 605968a264a754f71a50fd20be2afade776e8940

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 73e224de049fd91bc88ce7a05c063d7af34b0eaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:51:13 2021 +0800 
-------------------------------------------------------------------------------- 
Set the PRMRR policy default value to 4M for RPL-S and 2M for ADL-P to make sure system boot without platform code

Hsd-es-id: 15010232085
Original commit date: Tue Nov 9 16:42:50 2021 +0800
Change-Id: Ifd27d6b3e7f36d7bdba816e5452ddbc2c795f19c
Original commit hash: 9c31eb59d928a79b73dff2c679d79f5536415d07

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c

================================================================================ 
Commit: df346f7ec8be3e45dac770134c361663473969dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:51:11 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S IFWI][Upgrade S03/S07][RPL-S CPU + ADL-S PCH]:API Debug BIOS is not booting with 2457_00_67 BIOS Release

To reduce the conditional judgment, because the C6DRAM will always enbale by default.

Hsd-es-id: 16015139079
Original commit date: Fri Nov 12 14:02:48 2021 +0800
Change-Id: Ie8b137c36074d2e1b40c93568edea1f7fbf07203
Original commit hash: 1ffa5b7a9d64d6b2b5b53a0b6d8c15f9f985c583

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: c8625952f04344d9214c881e5a2ff0f7691bcc90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:51:09 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000009

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Tue Nov 16 02:29:37 2021 +0800
Change-Id: I57b97e03bf727746468ff0af9b56e30557dd090c
Original commit hash: 4c4140d31020df52a302b24ac2bff4d5814ea6e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0bd0b9f3ccd47c7c1a531dd9619c25cbf47d2adc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:51:07 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000007

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Tue Nov 9 12:45:13 2021 +0800
Change-Id: I91f1aed21140835651acdeee5596d33bfabc9bd9
Original commit hash: 08c0495e6168c59be05897372bde62e201b1ffd0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 248dee4e8d935a3e137dd9b573fd003c1a01533c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:51:05 2021 +0800 
-------------------------------------------------------------------------------- 
Change the default PRMRR size to 4M instead of 2M if C6DRAM enabled

Hsd-es-id: 15010217563
Original commit date: Tue Nov 9 11:28:45 2021 +0800
Change-Id: I41ca7c398d11a1af7141692b5989984a61cc130c
Original commit hash: 6ac9c42dd0c91931a4a0d18656919afd0db63eaa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSecurityPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: a85fde4753a27a72ca0f9f163c820d5957681217 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:51:03 2021 +0800 
-------------------------------------------------------------------------------- 
System hung during winPVT S4 stressing. MCA: PKGC_WATCHDOG_HANG_C0

Hsd-es-id: 16015100261
Original commit date: Thu Oct 14 22:00:11 2021 +0530
Change-Id: I1df81d105ba41486541e78cb48e1c2a0484d1b9f
Original commit hash: afc5a1ba68582f9f338379e7abff4027968c4991

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/Setup.c
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/PchDmi/PchDmiConfig.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiDxeSmmPchDmiLib.inf
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.inf
ClientOneSiliconPkg/Pch/Include/PchPreMemPolicyCommon.h
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/PeiSiPreMemPolicyPrint.c

================================================================================ 
Commit: 1fedeb169a899f17ce2ba7b189c0fc77aecc7204 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:58 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2457_00

Hsd-es-id: N/A
Original commit date: Sun Nov 7 08:47:33 2021 -0800
Change-Id: I631aec08383df6ed2954781a49bdeb73e6fe20cb
Original commit hash: 7d45a425c781c1b894bb166b438db0c5dd29515a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 645242f51968524261998d196d535082cee6ca9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:56 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Nov 6 15:29:03 2021 -0700
Change-Id: I97546aee0caeeedd72468f20cd711f7d4f889eb4
Original commit hash: 01702e4911418c608f109ead9eec626576f32eea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9733091a1ac9b914baa0e6b4340ea37989faf535 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:53 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2456_00

Hsd-es-id: N/A
Original commit date: Sat Nov 6 08:47:39 2021 -0700
Change-Id: I8b639a3a7df944628d2ddcb7b0170097114cf198
Original commit hash: ea1ed74a440df71f5349f39076bb666c5f27d010

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ad43d990d71addcdd5387e82867e943e0f2abc45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:51 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.12

(cherry picked from commit 94d03f0c0635c41609485e3e233c0f17ff0991a9)

Fri Nov 5 16:44:03 2021 +0000
Original commit date: Fri Nov 5 16:44:03 2021 +0000
Original commit hash: 5bcf35736ce3da22d404b396ebb5fbd64a89d710

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bf979241e845fca3c58bb68d975e970e1d9af94a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:50 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010101168][ADL-S|DDR5]: Add 4 different speed parameters for DDR5 2DPC MIX DIMMS

[Feature Description]
Give more flexibility to customer to set any speed per memory config

Hsd-es-id: 15010101168
Original commit date: Mon Oct 18 16:51:34 2021 +0800
Change-Id: Ib1268d4fd7d5a9abdf3c69e17882b226528d25a1
Original commit hash: 368942f719927518cd7e69a37f73adc4be432731

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ea9314a8f792e7dbd4c02654105d5a12d9a3f451 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:46 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2455_00

Hsd-es-id: N/A
Original commit date: Fri Nov 5 08:49:54 2021 -0700
Change-Id: Iccffa85c088810306cf1e0e57039960f48f7cd2c
Original commit hash: 01fc8d3cbdc0aaae504d862c454a71024f471337

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7af25fcea803607ecae14f60b9a6d515a7168361 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:45 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Nov 5 03:53:32 2021 -0700
Change-Id: Idd8803476c53fa0280eb43f844c882d060ce1341
Original commit hash: 815c07b5a2a65d6cfe719ee8178681fc1dee0881

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 791bbfb68f9fbb9c94fb1e9489b3706867f6b3b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:43 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-RPL] SWCM cleanup

Remove SWCM binaries when not used.

Hsd-es-id: 15010174106
Original commit date: Tue Nov 2 10:10:08 2021 +0800
Change-Id: I754717059cec4077d8c5f4658698473bcd53aa9c
Original commit hash: 2a83f7b03fa11ebac7d0e133a5a74bbcf68f2cb6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt0Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt1Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
AlderLakePlatSamplePkg/Setup/TbtSetup.uni

================================================================================ 
Commit: 4247dcd9cfdb51329a7a5efeca30e4cd89b52389 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:40 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.11

(cherry picked from commit 0f9d7abc9e201c40aaad678b45438d4d44636d75)

Fri Nov 5 08:26:00 2021 +0000
Original commit date: Fri Nov 5 08:26:00 2021 +0000
Original commit hash: 998a9995553706d7f2a7c56adbc675b1e3acf917

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1564e948276ce3970dc187e4ca60080e6d71d7fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:38 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][14015464161][ADL-P ADL-M | LP4 LP5][ProgramDeswizzleRegisters programs wrong per-bit swizzling on channels with swapped bytes]

[Issue]
 ProgramDeswizzleRegisters programs wrong per-bit swizzling on channels with swapped bytes.
 This may lead to wrong periodic temperature reads in MC and hence higher refresh rate, causing performance loss.

[Root cause]
 Per-bit swizzling in DESWIZZLE_LOW/HIGH should follow the DRAM byte, but the algorithm used CPU-side byte.

[Resolution]
 Use DRAM byte to map the per-bit swizzling in DESWIZZLE_LOW/HIGH.

[Impacted Platform]
 ADL-P ADL-M LP4 LP5

Hsd-es-id: 14015464161
Original commit date: Fri Nov 5 00:30:50 2021 -0700
Change-Id: I999a268ff7efdd2e4278af01f9baa2446a92b4d0
Original commit hash: b42d2e683bcddc40f01186d7e5710183fa8df8d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: eb8c3b70742b0680e0e03dc6caaa8c75db70b605 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:36 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver; Virtual Keyboard is not working at Pre-OS (BIOS)

- Updated THC Driver with new supported Device Ids

Hsd-es-id: 16015089986
Original commit date: Wed Nov 3 22:18:52 2021 -0700
Change-Id: I404de31d9af9a966dfae6b49d8079746c4ee9564
Original commit hash: da10a55d8fde1c8fb37dda41597a1859bcacfe64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcPrivate.h

================================================================================ 
Commit: 2120194f96063d85dbbb30d1d7b2c9449a03da85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:35 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2454_00

Hsd-es-id: N/A
Original commit date: Thu Nov 4 08:48:24 2021 -0700
Change-Id: I6e3a2492c9fd4088fa17f54f1b2989344ba41adf
Original commit hash: 23fe74c446ba09cdef5996b9734b01523e9f8eb0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6c612717673eefc1b0c0ac0f9a056dd692bc8cbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:31 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000008

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Thu Nov 4 10:55:59 2021 +0800
Change-Id: I6b7de78ac78ea2147d52632210113653159ef4b4
Original commit hash: 69bc18aa5d800ef8657d07fe2ee2cc497f0849ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: a6db1d590c856aff7aafd2b0e65e54a1ca3340cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:29 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][LPE] SUT performs LPE Simulated SSD erase after selecting Real as the erase type

SUT should perform LPE Real SSD Erase when the erase type is Real.

Hsd-es-id: 15010172597
Original commit date: Mon Nov 1 14:09:24 2021 +0800
Change-Id: I565f352b1fa5a2384c047d496c08736594cde247
Original commit hash: 4632938a15930d81edd0fadc8b17f68240e51a0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: c425b150c7a3108c04096902725568c4503b5763 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:28 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.10

(cherry picked from commit 095405f072b2bbb0714dad42306e1bb2060abd81)

Thu Nov 4 03:08:31 2021 +0000
Original commit date: Thu Nov 4 03:08:31 2021 +0000
Original commit hash: 09f5b3b7942fc690648d1a55becb52caf59bb69c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e12d01d1efdaa748ded3748b216e1adcd5a54521 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:26 2021 +0800 
-------------------------------------------------------------------------------- 
C1S/MemoryInit: Reserve memory higher than 128GB if enable CPU TraceHub.

In general, for real memory map, there is a hole 1216MB - 4096M
resolved for memory map IO and other usage. So a system with 128GB
memory has about 2.8G memory has offset higher than 128G.
And enable CPU Trace Hub will map some memory at the offset 4012MB.

So a system with 128GB memory and enable CPU trace hub, need about
11 variable MTRR entries. If the CPU has only 10 entries, then will
failed to set MTRR entry which plan to set the 128G-256G to write back,
and cause the 128G - 256G memory to uncacheable at last.

And when Windows try to access the 2.8G memory which offset higher than
128G, will get bad performance, and cause need long time to boot to
Windows.

Now we reserve the memory higher than 128GB to work around this issue.

Hsd-es-id: 16014811323
Original commit date: Fri Oct 29 11:14:52 2021 +0800
Change-Id: I3e61efc15b7a5e0504a1b128eee67e9253bddd9b
Original commit hash: 7600a9c6b8fda2ff11bfe12443e1f38f337b1cda

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 8038e6dd7e9fb958d15030f4cdedc8899ae6198e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:24 2021 +0800 
-------------------------------------------------------------------------------- 
Nvme based recovery: Key provision

Implemented Key provision and encryption/decryption chain code.
1. Create Hob to save csme seed requested by bios in Pei driver.
2. Implement key provision and encryption/decryption of rpmb key thru
   wrapping and wrapped key, and store wrapped key to RPMB target.
3. Implement NvmeAuthenticatedDataRead/NvmeAuthenticatedDataWrite by
   Nvme1.4 spec.

Hsd-es-id: 15010139404
Original commit date: Wed Oct 20 12:07:42 2021 +0800
Change-Id: I191710c0d0b4adc384f34aac1d5c3038f28cde8b
Original commit hash: 1c6976f6b584bbfc870fb97b5ef62e6ef2c11247

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/Nvme14.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeSecure.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe/NvmeSecure.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryPei/NvmeRecoveryPei.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 90d47683f573a1be9202ab947c34fba36cce5b28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:20 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Nov 3 12:32:59 2021 -0700
Change-Id: I821a439315a367a2ae867f37b88384a66fda2eda
Original commit hash: 9f4186dcaae176381f04271b6633b2117552cdf5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d65ab9cca756b8b8253b570eddbb98ce488f35ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:18 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2453_00

Hsd-es-id: N/A
Original commit date: Wed Nov 3 08:48:43 2021 -0700
Change-Id: Ie47b83811a6d312e4e8a3cb930098478b6635c9a
Original commit hash: 16c598694ca888d7205d103fa091de040b6424ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d3d6443e6e2b5610fcdc486d52f91e64f934108d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:16 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Do not touch RTC TopSwap during init

Currently BIOS during RTC init flow and initial programming of Daylight
Saving also writes TopSwap bit since it's located in the same register.
Value of that bit depends on TopSwap strap and writing one to register
writes it into RTC internal latch ending in restoring TopSwap on reboot.
Due to that additional reset on platform is required for that status to
go away and act correctly.
This change removes that need of additional reset since BIOS will not
program TopSwap bit during the initial programming of RTC.

Hsd-es-id: 18018784025
Original commit date: Wed Oct 20 14:08:24 2021 +0200
Change-Id: I453182a0045d71314e8ff1afd4b990656d87bcb7
Original commit hash: fd7a6298b1752849f6beee2705addbac65023d7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcLib/PeiRtcLib.c

================================================================================ 
Commit: 9e680c76efd9bd73c20b1cf2adb291174cd4e3ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:14 2021 +0800 
-------------------------------------------------------------------------------- 
Features/RPE: [RPL-S][LPE] LPE CSME Unconfigure option remains checked in BIOS after operation is complete

LPE setup data is cleared during CSME Unconfigure Operation so that in next boot it wont trigger CSME unconfigure again

Hsd-es-id: 15010167090
Original commit date: Wed Nov 3 12:01:25 2021 +0530
Change-Id: I9d6d4ed55a472780f772215f7535e1592851e41a
Original commit hash: dd2e53bf5a670bf97e33db08e27da8e8890af7c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 2a2af16963e77e685e6a89bd7ce4e57c7320c6c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:12 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Increase FSP-M size for GCC build

To fix build error:
Generating FSP-M FV
Return Value = 2
GenFv: ERROR 3000: Invalid
  the required fv image size 0x151ff0 exceeds the set fv image size 0x150000

Hsd-es-id: 15010190730
Original commit date: Tue Nov 2 12:27:07 2021 +0800
Change-Id: I0cfdf23cb8ba4bc2e8ca38129b9afc0968c580ed
Original commit hash: a9cb08c2bf35459d3f37c9b9618e8f249d0691de

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakeBoardPkg/bld.bat
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 0b3e7582fce4d8f4beae5fdd6659c4ad34bd795c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:11 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/AlderLake: Remove SortLib on SiliconPkg.dsc

Hsd-es-id: 15010195296
Original commit date: Mon Nov 1 17:37:33 2021 +0800
Change-Id: Ic3b0e890da4b7a5b098003252ff0acf62ec9937b
Original commit hash: 4b01b18140a76686da1fbdcf904c7f47d19a2435

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/AlderLakeSiliconPkg.dsc

================================================================================ 
Commit: 4c0f546641ad9bf9f1cd4fa09153c72f2987fef0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:09 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.9

(cherry picked from commit 22c3d67ed4e191d94a8a996371cdbe55d95d2293)

Wed Nov 3 04:40:10 2021 +0000
Original commit date: Wed Nov 3 04:40:10 2021 +0000
Original commit hash: fd522a52867a1e012ade1a242730218a835d3680

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 622ada54136f6a95b63ba7fa98bc15e6dd49eeac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:07 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S][MRC][OC] Intel Dynamic Memory Boost technology Failed Training case

[Issue/Feature Description]
Currently no indication to platform when MRC falls back to DynamicMemoryBoost (DMB) disabled on training failure with DMB enabled.

[Resolution]
Add platform indicator into MemInfoHob and MemInfo Protocol. Use this indicator to print a simple message in SetupMenu.

[Impacted Area/platform]
OC only, DynamicMemoryBoost only.

Registers impacted: None

Hsd-es-id: 22013817313
Original commit date: Tue Sep 21 16:00:51 2021 -0700
Change-Id: I2c9b850db8b4b57b4d04cb2f183274e907c987cd
Original commit hash: d965e46dc96161ae92571da4f7a582b74a256c7a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: 60a33d696879bf4ff6898ad8e84088f4cbeb7805 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:04 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] PcdMeResiliencyEnable miss to set on build

Symptom:
The '--pcd gPlatformModuleTokenSpaceGuid.PcdMeResiliencyEnable=TRUE' is missed.

Root Cause:
We can't set a variable in a () twice, otherwise only the last one will take impact.

Hsd-es-id: 16013786325
Original commit date: Wed Nov 3 08:00:47 2021 +0800
Change-Id: Ibb1554ecd9f2d9e3dccf93dd55f577a209471837
Original commit hash: 5944dd16e201255a5370007fc83894503639cd93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/prep.bat

================================================================================ 
Commit: 5b70485c3534d8b8ac7ddc490fc233db9289afa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:03 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.8

(cherry picked from commit cd7b4329526f07fdc19c491636fb5877d0184f12)

Tue Nov 2 17:25:51 2021 +0000
Original commit date: Tue Nov 2 17:25:51 2021 +0000
Original commit hash: ea9b5103bd42e109887286c36613164c67afb141

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c52bd5fc16b292a6de9b8d3e9b8da63523173dcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:50:01 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-P | DDR-5] Update ddrdata_cr_afemisc.rxbias_cmn_biasicomp from 4 to 6

[Feature Description]
EV Recomendation to program ddrdata_cr_afemisc.rxbias_cmn_biasicomp = 6 to avoid issues with corner material

[Resolution]
Change these registers for ADL-P DDR5 2000G2 from the PHY init stage, and don't run any Rx Bias training @2000G2
    Register                                 Old Value  New Value
    ddrdata_cr_afemisc.rxbias_cmn_biasicomp     0x4        0x6

[Impacted Area]
ADL-P DDR5

[Registers impacted]
  MC [] PHY [x] Both []

internal only:

Hsd-es-id: 16015091959
Original commit date: Tue Nov 2 20:55:23 2021 +0530
Change-Id: Ief0022ff04234ef3007f30436542c4af1f912c0b
Original commit hash: b329b20c73179847170a45764dd6458d7e354a8b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 6389085c563f63baeac289de99c4fc5b072ce747 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:59 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2452_00

Hsd-es-id: N/A
Original commit date: Tue Nov 2 08:49:59 2021 -0700
Change-Id: I90571b98a1eb0911936bfae30d3c368c0a44ed52
Original commit hash: 30665b00d675a9f7653365e90bf8839b4ab08328

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 17d9abb7c8637d4a85b3d779438bc8d9f9a8796a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:55 2021 +0800 
-------------------------------------------------------------------------------- 
RPE:[RPL] Updated code for clearing all UEFI Variables

Code modified to clear all UEFI variables by erasing NV Region
and keeping only NV store header. This will clear all NVM variables
including Authenticated variables.

Hsd-es-id: 16015037554
Original commit date: Mon Oct 25 12:37:52 2021 +0530
Change-Id: I38bb80701577a251856ba35aa8f099f8cbe65f04
Original commit hash: d0de0b93ab6cd3324434f17fb0382fe11c0b717a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.inf
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h

================================================================================ 
Commit: 42468cabaa7bbd931dadb73593f1046c2136102b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:54 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.7

(cherry picked from commit 4c89f1a8497f988e22a836bfb668e78be99a8ec2)

Tue Nov 2 10:26:54 2021 +0000
Original commit date: Tue Nov 2 10:26:54 2021 +0000
Original commit hash: b0f9625652f25381a8f81dd3bd7d9f8de17d9839

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c513a43cba2f401f77f4e88ea10d62c220c0df33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:52 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015070197][ADL-P| DDR5] SaGv points update based on CPU package TDP value

[Feature Description]
- Added an input parameter to read CPU package TDP.
- Support different SaGv points for 45W TDP on DDR5-L0/1.
  SaGv points - {2000G2, 4400G4, 4800G2, 4800G2}

[Other changes]
  Keep same SaGv points for both LP5 1R and 2R (L/R steppings) for Type3 board

[Impacted Area]
  ADL-P | DDR5

[Registers impacted]
  MC [ ] PHY [] Both [X]

Hsd-es-id: 16015070197
Original commit date: Wed Oct 27 22:15:36 2021 +0530
Change-Id: Ie0766261285c4da0a5b1a0e8652d063cab087604
Original commit hash: ac77346b429383ecebdbcdac76c6b4949c19d884

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 3620f64b71f8ff57d15d1aac466fe3c548036a8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:50 2021 +0800 
-------------------------------------------------------------------------------- 
C1S/ME: System reset is asserted in pre-mem phase in FSP API mode.

Issue: gPchConfigHobPreMemGuid is installed in FSP, if system reset is triggered in FSP wrapper, it can't be located.
       Issue only happens in FSP API mode.
Solution: Remove assert and update code flow if locate HOB fails.

Original commit date: Tue Nov 2 16:33:52 2021 +0800
Change-Id: Ia1851760a291e118c2ea8634163d3eeeef471831
Original commit hash: aed2698a34248b62e7abedb99c18961b75c2b220

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c

================================================================================ 
Commit: c91a8c60f147f0b846f899b75157d410cb8ddc35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:48 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][TCSS] VT-d security default setting is not enable as default for TCSS/iTBT on ADL-P platform

Hsd-es-id: 15010172133
Original commit date: Tue Nov 2 11:39:33 2021 +0530
Change-Id: If268b4386f65fb541c6b5fa444569b79c388c689
Original commit hash: ab41219bcf6b65ef6af7c07dac30bac50d78fed4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 3fa25c5669f2a94748473e10b985a804f8d12ca2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:46 2021 +0800 
-------------------------------------------------------------------------------- 
IpBlock/Graphics: DE hang causing a 3strike upon dev2 IOMMU fault 0x6
during WR cycles OS boot.
- Defeature Posted Interrupt for Display (upon every WR)

Hsd-es-id: 16015075969
Original commit date: Thu Oct 28 11:40:09 2021 +0530
Change-Id: I403b6bd8bd4749aa67a9dbdaefcc53166fa8cd6d
Original commit hash: 732e64856370ff7f6450ec8808c66fff6f6530ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/LibraryPrivate/PeiDisplayInitFruLib/PeiDisplayInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h

================================================================================ 
Commit: 103d9f48e446efad49a6269a3aa135614fde7a67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:43 2021 +0800 
-------------------------------------------------------------------------------- 
Change DbC port from debug mode to functional USB mode via BIOS

When debug is disabled (ECTRL bit 8 == 0), BIOS restore the normal USB2 DAP SPR configuration from 0x180(DbC) thru 0x20(Disconnect) then to 0x00(Host)

Hsd-es-id: 1509973325
Original commit date: Mon Nov 1 23:48:36 2021 +0800
Change-Id: I477527508ac96e49da71faf79a1b1d670ce9df76
Original commit hash: 94094c30ee25b5d192449685888045733afef31e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 443d662d04c7a3ca38aa76844d1e10f51efb1021 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:41 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Nov 1 20:19:20 2021 -0700
Change-Id: I874f061c9892f1296c03e28d555dd9ad6a7b3950
Original commit hash: c613f3356fc88e24c88b5c0b3f36d2dd277d2173

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: eb7b208fd43cfab8aa1d07da78f408a54ef0956a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:37 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.6

(cherry picked from commit d35f3bd02f7b9ce34a405505b00a14d4c62a3c6b)

Tue Nov 2 01:13:27 2021 +0000
Original commit date: Tue Nov 2 01:13:27 2021 +0000
Original commit hash: 40d0a25c31eeb42c25ceadf9353600d8f4f73a9e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 74828f263519a49304927b8ac022f25fd30b62c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:36 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][14015431039][ADL-P][L1][DDR4] system stuck on Jedec Reset on FB

[Issue]
 MRC fails in JEDEC Reset during Fast flow, with DDR4

[Root cause]
 tCL is zero when restored from MrcSave on the Fast flow.
 MrcSave size optimization in MRC 0.0.3.4 moved Timing array from MrcChannelSave into MrcSaveData, as timings are global.
 The copy from ChannelOut into MrcSaveData was done on all channels, but tCL is only stored on populated channels.
 DDR4 doesn't have ch7, hence the last write clobbered tCL to zero.

[Solution]
 In MrcSaveMCValues, only copy Timing values into MrcSaveData on populated channels.

[Impacted Platform]
 ADL all

Hsd-es-id: 14015431039
Original commit date: Mon Nov 1 14:46:30 2021 -0700
Change-Id: I2857fbe05c5c3dbc5a422080257fa7be2fabf1db
Original commit hash: 8272a548aa19689a13d78c8bd56e18944c1d24a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: c39047fac103801bc656c4d43d0ce69c48a564b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:34 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PchInit/Smm; ClientOneSiliconPkg/PchInit/Dxe: Creating a Software SMI to copy the values from PSTH R_PSTH_PCR_TRPREG0-3 to DMI R_PCH_DMI_PCR_IOT1-4, executed during S3Resume

 - Copying both the high and low registers
 - Creating a new protocol "PchSmiDmiPsthProtocol" to retain the SW SMI specific value across SMM and DXE
 - Executing the SMI before ProcessAllLocks during S3 Resume

Hsd-es-id: 15010116662
Original commit date: Wed Oct 27 10:59:16 2021 -0700
Change-Id: Ic9fa68fc3567e46db7d001a503d584cd82381f2f
Original commit hash: 464c78e450491281e680c061f4b25d585d4c6628

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/IncludePrivate/Protocol/PchSmiDmiPsth.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxe.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInitDxeTgl.inf
ClientOneSiliconPkg/Pch/PchInit/Smm/PchDmiPsthSmm.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.h
ClientOneSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf

================================================================================ 
Commit: 0b9eadabccc7b32979adc6c265d7e7a2dcd313c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:32 2021 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLS GOP V1072

Hsd-es-id: N/A
Original commit date: Wed Oct 27 11:50:43 2021 +0530
Change-Id: I0b233576037872c0f0cf4012dd0a55f28f704acb
Original commit hash: db220e1bd8106c91c3c69ef0e0b36cf0e4598321

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: a7ffeb72de70853746e2101a563544b77ad5af67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:30 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2451_00

Hsd-es-id: N/A
Original commit date: Mon Nov 1 08:48:53 2021 -0700
Change-Id: I19c8daf30a9f6d33686f9141c2415f8a5e82cad3
Original commit hash: 3ba2de139cfe7bc4a0cf44ada80035a80f41518d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f6d0490d90a71b7200fa7fdb40550f0eb55cb7db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:28 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Bash: Align behavior with batch file

1. It's redundant code PcdSetupEnable on bash file, the default value
 is "TRUE" on BoardPkgPcdInit.dsc
2. Add reason for the different usage RebaseFspBinBaseAddress.py
between bat and bash

Hsd-es-id: 15010186370
Original commit date: Mon Nov 1 08:32:42 2021 +0800
Change-Id: I8c8579a216b1061ca9c99d34f4f27b15b830414d
Original commit hash: cc8795163bde21fabe659f4faefab099b53c4c55

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildIafw.sh

================================================================================ 
Commit: c616ce8723b0ddd03fa56665b00071861622dd39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:26 2021 +0800 
-------------------------------------------------------------------------------- 
[ADLS][RPLS][OC] BCLK source config getting set as 'discrete clock' despite configuring to 'integrated BCLK' in IFWI straps

Hsd-es-id: 16014843643
Original commit date: Fri Oct 1 15:10:13 2021 +0800
Change-Id: Ic025db1a25d1ba3e224e714c455cc5b7b642ac0c
Original commit hash: 65058f73b14cc4d4e92afb8bff806a48de7a2d0f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/Include/Library/DccProgramLib.h
AlderLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Setup/IccSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 284f2249602b48a2699d1050286b05f6557f08c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:24 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.5

(cherry picked from commit 290a00c99402d39758b1120eee17685a91d4008e)

Sun Oct 31 18:10:26 2021 +0000
Original commit date: Sun Oct 31 18:10:26 2021 +0000
Original commit hash: 7a3bb36e7baf3415094270bd4a6abc2dc311e519

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d6df0c2c714c208fdc047ba01049273cbab98c54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:22 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010177579][ADL-P ADL-M | LP4 LP5] Enable DOP Gating in LPMODE2

[Feature Description]
  Enabled the DOP Gating feature in LPMODE2.

[Issue Description]
  RCOMP Timeout in JEDEC Reset during Cold Boot in LP4.

[Resolution]
  Issue root caused MC enabling LPMODE traffic in Cold Boot.
  Fixed by disabling LPMODE2 during JEDEC Reset in Cold Boot.

[Impacted Area]
  ADL-P ADL-M | LP4 LP5

 [Registers impacted]
   MC [x] Phy [x] Both [ ]

Hsd-es-id: 15010177579
Original commit date: Thu Oct 28 19:07:29 2021 +0530
Change-Id: I97a45091bb59aa0a587beac7854807a62b21c3bf
Original commit hash: 196824e1055970d245fecf984f6cce592b0a47fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: c69b7e267a27df0777e4f1ec646baa7b3b31afbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:19 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.4

(cherry picked from commit 6f119611f7ce97e9d0131dc48c26ff28c0dc7e14)

Sun Oct 31 16:53:07 2021 +0000
Original commit date: Sun Oct 31 16:53:07 2021 +0000
Original commit hash: 259ee38b94153d01900c8ee23a412b09a3f0a176

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ee57ac114d52862b0d71f996d3de59d6ece5cfef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:17 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][22012131374][ADL-P ADL-M | LP5] Enable LP5 DRAM DCA

[Feature Description]
Enable LP5 DRAM DCA and run it at the end of MRC.

[Resolution]
1. Enable LPDDR5 DRAM DCA for frequency >= 4800.
2. For DDR5 DRAM four phase DCA, need to uncomment out DramDcaFourPhaseTraining (MrcData).
2. Move the MrcTiming from MrcChannelSave to MrcSaveData to reduce the save data size - timings are the same across all channels.
4. Setup item "DRAM DCA Training" is used to enable/disable DCA training.
5. DCA training is running after MrcEarlyReadMprTimingCentering2D and before MrcRxPreSdlDccTraining.
6. After DCA training, it will run the MrcEarlyReadMprTimingCentering2D again after MrcRxPostSdlDccTraining.
7. Run the DCA training at the end of MRC.

[Impacted Area]
 LP5

[Register Impacted]
 DRAM

Hsd-es-id: 22012131374
Original commit date: Mon May 17 23:29:17 2021 +0800
Change-Id: Iddb9d7ff764e7ed80912eb2c9af56917a74d0009
Original commit hash: 5fcb1a2b129c01e8d5dfeca738e51dbd225f3d44

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcDramDca.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 7510e6f61dd4a3bf3dae89890ed9b7a78ba3d71b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:12 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADLS][RPLS][OC] BCLK source config getting set as 'discrete clock' despite configuring to 'integrated BCLK' in IFWI straps"

This reverts commit 7297ee0f2a4fe974d0c04b5b35f4911332b547b4.

(cherry picked from commit ca87a9375ba95443ae3970917c8866b4939d4044)
Original commit date: Mon Nov 8 09:39:38 2021 +0800
Change-Id: Ic867aba1de3fd42ec8c6e5067b3b4dec9b4ac8b7
Original commit hash: 047a6256012ead2744c2823bf803e977a963f33c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/Include/Library/DccProgramLib.h
AlderLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Setup/IccSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 51cdc74b683f20742ddf34e52c0356117f80cfaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:10 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "RPL_A0 production patch 0x00000008"

This reverts commit 83df1ac90e9620f30e533f8e8d2601d5dc14809c.

Mon Nov 8 09:39:24 2021 +0800
Original commit date: Mon Nov 8 09:39:24 2021 +0800
Original commit hash: 97dd18e4d34fdfc41f11a5d6f34682b628d1f7a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e4081902fb3bc4700061f139f1ab3aabfd5373de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:07 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000008

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Thu Nov 4 10:55:59 2021 +0800
Change-Id: I6b7de78ac78ea2147d52632210113653159ef4b4
Original commit hash: 83df1ac90e9620f30e533f8e8d2601d5dc14809c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 91a014ec9daab500c033fdc962f1d1886891c0aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:05 2021 +0800 
-------------------------------------------------------------------------------- 
[ADLS][RPLS][OC] BCLK source config getting set as 'discrete clock' despite configuring to 'integrated BCLK' in IFWI straps

Hsd-es-id: 16014843643
Original commit date: Fri Oct 1 15:10:13 2021 +0800
Change-Id: Ic025db1a25d1ba3e224e714c455cc5b7b642ac0c
Original commit hash: 7297ee0f2a4fe974d0c04b5b35f4911332b547b4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/Include/Library/DccProgramLib.h
AlderLakeBoardPkg/Library/DccProgramLib/DccProgramLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakePlatSamplePkg/Setup/IccSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
ClientOneSiliconPkg/Include/Library/PmcLib.h
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/Library/PeiDxeSmmPmcLib/PmcLib.c

================================================================================ 
Commit: 1e3268406c6ece9c10d097ee4397b2ccf51e8a18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:03 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2447_00

Hsd-es-id: N/A
Original commit date: Sun Oct 31 08:50:44 2021 -0700
Change-Id: I4724befb3ffbd6e04b697f1e93dcc6b1e73963d7
Original commit hash: 95e452e0bd6c81e934e8a168a43ee449db3e1afb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6d32d5b987ec9455c62baa38694146c7e5417df0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:49:01 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.3

(cherry picked from commit 8a8f28dbe215b31a9e65408298639448566541e7)

Sun Oct 31 14:38:55 2021 +0000
Original commit date: Sun Oct 31 14:38:55 2021 +0000
Original commit hash: 93df1ffde074c4cb377bcfdbba7f1795cc656770

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ac4ada1d8c66b2fddc6adf3027a23a00dbea3756 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:59 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015082080][ADL-P ADL-M | DDR5] Optimized Power Setting for DDR5 2000 on ADLP

[Feature Description]
Optimized Power Setting for DDR5 2000 on ADLP

[Resolution]
Change these registers for ADL-P DDR5 2000G2 from the PHY init stage, and don't run any Rx Bias training @2000G2
  rxbias_cmn_biasicomp = 4
  rxbias_cmn_vrefsel   = 5
  dqsrx_cmn_rxmtailctl = 0
  dqrx_dq*_rxmtailctl  = 0

[Impacted Area]
ADL-P ADL-M DDR5

[Register Impacted]
PHY

Hsd-es-id: 16015082080
Original commit date: Tue Oct 26 12:53:02 2021 +0530
Change-Id: I3d44941e3727f958ea5c8f7793edb560f82f675b
Original commit hash: 5b4ac429eee8e294807db3fc485597d877cf6982

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 186f60a1ebfe80d00f1eb27c3f3dcb7153297032 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:57 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 30 21:58:47 2021 -0700
Change-Id: Ica803101274be29301f262f147dc0f55647e4f24
Original commit hash: e4640a81d9f41ea3e13b332904639b1e7f303471

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: fe69a08ec65922bf45117c3158c7af60d7e32c6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:53 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2446_00

Hsd-es-id: N/A
Original commit date: Sat Oct 30 08:47:38 2021 -0700
Change-Id: I3a18a6aaefe2f959e81089058cc23231d3b50e76
Original commit hash: 9e9a97232431d5d6e7c9a119f087f297c2602da4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 26d431ff165bc44cee45dea34000d56441048d28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:52 2021 +0800 
-------------------------------------------------------------------------------- 
Add D3Cold status mask for PS_ON decision

Assert PS_ON#  only when all PCIe AIC devices in CEM Slots are in D3cold

Hsd-es-id: 16015039058
Original commit date: Tue Oct 26 18:04:57 2021 +0800
Change-Id: If1713b0a8231778308f60019a9743c3c64906393
Original commit hash: fa14888c56ceacb5248c987dccdd54db1cef5de4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSS8RvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSS8RvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PsonVeto.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSRvpTbtRtd3.asl

================================================================================ 
Commit: 66705d6c50fa6a67ad859358ffcc5fec3445a865 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:49 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-SBGA] BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry

Modified GPIO (PCIe SLOT_2 Reset/Thunderbolt CIO_PWR_EN) pin reset config to Host_deep_rst

Hsd-es-id: 15010165457
Original commit date: Fri Oct 29 12:32:20 2021 -0700
Change-Id: Ib2ae7c0599bd1d0f17c4bd161993032f64043646
Original commit hash: 8df5bbd3f95d4c0c4730ed23cb585f8ed9b19e97

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc

================================================================================ 
Commit: 5d5d012e45be22a13d9334a78f0c658de51a4f3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:46 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSilicon, AlderLakePlatSamplePkg: Add xHCI HSII enable option

Adding option to enable HSII if one hsd desire to do so. Using this may
lead to increase in power consumption.

Hsd-es-id: 22013926476
Original commit date: Fri Oct 15 14:14:41 2021 +0200
Change-Id: I68add100e966c59ae6619836ee27fae966c8817c
Original commit hash: eea5fb9a46ff9fc67c7a97086266392dc98a6d6f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c

================================================================================ 
Commit: 4f01391a1d9ebefdb1df91fa17a3b035d45a1312 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:43 2021 +0800 
-------------------------------------------------------------------------------- 
[CVE-2021-33122] Hardening of SpiSmmStub TOCTOU

This is missing change from previous hardening against TOCTOU attacks.
This change properly recalculate buffer offsets for incoming SMM buffers
for operations where such data is needed.

Hsd-es-id: 18018485493
Original commit date: Thu Oct 21 16:25:26 2021 +0200
Change-Id: I7cf7c2c176d7adedd60642a2d957b2fe2e8a0ba2
Original commit hash: a4fe667c2086442b77405216a26d9115075d92f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: d252caa66d2d8cf5db62d275c74bbde777ad91da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:41 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2445_00

Hsd-es-id: N/A
Original commit date: Fri Oct 29 08:50:26 2021 -0700
Change-Id: I8081085a21804ce781126354aa9de9252adf2c1e
Original commit hash: b81cfa19038911b306f4c0153a5824b42308405d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9f1e5817976221215341ddc896262a7f5ed467f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:38 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.2

(cherry picked from commit e25f8c92e353576719ab44f118e0e065bdf3462c)

Fri Oct 29 12:02:41 2021 +0000
Original commit date: Fri Oct 29 12:02:41 2021 +0000
Original commit hash: 32bb575eeb9552048d4bb405e48040cd7e8257cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d42a8d06ac12909def39e32f11975b087515881d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:36 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Disable Lpmode3 and revert idle timer count value.

[Issue/Feature Description]
Disable Lpmode3 and limit lpmode to Lpmode2.
Revert the change of updating the idle timer count to (0xffff).

[Resolution]
Current settings required:
a)Set SpidLowPowerCtl.Bits.selfrefresh_enable = 0 to prevent entering Lpmode3.
b)Revert back the idle timer value (pm_sref_config) to (0x200).

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
MC [X] PHY [] Both []

Hsd-es-id: 16015079058
Original commit date: Thu Oct 28 12:20:27 2021 +0530
Change-Id: I22d94dcd25e9594fe3e65394cc79cdf91161bf30
Original commit hash: 12bdc0afcd2e4ee9358324ee228a270a66257e7e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 6c751999443acbcbe441b786432aea78d61f8a42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:34 2021 +0800 
-------------------------------------------------------------------------------- 
Fix external PolicyCheck build
 - ConfigTdpLevel policy been moved from Postmem to premem.

Hsd-es-id: 16012936585
Original commit date: Fri Oct 29 14:47:46 2021 +0530
Change-Id: I394c1bf406a864c1baaf4049e523de9b59158cd8
Original commit hash: 20b19a33a99341a7a4f01201e84a9d4697c6e995

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h

================================================================================ 
Commit: 8f6d27a57b1dae3bdae2cb8441b3474e14ed958e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:30 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 29 01:28:56 2021 -0700
Change-Id: I6028fe925532efcd60779c8dfa7bc5835071a4f0
Original commit hash: fcd013b2c72e1e6fc2ec352351f70656e3f028b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2d3e07c1f9ee48cd721d2c98400165b3eb270961 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:28 2021 +0800 
-------------------------------------------------------------------------------- 
[RPE] :Updated code for clearing all NVM Variables

 -While clearing NVM variable guid is always null,which is returning invalid parameter

 -Added cold reset after ClearNvmVariable for avoid assert in next boot

Hsd-es-id: 16014947221
Original commit date: Tue Oct 26 02:22:44 2021 +0530
Change-Id: I26049c77e894d639cd1364e0411060f75926e7b9
Original commit hash: df7287f531cf10d8e637c3177fe3af8352eb9a41

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c

================================================================================ 
Commit: 6d3889748cc90f68979485e82f8870a8bfc8260d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:26 2021 +0800 
-------------------------------------------------------------------------------- 
FSP BIOS overriding softstraps even though mailbox communication for reading straps was erroneous.

Even if CPU Softstrap read from mailbox fails, BIOS is setting wrong Strap configuration.
Instead these should be skipped if the read fails.

Hsd-es-id: 16014944275
Original commit date: Fri Oct 29 11:28:54 2021 +0530
Change-Id: Id31a3803b9e483ab2de77c58b8f51b35ff7e5c0f
Original commit hash: cfb3d8db8c90cc22635a88537602d1ce54cb1310

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c

================================================================================ 
Commit: bf75b4cece441e6b057ec4a1f76b309f7bfb0b41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:24 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] FSP Build date is showing empty in BIOS page under platform information

Problem:
  Recently in Edk2\IntelFsp2Pkg folder, added ExtendedImageRevision and Reserved4
  total 4 Bytes in FSP_INFO_HEADER structure to Adopt FSP 2.3 specification.

Solution:
  1. Currently FspInfo->TimeStamp data was getting from 0x0100 - 0x0108 and we need to shift 4 bytes.
  We should get FspInfo->TimeStamp data from 0x0104 - 0x010C.
  2. Change PcdFspHeaderRevision and PcdFspHeaderSpecVersion since Fsp version is changed.

Hsd-es-id: 15010169227
Original commit date: Thu Oct 28 15:27:23 2021 +0800
Change-Id: I578dce91a7f3596614762e0b46567f2d2308ef9f
Original commit hash: 5fd49f1f01555ae7a2406c168b25a84bd4ad6e9e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dec
AlderLakeFspPkg/BuildFv.cmd
AlderLakeFspPkg/BuildFv.sh
AlderLakeFspPkg/FspHeader/FspHeader.aslc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 01fb3470c0911142bcf01405dcc66f1b839a3fad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:22 2021 +0800 
-------------------------------------------------------------------------------- 
CpuPowerManagement: [ADL-S] Error Event (ID 35) happens in Windows Event Viewer while Intel Speed Shift (HWP) Technology is disabled - Part2

Fix potential risk for initializing FVID table when P states is less 16 and LPSS

Hsd-es-id: 22013811710
Original commit date: Fri Oct 29 00:26:02 2021 +0800
Change-Id: I1c90ba899b2f32e498bb1392df3e6fdb888a8e16
Original commit hash: bf7e6ce1ce78a2dd40e7ab307b0ab61e900019f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 9b8bc7e6c38c0b9e6d1fbb484c5a361dbf99e12e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:20 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL]: Solved thermal shutdown during memory training with lower PL1.

If cTDP down enabled or PL1 Override (lower vs TDP or higher vs cTDP power)  than for both use cTDP frequency - MSR 649h.

Hsd-es-id: 16012936585
Original commit date: Thu Jul 15 20:28:31 2021 +0800
Change-Id: I27c47b6f5ea911097704605be0d9806a8852067b
Original commit hash: 79fee02f857d2d4166b3f17ea4749a8f78a43f52

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtTestConfig.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPreResetCpl.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: c7657d565709d4711a4fa5faa51d7d9a6ab7284f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:17 2021 +0800 
-------------------------------------------------------------------------------- 
Display Mux- provide _DSM for Gfx drivers to change GPIO for display MUX iGFx/DGx

Hsd-es-id: 22013963718
Original commit date: Thu Jul 29 23:16:52 2021 +0530
Change-Id: I1369174bfe1f63760bc88ff144880da19fcb839c
Original commit hash: 7ae0db52a6a58fa02a1fbdc7658caf7843063cef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpDgEdpFeatureHook.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxDsm.asl

================================================================================ 
Commit: 2368850c26eefc003257aa2391d6e3399110e4c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:15 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry

Modified GPIO (Thunderbolt CIO_PWR_EN) pin reset config to Host_deep_rst

Hsd-es-id: 22014014052
Original commit date: Tue Oct 26 16:28:16 2021 +0800
Change-Id: I89066a6c286dae85a4c6eff0a887c38b7405bcc3
Original commit hash: 016ad2b6a56770bfca05716e1df3d5d206ee285b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: bd1e49d134bdf9efe74f048a5eae45277095f350 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:13 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.1

(cherry picked from commit f887c42ce2b3cd210da20ae90ea9595358c0cedc)

Thu Oct 28 18:14:08 2021 +0000
Original commit date: Thu Oct 28 18:14:08 2021 +0000
Original commit hash: 518510373b3da6f3b223a944a4ebf77772048d8c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b18fddce5d1582170821f719f0a06f4bad403975 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:11 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][14015412544][ADL-P ADL-M | DDR5][RxFifoChDelay values are too large for DDR5 Gear4]

[Issue]
  Two bytes show very low margin in RDMPR in DDR5 4400 G4.
  This leads to sporadic training failures, mostly in LCT.

[Root cause]
 Initial RxFifoRdEn is too big, leading to FIFO overflow on some bytes.
 The values were tuned to Unmatched Rx, and were not updated once we switched to Matched Rx for DDR5.

[Solution]
 Update RxFifoChDelay_UlxUlt for DDR5 Gear4 to match pre-si values: reduce from 14 to 11 on all channels

[Additional change]
 Speed up CATM for CA Parity disabled case (DDR5 Gear4 only):
  - Reduce SW loop from 16 to 8 iterations
  - Increase CATM coarse step size from 2 to 4

[Impacted Platform]
 ADL-P/M DDR5

Hsd-es-id: 14015412544
Original commit date: Wed Oct 27 17:09:24 2021 -0700
Change-Id: Iae16de89203659b090bf2786cbabfe4e99c6eabb
Original commit hash: a8ba4cef1db8ca744c63eceb919cb5ab19233b1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 9937fb4f278d9a08ce1b73c05b552af25a638686 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:08 2021 +0800 
-------------------------------------------------------------------------------- 
PlatformInitAdvanced: Set PcdTpm2InitializationPolicy to skip Tpm2Startup() when BtG already successfully initialized the TPM.

The current implementation is setting the PcdTpmInitializationPolicy
which is only used by the Tcg modules supporting TPM 1.2.

Since Alderlake only supports TPM2.0 BIOS should only configure the
PcdTpm2InitializationPolicy instead.

Hsd-es-id: 22013937010
Original commit date: Thu Oct 28 01:47:56 2021 -0700
Change-Id: I314145e6cc8d49b03a48b02517d98a15e4543162
Original commit hash: dbbfb96d1aa19aaa1ca64273e4ac37915e136bb7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: 8c5cab0173b5f3bbd93e70570ba196790bd9fe09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:06 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2444_00

Hsd-es-id: N/A
Original commit date: Thu Oct 28 08:50:11 2021 -0700
Change-Id: I018f16b32d43598ea277ca8e4d554418fa0489c0
Original commit hash: 04c94b157bc904cdb64b3c4a92c5b224f4c997ca

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8f069bba99c90b5f7594914d24c560307bde9998 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:04 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL][ADL-M AEP] : Add CVF support(port 3) for AEP
Added CVF support in port 3 for AEP

Hsd-es-id: 16015003066
Original commit date: Thu Oct 28 16:29:45 2021 +0530
Change-Id: I8f9bafefd255e64e54b23ec329e71f7938b2ef71
Original commit hash: f0f77ac2d67b886a755bae27039f23f3f8dc328b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 1982e0951c2d3862f703aa8003f1a999e26e1859 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:48:01 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 28 01:26:52 2021 -0700
Change-Id: Id96e4cf09c400b3cbb3368fc48dd58f7af46ce1e
Original commit hash: e816c91fb51c09bec9577e1bb3b3a6eefa7ddbfe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 62f43cacb30411facb937455256561913d1f5be5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:59 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Fixed pointer issue on 2441 BIOS (Part 2.)

Hsd-es-id: 15010153499
Original commit date: Thu Oct 28 14:01:30 2021 +0800
Change-Id: Ie3a0cf79a737b4925831b5c7c2377bc611ef4335
Original commit hash: 458c4d7b12bbdefc3b6e0e39658d6c8f6ec1b070

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: e91776e152915ae420012b1800ef9225e456be34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:57 2021 +0800 
-------------------------------------------------------------------------------- 
[NO_HSD][Update ADL MRC version to 0.0.3.0]

Update ADL MRC version to 0.0.3.0

Hsd-es-id: N/A
Original commit date: Wed Oct 27 23:20:02 2021 -0700
Change-Id: Ied0c7cb113980cd9b148c6e190919d368ad1651d
Original commit hash: 1dc4992aa06b8347899e8d2118b8e296fc9f7f2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1785e8150c2a1167e6184952cdfe9c34fb196b83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:55 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.247

(cherry picked from commit bdbc71bc19a799a4396929914b622c8dc9750d67)

Thu Oct 28 05:57:13 2021 +0000
Original commit date: Thu Oct 28 05:57:13 2021 +0000
Original commit hash: 3a46038da2e3debde5871f7ea90ec53f73456f88

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f2ad4afac2df3e6d9116d316090a18eeceb0b424 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:53 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010136475][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Minimize and optimize the PBD

[Feature Description]
Minimize and optimize the PBD

[Resolution]
1. Put common PBD to per byte delay.

2. Keep the existing PBD and get the per bit margin for PBD calculation.

3. Add the existing PBD and new PBD together and program to the PBD registers.

[Impacted Area]
RX and TX PBD

[Register Impacted]
PHY

Hsd-es-id: 15010136475
Original commit date: Wed Oct 20 20:15:00 2021 +0800
Change-Id: I8ca6ff87a5ea74bfed7ec30e40271832b1554644
Original commit hash: df0073ffee52115bb3c57f55c76752be925585b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 81398a516929607d5be2eff0eda613242ac8e224 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:49 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2443_00

Hsd-es-id: N/A
Original commit date: Wed Oct 27 08:48:22 2021 -0700
Change-Id: I88561fd6471aaacd99b6cb3a4807990bf90de0c0
Original commit hash: bc06f774addc6500a0dd5a345a5e4f5bd1584887

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 57448f9dc651b88e504eec5d09cb16a9520c7369 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:48 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Capsule: Need to fix build error with latest Edk2 Downstream/master

Add gEdkiiVariableLockProtocolGuid, because FmpDependencySupportLib.c file use it.

Hsd-es-id: 15010162807
Original commit date: Wed Oct 27 16:36:07 2021 +0800
Change-Id: I640957182d831077c90db4107f69d3a9b2dbb381
Original commit hash: 4eb59c6a993db869129557e06a5733b218b2f119

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDependencySupportLib/FmpDependencySupportLib.inf

================================================================================ 
Commit: c6336c58779606e15863dbf27a3c7e4046c04ed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:43 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 27 01:25:03 2021 -0700
Change-Id: I6e4add7109c64b4e9e509de325cc251c96b8c62d
Original commit hash: 57ca8084048d928f3964ca0765ba3e6132855182

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 01b812629558299aa99877e79700fbb79a6b4328 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:39 2021 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP Gop V1041

Hsd-es-id: N/A
Original commit date: Wed Oct 27 11:46:26 2021 +0530
Change-Id: I31cdbf594ade3b88e23cf1030a58d41b65d7cf27
Original commit hash: 1a41f41e09ed4fb60e58f2dec187ef4ed4df60e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 62e63b9fd88ea281af1b5869d8bfc76086af6f95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:37 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL/RPL] Enable iRMS by default

Hsd-es-id: 16015006442
Original commit date: Tue Oct 26 19:37:20 2021 +0530
Change-Id: Ia43072f07362268adcdffa9104a4ff110cd726b6
Original commit hash: 65c781526c3891b7d411a7c1c4232d81504bcd5d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 492812fea6af1ccfc04a3764ccca357d92c7b68d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:35 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] SAGV should disable for 150W

Hsd-es-id: 15010139956
Original commit date: Fri Oct 22 15:09:00 2021 +0800
Change-Id: I771895db2ab5c973235911b2763e2d3e6ad6a45e
Original commit hash: 320cdd82e912575071b48363cab87a4e07a824c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 88682fa96c730fb7463ee93d5a1af152eadfd48c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:33 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Fixed pointer issue on 2441 BIOS

Hsd-es-id: 15010153499
Original commit date: Tue Oct 26 16:09:36 2021 +0800
Change-Id: I347127202c5d412be8546c99247f7b4769f32b83
Original commit hash: f42c8a11f63c7b75fbf059f8e357e39ee4c6722b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c

================================================================================ 
Commit: df3a26917a27a6810c4b4df8c5b48e102b9fac3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:31 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc; Converged Touch SPI controller (THC supporting both HIDSPI and IPTS protocols)

- Hid Over SPI support
-- New BIOS menus
-- New Policy
-- New ACPI for THC

Hsd-es-id: 14014941665
Original commit date: Tue Sep 14 15:19:08 2021 -0700
Change-Id: I438e8522cba116f7fee8d56da5aba8fa89776641
Original commit hash: eebeea20434f8333694669589eef947eda8405b0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
AlderLakePlatSamplePkg/Setup/PchThcController.hfr
AlderLakePlatSamplePkg/Setup/PchThcStringPool.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/ThcAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/PchLimits.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Include/ConfigBlock/Thc/ThcConfig.h
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcInitLib/PeiThcInitLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h
ClientOneSiliconPkg/Pch/IncludePrivate/PchNvsAreaDef.h
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 40cf7b134b3f7f366c04203522e2396f1c037246 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:28 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.246

(cherry picked from commit a93f30c825febad75b06dc890be20b317979c368)

Tue Oct 26 18:33:35 2021 +0000
Original commit date: Tue Oct 26 18:33:35 2021 +0000
Original commit hash: ccea65713c97d37869716725c25475b54537182f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1dff0fe7f53992f9074c0b9995131fe82010c15b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:25 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015056864][ADL-P ADL-M | LP5]Optimize Boot Time for Early Read MPR 2D Training

[Issue/Feature Description]
  Early Read MPR 2D is taking more time during Boot.

[Resolution]
 1. Increase step size in Early Read 2D
 2. Change LowVref to 60 from 20 for Read
 3. Change Early Write2D Min/Max for Write range to -15 - +15 for all Gears

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015056864
Original commit date: Tue Oct 5 12:12:45 2021 +0530
Change-Id: I81461492b24f7e699251067e547d2a94ca32515f
Original commit hash: e82e812bc1d06b56ad84b1aa4da4ea30e0438a00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: f0295f63e64e957d1d345b48885cc28b61b5df1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:23 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2442_00

Hsd-es-id: N/A
Original commit date: Tue Oct 26 08:51:56 2021 -0700
Change-Id: Ifc7274efc1fb1c2f98f68a9a19d2ff42ef9f052c
Original commit hash: a15357f9f27a74905902e008a63ec7cf9f8caa91

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 538436eaf55652d56da98541f291e750be8771f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:21 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 26 01:28:25 2021 -0700
Change-Id: Ic8e035fd0a08dcbaf7cfcd5d5d8f3f8b7624207b
Original commit hash: dc7ac993f95538d49ce0ef8e2928626654e581d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8cc3d5d36aeb22253ec246298c2d5ff5f670aa5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:19 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.245

(cherry picked from commit 0828fe1cd8374439a467aab23ae0e46296f814ba)

Tue Oct 26 07:26:31 2021 +0000
Original commit date: Tue Oct 26 07:26:31 2021 +0000
Original commit hash: cdbc51798efd1f1472d04cad3266ced99bfeb421

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4929f5fe63f71cf5cc57385a404f1fcd38456300 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:17 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015049906][ADL-P ADL-M | LP5] Update Memory Clock in terms of TCK

[Issue/Feature Description]
  Update the Memory Clock in terms of tCK.

[Resolution]
  Convert the Memory clock from WCK to tCK

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16015049906
Original commit date: Tue Oct 26 10:57:11 2021 +0530
Change-Id: I81301e392acb3f4e10599be974fc6717d64cafb3
Original commit hash: a45dfec3e9d1f881f06f180f406ef0ead8623560

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ac160433b39dbaec3ca1830b4b48c13a0b071784 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:15 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Fix StorageD3 setting base on the Platform/Board type

Force changing StorageD3 from D3Cold to D3Hot should only apply
on ADL-S Desktop platform. Fix the logic.
Using Pcd instead of SetupVolatileData variable.

Hsd-es-id: 15010150223
Original commit date: Tue Oct 26 10:18:20 2021 +0800
Change-Id: I9f6bc09d1b7da763cd6013d1d17ad971604870a2
Original commit hash: 1ad30123aea70e1514c3f7e9d08d7add64432c0c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: ee37f9a6fa878dbf21d85f593070fad0ef00989f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:13 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL][CVF] Update new ACPI HWID for Cloverfalls

[RPL] Update new ACPI HWID for Cloverfalls
Cosmetic Changes for Virtual Devices used in CVF USB Mode

Hsd-es-id: 15010140915
Original commit date: Thu Oct 14 14:50:06 2021 +0530
Change-Id: I14d707d52b5427346cc936320c738b8ea20e99ef
Original commit hash: 43155eddfeed814f6b75eecf142cb23759d16f7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/CvfVirtualDevice.asl

================================================================================ 
Commit: 872a77d93efa1054d2173e16b7e4aec8d4dc80bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:09 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.244

(cherry picked from commit 731e668d7253a06e7712b987599202cba1157779)

Tue Oct 26 03:04:01 2021 +0000
Original commit date: Tue Oct 26 03:04:01 2021 +0000
Original commit hash: b7b8b836827b8785be96d06d37f9cd1d56a3445a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60df85041b7610b0fff42d76d04b293bea55f344 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:07 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/EC: enlarge the ECMD stall time

ECRD read will consume 900us in Linux kernel while consume 2000us in
Windows, stall 20us between ECRD will cause the EC starve to handle
the ECMD in some case, here enlarge the stall time from 20us to 200us
to have the EC had chance to handle the EC command.

Stress test shows with the change, the ASTR issue will not reprudce.

Hsd-es-id: 1509862869
Original commit date: Thu Oct 21 22:50:38 2021 +0800
Change-Id: I121eba9a45367dd9d3a6fb025568f9a829dcc240
Original commit hash: 69ff8930de0d2e8ab1f5ea5de8ac7e4616659bbc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL

================================================================================ 
Commit: e0fc0fdb5d6ffd168b508be09fa1a0c2df850051 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:05 2021 +0800 
-------------------------------------------------------------------------------- 
[change_request][ADL-S ADL-P ADL-M | DDR5 DDR4 LP4 LP5] Add support for LP5 to CalcRxDqOdtAverageByteImpedance and update ReadODT training

[Feature Description]
 - Add support for Lp5 to CalcRxDqOdtAverageByteImpedance
 - Merge code of ReadODT training to official MRC from EV

[Resolution]
CalcRxDqOdtAverageByteImpedance should use this formula:
Adl mobile will always be in OdtModeVss.
DQ, DQS, ODT Ron Groups (DQ Tx Type):
    Vref_pupcode = 192 * Rext / (Rext + Rtarg_pup)
Since the pulldown strength is relative to the pullup strength, the Vref/Vsupply ratio is always 0.5.
Vref_pdncode = 192 * 0.5 = 96

[Impacted Area]:
ADL-S ADL-P ADL-M DDR5 DDR4 LP5 LP4

[Registers impacted]
  MC [] PHY [] Both []

intrnal only:

Hsd-es-id: 1309188951
Original commit date: Thu Oct 14 14:27:22 2021 +0530
Change-Id: Ie52180ad0e6a034f76b152439f61677181e293e4
Original commit hash: 6d344a513884026cf3d5cabdc4ad12035f0d6efb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: a397be54622cf08b4acc73b46329b77373f815a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:02 2021 +0800 
-------------------------------------------------------------------------------- 
TXT/AlderLakePlatSamplePkg: [ADL] DprSize of CpuSetup maybe always grayout

Resolution:
In CpuSetup.hfr, CPU_SETUP.DprSize is grayout by NOT ideqval CPU_SETUP.ActiveCoreCount == 0.
Please also check CPU_SETUP.ActiveCoreCount.
It will be grayout when Txt == 1 and its default value is 0xFF.
We should change to "OR NOT ideqval CPU_SETUP.ActiveCoreCount == 0xFF" for DprSize.

And as there is no dependency between HT(hyper-threading) and TXT,
setup file is updated to remove this dependency.

Hsd-es-id: 15010122979
Original commit date: Wed Oct 20 18:13:29 2021 +0800
Change-Id: I4afd6b0bddd38f8ae5852991ba7db5c6b5d6e72e
Original commit hash: d6ea821428944e4fa1e1dd67c7575fdc64ebe84f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: f45c43ed498a086188db3e455e1dde32c7b47b86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:47:00 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.243

(cherry picked from commit adfbd6191374a5f063fe4fd481dc75e68bdfa454)

Mon Oct 25 23:50:55 2021 +0000
Original commit date: Mon Oct 25 23:50:55 2021 +0000
Original commit hash: 03d7e9e6963973252fe4e353518285d60021e8a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3773207f0dcd5971d3e9ca3fe814b48e8ec42d00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:58 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015047300][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Update BwSel Calibration threshold value to 2

[Issue/Feature Description]
  LdoFFCodeLockCalibration fails on few parts at low frequencies with current 'software closed loop BwSel threshold' value of 4.

[Resolution]
  Reduced 'software closed loop BwSel threshold' value to 2.

[Other changes]
  Fix 'Outputs->MemoryClock' value in McFrequencySet to reflect right Memory Clock Speed.

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: 16015047300
Original commit date: Mon Oct 25 22:10:41 2021 +0530
Change-Id: I9c2d128f92c95d1b3524a95cd377f306a088ea50
Original commit hash: 7e24f6bc59789a80a68b526d5d0cd2fef49889cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ad2408d6167b2c4b4385c69c2a96d85c2d79b753 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:56 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2441_00

Hsd-es-id: N/A
Original commit date: Mon Oct 25 08:49:36 2021 -0700
Change-Id: Ibe646a8171ff9129f9627340e7241b77bfd19601
Original commit hash: 97c0c3abf871705838385017aa5cd5dd5200f914

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 590b433d02f54d032bb6225f7ddc32e7872c29b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:54 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.242

(cherry picked from commit 0f883f23a054aad6c57e93dab5b1370be0c7b2a1)

Mon Oct 25 08:55:41 2021 +0000
Original commit date: Mon Oct 25 08:55:41 2021 +0000
Original commit hash: 8a2f4814b046638512777530fbb344853d4bb3c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c76e145997ae939d96e506ee4b899a92233312b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:52 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][CVF] Added USB Port support for CVF USB Config

Added USB Port support for CVF USB config
Cosmetic change for ADL-P

Hsd-es-id: 16015039169
Original commit date: Tue Oct 19 23:50:59 2021 +0530
Change-Id: I3e05109edd2fb8a644c7f438d8d300aeae7f1cfa
Original commit hash: 7874d7d1c26ccf5bd052f24ded3cca9c0ec79d5f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: b2d4b98705229b1f63936814fd0fd1c14b06d5f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:50 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 25 01:24:58 2021 -0700
Change-Id: I28801244e57cee797e86b2d88109d2347c077211
Original commit hash: 1d6c811c229a169dcfd501b2a3e7dbefacf1a7cd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 509852fa7525b7a126cab60118259a273287ec95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:48 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010149123][ADL-S ADL-P ADL-M | LP5] Use default DQS DCC value if the eye width is 0

[Feature Description]
Use default DQS DCC value if the eye width is 0

[Resolution]
Use default DQS DCC value if the eye width is 0

[Impacted Area]
DCC, WrT

[Register Impacted]
PHY

Hsd-es-id: 15010149123
Original commit date: Thu Oct 14 22:11:52 2021 +0800
Change-Id: I8e65d907391c9c30ddd8990f3b26b3c85d4d9cd4
Original commit hash: 5da33dcc831b14a6064ac6202ea2cc31ccff208d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 65fff8f835dd6d2419d6ab3a6f50f5608e9e348a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:46 2021 +0800 
-------------------------------------------------------------------------------- 
Fix SLE issue

Hsd-es-id: 16014975243
Original commit date: Mon Oct 25 12:28:00 2021 +0530
Change-Id: I6378c903a07c767658f40e9fa8986d6dac5d1cfc
Original commit hash: 0894e6769cdf4ad2d415931402fc47d70de8428b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/AdditionalDisableSteps.c

================================================================================ 
Commit: 4c3a33fa3b19b49fb10734645ae275629011b190 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:44 2021 +0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/PcieRp]on disabling PCIe root port with device connected , controller will not power gated after G3 blocking S0ix

Updated the function disable flow according to the latest bios writers guide recommendation.

Hsd-es-id: 22013966715
Original commit date: Tue Oct 12 14:56:25 2021 -0700
Change-Id: Ia2486f8319e13112a474a52381bf001f66469057
Original commit hash: 3ca513fdf40420b4b6d01526d9d49e0cf448eb8f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 1fa7d89407fd9f818b49ef8c4f016c3389c53d67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:42 2021 +0800 
-------------------------------------------------------------------------------- 
DGR:[ADL] Changes to access SUPOVER_STATE_LOCK MSR only for VPRO

Modified code to access SUPOVER_STATE_LOCK MSR only for VPRO.

Hsd-es-id: 16014994929
Original commit date: Fri Oct 22 13:17:10 2021 +0530
Change-Id: I85ef61eda2569ed6833948e8aa7b52549ab8b004
Original commit hash: 3c244b56f427def892f81fa1ebee207900d6dcf2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmCpuFeaturesLib.c

================================================================================ 
Commit: 67393b44ae2de8eec8f310dbfdc28169fcd5802b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:40 2021 +0800 
-------------------------------------------------------------------------------- 
GGC change for TXT issue

Hsd-es-id: 16014975243
Original commit date: Fri Oct 22 21:25:19 2021 +0530
Change-Id: I48db763e63651044081d5106e96ea394a638d599
Original commit hash: 2c2e851adbe4e4c38dd9a32b52dd64e1b6e4f032

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/AdditionalDisableSteps.c

================================================================================ 
Commit: 60fa584516bb818b6e931071b94ba948e8dfe213 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:38 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.241

(cherry picked from commit 464b7193a5720d030c07aa8aafda161f72dc0c67)

Sun Oct 24 17:09:51 2021 +0000
Original commit date: Sun Oct 24 17:09:51 2021 +0000
Original commit hash: 0a7c605b9e1d140bb8819317495ed21641556d7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 36ce24e5e54fd7aaf2219a4339bb6134d3f27285 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:36 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015035826][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Disable opportunistic self-refresh for ADL-P memory techs.

[Issue/Feature Description]
Disable opportunistic SR for ADL-P/M across all mem techs.

[Resolution]
Disabling opportunistic self refresh by:
a) Set SpidLowPowerCtl.Bits.selfrefresh_enable = 0;
b) Set SELF_REFRESH_IDLE_COUNT as (0xffff)

[Impacted Area]
ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
MC

Hsd-es-id: 16015035826
Original commit date: Sun Oct 24 17:10:08 2021 +0530
Change-Id: I35975d6c1ad6b65c300c177d521fb88ebf73067e
Original commit hash: 1bf3a6ea5a8e7face9731d32d5d7ae5d54739295

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: b7d8eea43a76e7d76512d77950cf59d3a74dda15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:34 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2437_00

Hsd-es-id: N/A
Original commit date: Sun Oct 24 08:47:28 2021 -0700
Change-Id: I1c698dc0d16070e526c29627f89ea9dd2ea1e2f0
Original commit hash: 1cf016c42706446c653c06cabaa89f2c9ffff2ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2b0c3f42e8034c87ee82b6415f7dfc8a171f4a6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:33 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.240

(cherry picked from commit b1e854fc0de031e51d5fa855fa0e23922c4090a5)

Sun Oct 24 09:46:15 2021 +0000
Original commit date: Sun Oct 24 09:46:15 2021 +0000
Original commit hash: 57a1dd7bbdfb4f9afc29cd656205e262882e4efb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4100f8ae4e21994271f0827a0d6f0d0b1b1b2091 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:31 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "Revert "[ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration""

[Issue/Feature Description]
  This reverts commit 8deafc727ad6146969d16c3323dba841e1a109bf  https://git-amr-7.devtools.intel.com/gerrit/#/c/155541/.
  The change was reverted in 2.229, but later, FV showed it's not caused by this change, so, add it back.
  LdoFFCodeLockCalibration fails on few parts at low frequencies with fixed VdllTargetDacCodes.

[Resolution]
- Implemented new Bandwidth Selection Calibration algorithm which sweeps VdllTargetDacCode and runs
  Bandwidth Selection Calibration until BwSel values are converged above threshold value.
- LP4 LowFrequency switch frequency is changed to 1600-Gear1 from 1067-Gear1.
- Reverted 'Dll Weaklock Control' register settings done as part of v0.0.2.144

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: NA
Original commit date: Sat Oct 23 23:52:42 2021 -0700
Change-Id: I7a3ab6030716a6efd34b2a15978331d21e4f4f44
Original commit hash: 8cf0ff22c6c5d478e82b2797ac5f486404d6c6d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ee9fd4c23cc1f0bd4bad389dd99482b89bbf7e66 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:28 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 24 01:24:06 2021 -0700
Change-Id: I7d47d25e785088f00fef81dcafbd92da08009dc7
Original commit hash: cdbb8c9bce00bbb1ccdb03f7a18969b2ecd358e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ff13aedeca0ff33601c97682e7ab14ecdaffc6d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:26 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.239

(cherry picked from commit 651fd9c38be0a218c58722032320f99d6584f1fa)

Sun Oct 24 05:38:25 2021 +0000
Original commit date: Sun Oct 24 05:38:25 2021 +0000
Original commit hash: dd44c34bf897393a94bbbb40506ba89c052ffd3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4851a9fb3e413170fec37815721b5f1bc905fe09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:24 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-P ADL-M | LP5] MRC RPQ and CAS Clubbing Configuration Change for all LPDDR5 SKUs.

[Issue/Feature Description]
Configuration changes for following MC scheduling features to be done as per PTP team's recommendation.
1) RPQ Request Merging
2) CAS Clubbing

[Resolution]
mc_scheduler_mem_sb.merge_req_reads_pq_0_0_0_mchbar.enable_rpq_req_merge = 0
mc_scheduler_mem_sb.sched_second_cbit_0_0_0_mchbar.disable_cas_clubbing  = 1

[Impacted Area]
LPDDR5

Registers Impacted:
MC [x] Phy [] Both []

Hsd-es-id: 16015017766
Original commit date: Thu Oct 21 13:15:12 2021 +0530
Change-Id: I4a9a3cb3bd6fd6317df3f7549ca92a1f48a2aa27
Original commit hash: 97b9862e170c30b6f37ed93275e74927c79b92b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 9591879db140505d85bbd0d2776bdcaae2b14d3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:20 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.238

(cherry picked from commit d79f4ed0858590582da129792f1eb17859fd40f0)

Sat Oct 23 17:24:14 2021 +0000
Original commit date: Sat Oct 23 17:24:14 2021 +0000
Original commit hash: 34392dcc1dd7abaa2311d169329bb9d9b8611791

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 66327799f8be66d130cbba416d5d922aa5805aa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:18 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16015034159][ADL-P | DDR5] Tune Clock Alignment for 4400 Gear4 also Disable CA parity mode for CATM on Gear4

Issue:
 Two bytes show very low margin in RDMPR at 4400 G4.
 This leads to sporadic training failures, mostly in LCT.

Root cause:
 CA bus seems to be unstable at 4400 G4 with the current CCC clkalign settings

Solution:
 Change CCC_CLKALIGNCTL1.clkalignd0piclkpicodeoffset from 0 to 128 for DDR5 4400 G4 only.
 Additional change -- disable Ca parity mode for CATM on Gear4

Hsd-es-id: 16015034159
Original commit date: Fri Oct 22 22:13:10 2021 -0700
Change-Id: I147be7487848e8dfc263317556bbc1591c88ad9f
Original commit hash: e4e8786c694c9f9fa48a95e9151c4182acb8d8b2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 781ea8ff19adde000d232ca9e822d80867c9e5a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:16 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2436_00

Hsd-es-id: N/A
Original commit date: Sat Oct 23 08:50:11 2021 -0700
Change-Id: I9efda3210286bbd5d434081c95089e168a838268
Original commit hash: 42921268826186565a815ea9c5988e6ca4f6dda5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d33010ba667b047bb3f97c6805f8ee0707337f8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:14 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 23 01:24:23 2021 -0700
Change-Id: I222535acceef1bfcd152c100696faeabddada3e9
Original commit hash: ae9d0c5333b6b8255b30d0df5b97bd185d338f87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 4cda14e3666492192bd9acab50649afac3d2b8b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:10 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2435_01

Hsd-es-id: N/A
Original commit date: Fri Oct 22 08:50:17 2021 -0700
Change-Id: I22c91a11333732c44608df81a7bb9f8868b19bc9
Original commit hash: 95215725be177774fb15172f67d76f5cba9f5c73

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b0e0229fb7b794aa873c46d308c0e4c97ca52615 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:09 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000006

- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Thu Oct 21 23:13:41 2021 +0800
Change-Id: Id01f2ee8a37f07c46da61a01e3ddb95d1adef626
Original commit hash: dcb1e5b91154297d6f15fac4bdc0d9d99c5b93c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8bc6908af2344006af6936deb20e0e0baf8c98ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:07 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-M] Enable Closed Lid WoV with lighting support

Adding bios support for default enabling of Closed Lid WoV
with lighting support.

Hsd-es-id: 16015017084
Original commit date: Thu Oct 21 22:09:24 2021 +0530
Change-Id: Ife664b4c7f35279dfcca6557dfa9df292f728ae3
Original commit hash: eae308769d8cb8a2a60a868b5485f90524ea7e75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Include/AlderLakeMRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 4532400784697bd442b6bf746f7fef06f8b827b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:04 2021 +0800 
-------------------------------------------------------------------------------- 
[TCSS] Declare _UPC and _PLD in TCSS XHCI HS01 port

Declare _UPC and _PLD in TCSS XHCI HS01 port as not visible and not connectable because HS01 port is actually not functional.

Hsd-es-id: 16015013840
Original commit date: Thu Oct 21 13:57:09 2021 +0800
Change-Id: I9a3913305e77094e2e26f56c8d8444231e425c4d
Original commit hash: 785618fb6689acf77fdaa65df69ca4b277fb8466

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: 6a2b6f2958e3d310439d1f29a2b95e851fdea28d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:02 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2435_00

Hsd-es-id: N/A
Original commit date: Fri Oct 22 02:54:11 2021 -0700
Change-Id: I8c424a235683b8e6647452a885fae4f0e7b96e09
Original commit hash: 636597223764b810a52a738cd2e913b1fa562e87

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 17901f7631a8d9d8b21ff88c9f8754e6bcaf85f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:46:01 2021 +0800 
-------------------------------------------------------------------------------- 
PlatformPkg/RPE: Without Erasing SATA SSD, SUT is Booting to OS directly when triggered with Real mode.
PlatformPkg/RPE: Report BIOS status is not correct in AMT_86 of PETS test case.

Issue: 1. SATA frozen bit is set, and board doesn't assign sata power pin to power off sata due to it requires HW reworked.
       2. BIOS report success status even SSD authentication failed.
Solution: 1. Remove storage device gpio power pin assert/de-assert code since it is very board specific change.
             Provide a SecureEraseHook to skip G3 cycle if OEM has method to reset storage device power.
          2. Directly return Access Denied when OPAL password authentication failed, and update BIOS status based on the result.

Original commit date: Fri Oct 8 17:35:24 2021 +0800
Change-Id: I878982917302c8995bb98b227bd438a6b087dec4
Original commit hash: 1da129fe97cdd1e08025ff86d811995b23151ab5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Include/Protocol/SecureEraseHook.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/OpalSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 2b82a000307cf306650d1b3904aa52787b81a760 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:59 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 22 01:24:07 2021 -0700
Change-Id: I4e7739688a8e37d95e65a485fd8316a09d37ec28
Original commit hash: e44860fdfaea99dc180dab921f91b3101243ae00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 214ff259e5f3ed9d72def45e2e8389918e7754b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:57 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Support Multiple FwUpdateLib in single BIOS

[Description]
In single BIOS support different generation ME FWU Update.
To differentiate ME SKU/generation using different GUID.

[Change]
1. Generate the four GUIDs for different generation or sku
   - Lp_Cons : 1AD8F003-222E-4FD3-A9D1-B247A0215D9B
   - H-Cons  : D9083D94-44EB-4846-9BDE-319E6E51C481
   - Lp-Corp : 79EFDF41-DF5E-448A-BAAD-7EEBD5513DC1
   - H-Corp  : EF669ACB-AA19-4698-A0EF-5BC4D13716FC
2. Identify PCH type in PlatformInitAdvanced to install specific GUID
3. Add the FWUpdate library different version for different generation
4. MeFwuDxe: FwUpdateLib instance for different generation
   - Produce the gMeFwuProtocolGuid
   - Only one instance in a platform
5. FwuOnProtocl: Wrapper to locate correct FwUpdateLib instance
6. Upgrade the FwUpdateLib to 16.0.15.1545

Hsd-es-id: 15010117663
Original commit date: Wed Oct 20 23:18:02 2021 +0800
Change-Id: I6d3e2b1f76943fca2a6633a5bfd805ee6a3750f4
Original commit hash: 0329b8fe13fa431afac22b3d57d56994f8ffc3cc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Protocol/MeFirmwareUpdate.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMe/FmpDeviceLibMe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateEfiLib.lib
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FwUpdateLib/FwUpdateLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/Library/MeFwuOnProtocolLib/MeFwuOnProtocol.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/Library/MeFwuOnProtocolLib/MeFwuOnProtocol.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuGen16Dxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Rpl/MeFwuDxe/MeFwuGen17Dxe.inf
AlderLakePlatSamplePkg/PlatformCommonLib.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: c7ad565e959d9d29452d38929d31c3a9c29e2857 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:54 2021 +0800 
-------------------------------------------------------------------------------- 
Fix the issue PMAX device option not expose in ADL-SBGA DDR5

Previous condition check - "#if FixedPcdGetBool (PcdAdlLpSupport) == 1"
exclude SBGA platform, which DDR5 board is also designed with battery

Hsd-es-id: 15010088265
Original commit date: Sun Oct 17 10:23:33 2021 +0800
Change-Id: I15eb02bc6b1c90caf4412f3c7fc54be8c89c90b1
Original commit hash: addeb0c6b26b88d8208d678d3cd8f01b8caea206

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 1379627afb319c5236196cec8fe6474c462f5971 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:52 2021 +0800 
-------------------------------------------------------------------------------- 
BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry.

BIOS have to configure dTBT CIO_PWR_EN GPIO and dTBT SLOT_RESET GPIO as
 Host_Deep_Rst to prevent glitches happens due to restore of GPIO config
 to default value during Sx and reset cycle as GPIO were configure as
 Platform_Reset.
Now as BIOS is programming these GPIO as Host_Deep_Rst, so its value
 will remain same even after Sx and Reset Cycle. Which means last value
 of dTBT was OFF state will still be mentained even after reset/S3/S4
 Cycle. So now BIOS have to take care of dTBT GPIO ON processes manully.
 Which mean enabling those GPIO during BIOS boot phase. In this case
 BIOS has to add 10ms delay between dTBT CIO Power GPIO Enable and dTBT
 SLOT Reset GPIO enable to follow dTBT BWG requirement.

Hsd-es-id: 16014877758
Original commit date: Fri Oct 8 13:16:43 2021 +0530
Change-Id: Ic313837f1c23591b69b0cd27f03fbb40b5acc07c
Original commit hash: 335db7cab8add34e8de4d5cc6283a1299868fba4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc

================================================================================ 
Commit: 9c465a28409464fc2608ba56816cb33c3abd1fd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:50 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] BIOS to configure MR GPIO "CIO_PWR_EN" reset source to be host_deep_rst to prevent glitches on Sx entry

Modified GPIO (PCIe SLOT_2 Reset/Thunderbolt CIO_PWR_EN) pin reset config to Host_deep_rst

Hsd-es-id: 22013819456
Original commit date: Tue Oct 12 12:18:32 2021 -0700
Change-Id: Ifc24949cecdf0ad3f6d16ae9e3f649d654ccc7aa
Original commit hash: ce7d722b805468ae2e371ba44fb515a46d6e1c9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr4CrbPreMem.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/GpioTableAdlSDdr5CrbPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPreMem.dsc

================================================================================ 
Commit: 4c3a735bc88726d5872cc201db982068a74e14ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:45 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] CpuPcieWaitForHwEqDone() will always time out when using more than one CPU PCIe Root Port

Hsd-es-id: 22013671260
Original commit date: Tue Oct 12 19:52:18 2021 +0530
Change-Id: I250a39d154ce30c437d08c6e0eb7e9990d267764
Original commit hash: 7d7f64b85c3e0113211835805e494b142d9c7ac1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: c7ff012efa60b7c17e6bc96c7a1e698d537dfc7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:43 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2434_00

Hsd-es-id: N/A
Original commit date: Thu Oct 21 08:49:41 2021 -0700
Change-Id: I3eacc138b94db0159b0d3d30cde7c796fcaaf3d6
Original commit hash: eb5b645fe5f3f4730f3233251726c9d83d648303

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8235695a1316b24bbc5c77387c3a6c16879d2d4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:41 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] PS2 Keyboard option must be disabled by default in desktop

Setting PS2 Keyboard disabled by default in setup options in all desktop skus except when game mode is enabled.

Hsd-es-id: 22013741455
Original commit date: Tue Oct 12 17:25:17 2021 +0800
Change-Id: I13baa8ccf5dadd02e3a2a424f3c15a513125d820
Original commit hash: 399a51c079e48bc29a10c4e615a20a548d10a24f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: cf26478e95a0ee9775f2d5385e83af8572c2b267 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:39 2021 +0800 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000015

Hsd-es-id: N/A
Original commit date: Thu Oct 21 11:57:54 2021 +0530
Change-Id: I2d6e57876bd4ea9ad2800afb46036b829c13502b
Original commit hash: 06eb8372885cfd04845f980fb9881dd5664086d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3f07530e5b670bce0f2b58ec9117437600f04a6e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:36 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for ADL-P K0 Production patchID 0x0000030e

Hsd-es-id: NA
Original commit date: Thu Oct 21 14:11:16 2021 +0530
Change-Id: Id03e559b0a201eaa47e5fad11ce9fef91429340c
Original commit hash: 2ae31e45a016b26845e42e99ce9f70cebd6302e8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b1fe115ea376dc4a48e9a4c020dca2cb03500e20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:34 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 21 01:24:28 2021 -0700
Change-Id: Ibdadb13154fc02f44a82c7aa2609ff36ed8d7a66
Original commit hash: 9ce5436339b9947135195bc0a98cb6444328be66

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2c54dd68e8f1cf3a2653387f9ae185f15dba64c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:31 2021 +0800 
-------------------------------------------------------------------------------- 
Change in Per Core Disable Implementation.

Read the Core enable BitMask from PCODE and update the Setup information accordingly.

Hsd-es-id: 22013977020
Original commit date: Fri Oct 8 15:40:01 2021 -0700
Change-Id: Ie568705a872b4ac055dd341e5cb8d1745f1de742
Original commit hash: 47e6f9796e0473fe387e8d3e6795f95821af7f03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: bb58f9e77f380cc54adb727e17ad1dcf40a06d7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:29 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] add the definition of "all" in capsule build readme and revise capsulebuild.bat accordingly.

Hsd-es-id: N/A
Original commit date: Tue Oct 19 09:22:40 2021 +0800
Change-Id: Id57bfd3a45663ef1d30a2713ba4c68f6c141a626
Original commit hash: e57df03bf38e7d879bf0c88f8bce72c8f3d9360f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 26e7bfa9c207bf1ac856526bc49e4cace3bc363b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:26 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2433_00

Hsd-es-id: N/A
Original commit date: Wed Oct 20 08:48:23 2021 -0700
Change-Id: I174cf01c71bffca2d88426898c067d23d6a24f7e
Original commit hash: 76f05f19ab61655e1b86d1304ea9457b9a2503a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 09355133b79858221cf246160be70ee9a63c90fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:24 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.237

(cherry picked from commit 4728fc28345a6448ba2cb77bf89e15b6ffa639a7)

Wed Oct 20 14:53:01 2021 +0000
Original commit date: Wed Oct 20 14:53:01 2021 +0000
Original commit hash: 2ac22fe3429eecb36187f9f884d6f760a75c615f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9609dc8bffd1dda572fb8a4d17ca57613d7efefa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:22 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010120607][ADL-S ADL-P ADL-M | DDR5] Boot time reduction-skip Tx DQS DCC training for freq < 3200

[Feature Description]
1. Boot time reduction-skip Tx DQS DCC training for freq < 3200 when the DIMM configuration is not mixed

[Resolution]
1. Don't run Tx DQS DCC training for freq < 3200 when the DIMM configuration is not mixed.

[Impacted Area]
PHY DCC

[Register Impacted]
PHY

Hsd-es-id: 15010120607
Original commit date: Wed Sep 29 01:30:18 2021 +0800
Change-Id: I8209953e2f518962f639005e6742581c3d9ea153
Original commit hash: 6d9a14815dcee78dc79e5649a612be0d237a3ed1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 70cfad82bddfbc56a8f30fd99182dc1ecd63e201 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:20 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][RPE] :Perform coldreset after Reload BIOS Golden Config Action

 -SUT is getting hung at PC 0xA5F with TXT enable and bios reload golden config flow

 -Perform cold reset instead of warm reset as TXT requires a full power cycle

Hsd-es-id: 16014822580, 16014883051
Original commit date: Wed Oct 13 11:46:27 2021 +0530
Change-Id: I75bded4986a212372533f1a275352410360b2bb1
Original commit hash: 26d244b4615ab5e6f31610cf8625caa5442f22c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 3c83942b5307f8f05479baee6c4eb40325a339bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:19 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 20 01:22:53 2021 -0700
Change-Id: Ic89d95516cabc89bc29ffada7b646c9a8bb02b63
Original commit hash: c0f4bd71e288eca8a753a29e15a3ebe6714cedde

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 329d58e86e20c1015b3b48ed6b454364759e1e91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:17 2021 +0800 
-------------------------------------------------------------------------------- 
PowerManagement: [ADLS] Error Event (ID 35) happens in Windows Event Viewer while Intel Speed Shift (HWP) Technology is disabled

Fix the Fvid Table for EIST

Hsd-es-id: 22013811710
Original commit date: Wed Oct 20 00:21:46 2021 +0800
Change-Id: I2704d162d0c6f70855039a088b2029777c656384
Original commit hash: 01e390f0541c93dc486d3256dd173d77355236dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PerformanceStates.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 720e70b5e9a4d6f40231266a87b12305c81fc355 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:15 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pch: Remove Pch.asl

Pch.asl don't have self build ability.
For related build verify can be taken care by PchSelfTestDsdt.asl, so remove it on inf file
to unlock ClientOneSiliconPkg build failure.

Hsd-es-id: 22013786398
Original commit date: Mon Oct 18 11:08:07 2021 +0800
Change-Id: I8c896bec1a91611e7208914a2652e5740c6db0a7
Original commit hash: 6a665d0806298caf94fe525423445e2b2bff576c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchAcpiTablesSelfTest.inf

================================================================================ 
Commit: baf701f21c9e5412ca4146170314737aa5211904 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:13 2021 +0800 
-------------------------------------------------------------------------------- 
BIOS to send Go2Sx on all S5 and WarmReset entries.

For all Maple Ridge (MR) applied to ADL and onward platform - BIOS shall
 send Go2Sx command on all Sx entries (including S5) and Reset.

Hsd-es-id: 1509804606
Original commit date: Fri Aug 27 13:39:56 2021 +0530
Change-Id: If9e718401d0a04447e6993b54e939714509f56e1
Original commit hash: 216543d502681755740fe2e7c754c1f09d4d8156

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: aba84be58df42c1c6b67be11815ce29e547926f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:11 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.236

(cherry picked from commit 1b07fe7fecf26978cbb31452eafcf3eaafdf735f)

Tue Oct 19 16:25:01 2021 +0000
Original commit date: Tue Oct 19 16:25:01 2021 +0000
Original commit hash: 854de089d3d4ab85450e7eb5879ebc55d13e6724

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6d963eae53070f6eef672ce9ceabc311d2c63703 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:09 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014992554][ADL-P ADL-M | LP5] Enable Dynamic Pi Clock Gating

[Feature]
  Enable Dynamic Clock PI Gating feature for power saving in Idle mode.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014992554
Original commit date: Tue Oct 19 19:06:21 2021 +0530
Change-Id: I48b07ca30dfadd7c9f39eb39bbea505b7a3bb6a9
Original commit hash: 682812b2594802b961157aa1d7b53a49129d345b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 22760761eae728662d68618c06df23820cd800bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:07 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2432_00

Hsd-es-id: N/A
Original commit date: Tue Oct 19 08:50:30 2021 -0700
Change-Id: I0b755b3292aaa6c6b993fb015bfe9669580c943a
Original commit hash: ce6b00cc1227e8ad13bcc582858720108aa06f58

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 147b90556d6a840aeca5cb1a10c45b6b27ce361b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:05 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Change default IA SVID Slow slew ratio to Fast/2
 - Performance improvement through C-state/GV latencies reduction.
 - Setting default Slow Slew Rate to Fast/2 for mobile segments as well.

Hsd-es-id: 16014988804
Original commit date: Tue Oct 19 15:15:57 2021 +0530
Change-Id: I8b706ecade9dc6a77c1a98f3fa862f462b732f2d
Original commit hash: 0993d291447163c34ae87f69fc0bbc970a4d2242

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 49103f147c95d610d98b3fa235733c17a8f94371 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:02 2021 +0800 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID 0x00000014

Hsd-es-id: NA
Original commit date: Tue Oct 19 11:15:13 2021 +0530
Change-Id: I8e2b3d3402c0b81f879d34b3e925e602135f1b40
Original commit hash: 5dd450b3dbe2ee1e97a479dfc1bdf6aded223065

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0abad42d15b1d18e9df0e580da541541e3872181 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:45:00 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/ADL-M][IMAGING]: Modify Cam1 and Cam2 connector gpio setting to GpioOutDefault.

CRD G3 card LEDs are glowing despite all Control Logics and Camera links are disabled.
To fix it, modify gpio OutputState from GpioOutHigh to GpioOutDefault.

Hsd-es-id: 16014926208
Original commit date: Tue Sep 7 14:54:08 2021 +0800
Change-Id: I1d84b9c1fc39ed3f9384f283fe7696bfec0e354d
Original commit hash: 85085668f7feb70a2c1c2efbce9a76b77ce64b1d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: d8843e281c2dd198661428b48cdf89f3823c7644 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:58 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 19 01:32:23 2021 -0700
Change-Id: Iaa8110e91813806d40d4f1393cb4ce908134de6d
Original commit hash: cd41bbd1d54c2304ac5bb43d47e56b436161e38a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1db022bd96609d7f27412783ee1b9fb366d3816a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:56 2021 +0800 
-------------------------------------------------------------------------------- 
[CVE-2021-33122] Hardening of SpiSmmStub TOCTOU

Hardened SMI handler against TOCTOU attack. Copied data from the Commbuffer
into the SMRAM and used the copied data throughout buffer check and
the operation. It is an update for AlderLake.

Hsd-es-id: 18018485493
Original commit date: Wed Sep 29 14:54:47 2021 +0200
Change-Id: I4011501189307e6556157f22d40d4e58c1f21f7e
Original commit hash: e4ae8d0c91b5dc6a694dcb98ff1ed5b2dfd63c5d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: 586ee304e7c6d6c16ac05a977d2d948577f315c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:54 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/PlatformVTd: Restore VTd BAR register after Check

If VTd is disabled, it is no need to check VTd Bar support state.
If VTd is enabled, VTd BAR register should restore to provious value after
 check the enable bit.

Hsd-es-id: 15010067013
Original commit date: Tue Sep 28 14:57:55 2021 +0800
Change-Id: Ica46d494fe6509583d39c3f0ac0c060f08bdc6ba
Original commit hash: 5d7090c631ada77c14966efd11268e2dd7fb3f68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c

================================================================================ 
Commit: b5b996e0c82247226e39b5907f31b28daf9c43cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:52 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for ADL-M R0 Production patchID 0x0000040e

Hsd-es-id: NA
Original commit date: Tue Oct 19 09:58:51 2021 +0530
Change-Id: I0fec8d66eb08b91ffb377b01ca5dcff1401a26e0
Original commit hash: 12567beffb3642334734bc5891d54a249a62c5b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 6db6b42d526f429f5815d457c660f1e6839b8646 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:50 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.235

(cherry picked from commit 976a8d0263a7c1e01e81485f2093d5fe0e787f6a)

Mon Oct 18 17:45:21 2021 +0000
Original commit date: Mon Oct 18 17:45:21 2021 +0000
Original commit hash: 137bd185d782d8ec4df7a830af9aff8713c021a5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7e1c558a60e7a407e8755a987b5b473be2add080 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:48 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][16014976617][ADL-P ADL-M | LP4 ] Fast boot fails with MRC version 2.234 on LP4 system

[Issue/Feature Description]
 Enabling the DOP Gating in LPMODE2 causing the issue.

[Resolution]
  Disable the DOP Gating in LPMODE2.

[Impacted Platform]
ADL-P LP4

Hsd-es-id: 16014976617
Original commit date: Mon Oct 18 17:50:27 2021 +0530
Change-Id: I6a1bf722ded09eff1cdbd6562c17c5ef9e2b832b
Original commit hash: bd8c18db593bf14bc28b55f6ec72a10293f2e115

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7b7fffc7692ec49810e362c289286bded237beef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:44 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2431_00

Hsd-es-id: N/A
Original commit date: Mon Oct 18 08:50:41 2021 -0700
Change-Id: Ibda1f725d6e5468c0351cf08eb99e0dd259cf690
Original commit hash: 6d8a9d9c40189fc607caeee5ed2ca09f8557e6a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a46a8030214ae4963eeb5257e0ea9cdb31360cbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:43 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 18 01:30:35 2021 -0700
Change-Id: I4b090e4a8bac8893048a8c1b314ee0701c653687
Original commit hash: 68352ea5cdbab33b44355165185bf2c47f52b56b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a6205cb40d4cf93fcb34b02dbd25e58790d972df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:41 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Enable build command "prep stage2 & bld"

Hsd-es-id: 1309159244
Original commit date: Wed Oct 13 14:57:48 2021 +0800
Change-Id: Ie4fb125c40d6b9fe8b7993376f65ac301105a004
Original commit hash: 7198ca863c56296fc86ee74a7122d440aefd5450

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmAcpiEnableLib.c
AlderLakeBoardPkg/SmmMultiBoardAcpiSupportLib/SmmMultiBoardAcpiSupportLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/PlatformCommonLib.dsc

================================================================================ 
Commit: 7cb2e27436a72b038f9a6c20e46e78542f7fdedc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:38 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL][CNV][WIFI] WGDS Rev 3 ACPI  [PART2]

Align name definition.

Hsd-es-id: 16014090858
Original commit date: Mon Sep 13 14:33:29 2021 +0800
Change-Id: I74a20a63a196de5409255e00e47da1f5a08014b1
Original commit hash: b4181b32dfbea46ab7b050f9ac484a5f02b11ac8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.h

================================================================================ 
Commit: 555cc3a2c2c51fc57e69f36b6c3d700ea5a2c96d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:37 2021 +0800 
-------------------------------------------------------------------------------- 
[RPLS][OC] Not able to vary [CPU BCLK OC Frequency] in BIOS menu for S19 RVP  + RPLS A0 CPU (QDF:Q1BT) + RPLS PCH (QDF:QYLE)

There is some frequency calulate error that makes the result is 0.
correct calculate method to fix this symptom.

Hsd-es-id: 14015306721
Original commit date: Fri Oct 15 11:58:01 2021 +0800
Change-Id: Ibc5b38ab2f85f0c0d0e8dfe33b4df1a6e370f6e1
Original commit hash: 88edafdeacd5b2a52b1e4f4599bc2276f3529561

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/Setup/IccSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 7733749761562749a6fa7527057e0a6467743492 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:34 2021 +0800 
-------------------------------------------------------------------------------- 
PmcFivr: [ADL-N] [rev0] Enable PCH external bypass rails by default
and configure  VNN voltage to 0.78V-0.78V-1.05V

According to the PnP recommendation, The following settings are
configured for ADL-N and rev0 platforms
  - External Bypass settings enabled by default for PCH rails
  - External VNN voltage configured to 0.78V-0.78V-1.05V

Hsd-es-id: 16014233510
Original commit date: Fri Jul 30 13:00:23 2021 +0530
Change-Id: I425dcb334e2c0f627e2118d078b53045703cb636
Original commit hash: 8dd644f3bfa767fe45872135f5ef8d1bcd7509ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PmcFivrSetup.hfr

================================================================================ 
Commit: ddf88e5738ab19e2fed4485f63d363f8e995112c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:32 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.234

(cherry picked from commit 9518890ac836b2442040f314ffc893547773643a)

Mon Oct 18 03:20:40 2021 +0000
Original commit date: Mon Oct 18 03:20:40 2021 +0000
Original commit hash: 49883790f085bec5ca3bbe152b969e86c6e8f371

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 42d64089d1ba7d03c5636c786c381347727405ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:31 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014467872][ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Static Spine Clock Gating Enable

[Feature Description]
  Enable Static Spine Gating feature for Power saving.
  This feature will shutdown Completely South Spine.
  This will enabled only on the boards where only MC1 Channels are populated.
  Other changes: Enabling the DOP Gating in LPMODE2

[Impacted Area]
  ADL-P ADL-M | DDR5 DDR4 LP5 LP4

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014467872
Original commit date: Tue Sep 28 16:45:23 2021 +0530
Change-Id: I348d6da81a0a7f04df173105fc3a9d0a04fa9c2a
Original commit hash: e6ef34210b3f2d8ab6457a53149239e8f200634e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 88b967f0475a33b4856d6d4ccb89d000582eb9c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:28 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-SBGA][TCSS] BIOS Supports Discrete Thunderbolt Controller Capsule Update

Hsd-es-id: 1509147666
Original commit date: Fri Oct 15 16:46:44 2021 +0800
Change-Id: I063b233062c3b05c54ee8ff42a7d18510e9b3f0c
Original commit hash: 70e9651f6fb012e628e1597341db76be574abbbf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/CapsuleUpdateConfig/DisTbtPayloadConfig.ini
AlderLakePlatSamplePkg/CapsuleUpdateConfig/RetimerPayloadConfig.ini
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformDiscreteTbt.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/TcssRetimerNvmUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibDiscreteTbt/FmpDeviceLibDiscreteTbt.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibTbtRetimer/FmpDeviceLibTbtRetimer.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvRetimerThruHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvUtils.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtRetimerNvmUpdateLib.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleDiscreteTbt.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleTbtRetimer.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenDiscreteTbtPayloadHeader.py
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 21dbb09ac3fdf3c6fb744d5ae246d310092ca68c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:25 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] BoardPkg/fdf: Improve the microcode binaries comment

[Description]
1. Improve the description for update the microcode binary file.
2. Always need to put the latest uCode patch in the first priority.

Hsd-es-id: N/A
Original commit date: Mon Aug 2 20:02:21 2021 +0800
Change-Id: Ice48d22d33c899d3d86b4b121cbbb398cbad1b72
Original commit hash: 92c2dee943585e66f7d5e74689c77d4ec99188f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3bf937a13ebba326291edd8ce12a84343aa81849 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:23 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2427_00

Hsd-es-id: N/A
Original commit date: Sun Oct 17 08:50:03 2021 -0700
Change-Id: Ibafc73689d8b73ac1cfc5c8eca3e9a54fa2c5d8b
Original commit hash: 775900fa88a9f2936e867cd6523ccbd6b54855ab

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f36a043b4c3db488d86bf38eb6c63510fb05c7b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:21 2021 +0800 
-------------------------------------------------------------------------------- 
ADL Platform VR POR file WW42_2021
 - Updated PL4 update for ADL S 20 46W

Hsd-es-id: 22013963666
Original commit date: Tue Oct 12 11:00:01 2021 +0530
Change-Id: I1c868b15133c049c0c4b8c71ccf8f7504f640a48
Original commit hash: 5e6539f7955b916b45238c2552a2e2dc957edc0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 2895a124042757ad873c54fece13dba8ee42915e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:19 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.233

(cherry picked from commit 937a6721e4c5e5ee340ec2339dd2a84a18d35d21)

Sun Oct 17 11:23:34 2021 +0000
Original commit date: Sun Oct 17 11:23:34 2021 +0000
Original commit hash: 3b8afa1cd270eef10dd0a3bd9ee3f20845f3ff29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 16ee099c037e073d3898456c871d783e62428339 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:17 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014957005][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] Enable DCM in FIVR

[Feature Description] - Enable 'DDQ FIVR PS5' low power state for frequencies up to 5200 MHz.
  To enable DCM/PS5 low power state update 'Vddq Tx IccMax' to below values.
  IccMax = (DdrFrequency > f5200) ? 0x9 : 0x7;

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  PCU

Hsd-es-id: 16014957005
Original commit date: Mon Sep 20 16:25:46 2021 +0530
Change-Id: I16feda925846cd09f126441fdefce48ff8a065f0
Original commit hash: 8b8c13aeb6c3edd1b3240d33ec79d6650ffd09e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 8a8e6f57f1ee86e7db2fa52b038b37b1c40b4562 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:15 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 17 01:23:23 2021 -0700
Change-Id: Icd372acaed3f608d8c6afaf78612e6022943d55a
Original commit hash: a741543904975d4885df69d88f44fac55f9fe942

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1d790151588e1987f8538dc3d0e0d054f1a15b5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:13 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2426_00

Hsd-es-id: N/A
Original commit date: Sat Oct 16 08:50:13 2021 -0700
Change-Id: I44cf7e6a6084705d42e10f2367ca0b4f4b0109c7
Original commit hash: 1daa1e769bba109204dc6d07abd93b9b7b918097

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3dcf19a61633dd422bac1fafb41026caca4ba110 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:11 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2425_00

Hsd-es-id: N/A
Original commit date: Fri Oct 15 08:50:22 2021 -0700
Change-Id: I513b30ec7d4e3c20e8a6e5bae78a13253180f54e
Original commit hash: 5e00e77a85350198af69cf7ee69bc3ffec9238ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 06e813a322dba6b932598dda5c42ffbf9aa75434 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:10 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeRestrictedPkg/Telemetry

Remove MEBx related entry from telemetry data.

Hsd-es-id: 18018442023
Original commit date: Thu Oct 14 12:59:58 2021 +0800
Change-Id: I7dc626bf1ba9ef1a995d87a9edf2b23af96c13e4
Original commit hash: 66f36c41eedaeab7d82face08fe251442cf4ee30

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.c
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.h
AlderLakePlatSamplePkg/Telemetry/SiFirmwareVersionDxe/SiFirmwareVersionDxe.inf

================================================================================ 
Commit: 51e095f4ddc38f6a6186bc48056ea8310dea3255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:08 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 15 01:23:31 2021 -0700
Change-Id: I2296a3882f8570f7e81420ea26f88de6a644df97
Original commit hash: 5d542f13dbc133ae895ac0d63330afd5de5262a7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ddc07730848c450559d0dd592a1dc5ed726bf94d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:06 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] fix the retimer capsule build bug, which prompts ModuleNotFoundError: No module named 'ConfigParser' in GenRetimerPayloadHeader.py

Hsd-es-id: N/A
Original commit date: Fri Oct 8 13:03:26 2021 +0800
Change-Id: Ic86652c1948022c6f1e216672a2f641fc1c37e1a
Original commit hash: 93aa8201b06c8a11d9a4cc4f3b9f452f839f12ae

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenRetimerPayloadHeader.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: c7471f495ab6eae9c430d4c1818c3b35dc173c51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:02 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P]TBT Retimer Capsule Update Fixed, Function pointer invoked after calling free

Hsd-es-id: 14015175993
Original commit date: Thu Oct 7 20:20:55 2021 +0800
Change-Id: I1b2e1b888fb8ce71829baf4912678748d8516c83
Original commit hash: ab0526fe2fc1aba58422070ed250d16c14c87fe8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c

================================================================================ 
Commit: a2d31ae079dcfd0f9fee59b722bd62caf21e384b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:44:00 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Fix HstiIhvDxe.c fencepost errors

Incorporate MSFT suggested changes

Hsd-es-id: 18018474583
Original commit date: Thu Sep 30 15:56:45 2021 +0200
Change-Id: I86a26cd65dcbb5db66b2ec1cf07c054633b06ea6
Original commit hash: 3f72a821d97cff698b6a30185857acbbd921eac6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c

================================================================================ 
Commit: 94d2bc93dd7ef16211df97786f745f4635b89e2d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:58 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL] stack overflow observed with DDR5/LPDDR5 during premem phase"

This reverts commit 4ac02cdcf8e9c47686462d101a357c0ce1f44e58.

Facing Hung at DD31 due to this check-in. So reverting

Hsd-es-id: NA
Original commit date: Thu Oct 14 22:42:34 2021 +0530
Change-Id: I3a91e0cf1ff524662e821dda584064b61c84dbc4
Original commit hash: 2ab090b169e5f36beffb190a9dde91cf69e867c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 528a796ac9b2518ffe71a507ba6e739080453df4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:55 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2424_00

Hsd-es-id: N/A
Original commit date: Thu Oct 14 08:48:27 2021 -0700
Change-Id: I704c822c4136fe049ef082b9469a47ed8da27d7d
Original commit hash: 5f6ed3e97a14158593c25bff7084bab4c26f7435

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2fcb0b6e89096d0e19416ca3814a568ba0dc230b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:53 2021 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLN Gop
  - Fix for Device ID's for ADLN

Hsd-es-id: N/A
Original commit date: Thu Oct 14 16:14:08 2021 +0530
Change-Id: I7c70059842a4b344304ee2b5b2c71ba1391aa930
Original commit hash: 8dde6e4891b752970e6c1e8012166157dffda6ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 1c78a64affedd2b44790a4f490072a1f88c796c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:51 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg/Upd: Add UsbTcPortEn into partial header

Make sure UsbTcPortEn is part of coreboot build.

Hsd-es-id: 16013550129
Original commit date: Wed Sep 1 21:27:03 2021 +0530
Change-Id: Id45afc340bfa8af6f6abf06d303d663451bac254
Original commit hash: e06cac333713dd891ad59d48ca45dc0a2097c2eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPS.txt

================================================================================ 
Commit: a16d81e16a04c7fa10f35cf341bac514a4256b42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:49 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/CapsuleUpdate: Trigger recovery when detecting invalid ACM policy.

This change is specific for 0T profile since in 4/4T/5/5T profile, policy corruption is supposed to be handled by ACM and CSME.

An ACM policy valid bit to indicate policy (e.g. BPM, KM) corruption is introduced in ACM v1.18.0 - Bit 54 in BOOTSTATUS register FED300A0
In 0T profile, this bit is only valid when TXT is enabled in Type A TXT data record.
In 0T and TXT disabled case, BIOS cannot tell if ACM policy is valid or not. BIOS can only do some basic check to cover it.

So check with below conditions:
1. If TXT is supported, do some basic check on FIT table including:
   a. Checksum. b. Type A/B/C existence. c. Type B/C signature (__ACBP__/__KEYM__) d. Type A port info
2. If the check in 1 fails, trigger recovery.
3. If the check in 1 passes, further check if TXT is enabled in Type A TXT policy.
   a. If yes (TXT is enabled), check ACM policy bit.
      a-1. If policy bit is 1 (policy valid), do nothing.
      a-2. If policy bit is 0 (policy invalid), trigger recovery.
   b. If no (TXT is not enabled), BIOS cannot tell if policy is valid or not. Do nothing.

Hsd-es-id: 14014878608 1509218966
Original commit date: Wed Oct 13 10:24:12 2021 +0800
Change-Id: Ifff84cb5179c00023f4585c325f287f29430b6f8
Original commit hash: 09928f8daa73827f8ace17f79adc04b782df0d47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.inf

================================================================================ 
Commit: 4341cf01ac35a1d3fa5c1d71344a0b0487c905f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:47 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] stack overflow observed with DDR5/LPDDR5 during premem phase

Set PcdPeiCoreMaxPeiStackSize to 512kb
Set PcdTemporaryRamSize to 1MB

Hsd-es-id: 16014930077
Original commit date: Thu Oct 14 13:43:58 2021 +0800
Change-Id: I499d72ea72115a38372d256cb411427873d2e7ae
Original commit hash: 0a83a78fb6a756952e10395e3c79e85247273c6d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5311578d1164ed8b28e3f1b8c0e95ef6d4d78673 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:45 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 14 01:25:55 2021 -0700
Change-Id: I2b4c6ce817fb6a2aca573b9fe675dfd78b75f0ba
Original commit hash: 666aea7ebf0a8406750ceff7e34947d71a055bef

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6fa44b28c5773019764560544d65f1ab41dc5a1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:43 2021 +0800 
-------------------------------------------------------------------------------- 
Removing onboard Foxville card setup knob for ADL P/M Platform

 1)Make onboard FXVL by default disabled in PchSetup.hfr
   and only expose in DT SKULL
 2)Enable onboard FXVL in  AlderLakeSBoardConfigPatchTable.h
   and RaptorLakeSBoardConfigurePatchTable.h only for S8/S12/S17/SB1/SB3

Hsd-es-id: 16014920067
Original commit date: Sat Oct 9 16:44:46 2021 +0800
Change-Id: Ia4da0c797a3f8cdbf6a8f617526bdca21c8e807e
Original commit hash: 7618aaf6be87324de84ad154a348104dad487c54

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 9cca1084ea47148d2c7a21d1412046285b7d4fa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:41 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "ADLN: Updating GOP Version to 1039."

This reverts commit 8b229dc755540df54b1966fbcf5b4380532b7e5c.

Hsd-es-id: NA
Original commit date: Thu Oct 14 13:15:56 2021 +0530
Change-Id: Iac52262bdd3d0371f836d88d0866dfb809616559
Original commit hash: 48cfac11fd0f83d7bd867fedb35ec7838ca1b1ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: a21bf6a8cc8b13b6ba8314ad1ab17c69c7cc88fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:40 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][GCS] BIOS support on power meter in ADL-P GCS

Enable power meter support on ADL-P GCS

Hsd-es-id: 16014600573
Original commit date: Tue Sep 7 11:09:54 2021 +0800
Change-Id: I459f75cfc9b0bd47878e7ae092e534d268807d41
Original commit hash: af696c91b8f3ff55f80a3e80bd900d7218759d46

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: c62c0133646f3ab02b8b302f5a616b5ac8d7c3c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:38 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-M][LP5][HLK][DTPM] : TPM 2.0 - Supplemental test with dTPM failed with "Error executing command! HR: 0x90284001"

Restore SecureMemoryMapConfiguration.c

Hsd-es-id: 16014644983
Original commit date: Tue Oct 12 10:46:27 2021 +0800
Change-Id: I22e729e658e27b26126a009589f76f9d5b3a4840
Original commit hash: 12e098a1fe98aa9268a543188ce2dfd64eea7c55

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c

================================================================================ 
Commit: 5232ea9c2ac740d2803d6341aade02210eb78905 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:36 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add following Upds to FSPM partial header.
IbeccProtectedRangeEnable <- opened in TGL (IbeccProtectedRegionEnable)
IbeccProtectedRangeBase <- opened in TGL (IbeccProtectedRegionBases)
IbeccProtectedRangeMask <- opened in TGL (IbeccProtectedRegionMasks)

Hsd-es-id: 16013355644
Original commit date: Mon May 24 16:35:11 2021 +0530
Change-Id: Iec72c669adaf0e77025f1cff6364104e2749d5cd
Original commit hash: 73353266bd9e5f494b2a602e5f9d83ae903226ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: dc1d59e7b753c970c319a819f2350bc80205dc3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:34 2021 +0800 
-------------------------------------------------------------------------------- 
ADLN: Updating GOP Version to 1039.

Updating the GOP Version to 1039.

Hsd-es-id: NA
Original commit date: Wed Oct 13 20:00:24 2021 +0530
Change-Id: I23fffc4dc6a91c4a66e76e43157d1ba9ea5a2d35
Original commit hash: e1f35136cadb8130690d6e7124831dee0d245efd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 3e0def6025bfd3271af3cba7caa0f719713e932f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:32 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2423_00

Hsd-es-id: N/A
Original commit date: Wed Oct 13 08:51:17 2021 -0700
Change-Id: Idb451c082d6b5f98598f54b17825ab3c531d89c4
Original commit hash: a3b4d96c6593ff6d0f4143a4f5149c9a03d102bb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7ede1738f88618259b77edb95d6c10668dd7c95e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:26 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Add new microcode for ADL-P K0 Production patchID 0x0000030d

Hsd-es-id: NA
Original commit date: Wed Oct 13 10:44:29 2021 +0530
Change-Id: I059cbd8f5c6f4d0224bc0bbb98ee1850f3b21244
Original commit hash: af3e89596030a1a566a11de7eaacb62562557546

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f113a39179c5bf276eb239bcbfd9983f40d14f30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:24 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.232

(cherry picked from commit 81e1051d2b867bbc79ae509a90784e315523cc8f)

Wed Oct 13 08:59:17 2021 +0000
Original commit date: Wed Oct 13 08:59:17 2021 +0000
Original commit hash: b567a2f5f15726a0e09110048b2f4ef57723c44c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e9031e07d068c5a1adb73823b1aeccb4ca47431f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:20 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 13 01:24:55 2021 -0700
Change-Id: Iaad13481f4748fb16cb3fe2d1d4372aaebe81610
Original commit hash: 4ae402c556b4589ba805b3353cf9be3a51bd1ce9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bff246b6278110ce95f781de5fb33a05ddefc2d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:16 2021 +0800 
-------------------------------------------------------------------------------- 
Missing end of double quotes in UNI file

Hsd-es-id: N/A
Original commit date: Fri Oct 8 18:46:14 2021 +0530
Change-Id: If6a5d5ce59458076aab4dfaf0af004b3643640db
Original commit hash: bd83dd6808fb0bf01dfa7c3be439d00d3dbcca94

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 7f2373e0ad0a0fae53d45a90c64755c0c672581b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:14 2021 +0800 
-------------------------------------------------------------------------------- 
C1S/PeiVtdInitFruLib: Added disabling DIS bit in GFX IOMMU ECAP

Changes:
1. Added disabling DIS bit in GFX IOMMU ECAP by setting BIT17 in IOMMU_DEFEATURE
   register.
2. Other minor changes.

Hsd-es-id: 14015286793
Original commit date: Tue Oct 12 13:48:01 2021 +0200
Change-Id: Ic7bcc99d05eff6cc29028fa804fa15a34a061420
Original commit hash: 27d2d1a784bfb9b7a92d20508a3a525ec508211a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Fru/AdlCpu/Vtd/LibraryPrivate/PeiVtdInitFruLib/PeiVtdInitFruLib.c

================================================================================ 
Commit: 0ca4436215794c8d748b65190d8467819ff43e3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:12 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-N] Keylocker SW support bit is not getting enabled in CPUID Leaf.

Updated keylocker for small core.

Hsd-es-id: 16014911099
Original commit date: Tue Oct 12 15:58:47 2021 +0530
Change-Id: I66883876f30d6c96828c38f71623140c66f607d2
Original commit hash: 3c8316ac83e00c63f633967405eeb1367250deed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c

================================================================================ 
Commit: 10e26dc41f2310eadf96534a7a31f65353d92c7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:11 2021 +0800 
-------------------------------------------------------------------------------- 
Dekel Recipe and nFTS value modification to address L0s Gen1 failures

Hsd-es-id: 16014535372
Original commit date: Wed Oct 13 10:05:20 2021 +0530
Change-Id: I63db688dacadb1dcffc268193c27776f1abeaeb0
Original commit hash: d89a75cc510dc0ad75711f0f6e68b33ff50a01f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h

================================================================================ 
Commit: 1672b0ceb9c253ddf250f8c6e2419b026fbb33e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:09 2021 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1039

Hsd-es-id: N/A
Original commit date: Wed Oct 13 10:22:23 2021 +0530
Change-Id: I389c244cb862bce7c6da03f445b20c7d23942358
Original commit hash: c664923ee374e02cdceb9c8c2d958394dc5ac67c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 7b8cbf50ba17a459149b6f1a06544e7a3d41d699 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:07 2021 +0800 
-------------------------------------------------------------------------------- 
BluetoothHidDxe: Support added for HID Combo Device (Keyboard + Mouse Touchpad)

Current HID protocol implementation could only detect remote device as either HID Keyboard or HID Mouse.
When combo device is connected, it could only identify as HID Mouse and loop breaks.
To solve this HID device type enumeration is used as bit value and each bit represents one HID device.
New unique GUID added and HID protocol reused to identify as Keyboard + Mouse Touchpad.
New implementation is Macro based. Changes can be disbaled by undefining UEFI_COMBO_DEVICE_SUPPORTED.

Hsd-es-id: 22013963671
Original commit date: Wed Sep 15 08:33:51 2021 +0300
Change-Id: I8af6d0bb705872c3001bb46c04df4e8d78f45bac
Original commit hash: 400bf966b7cfc9dea2b6c8cbff56ce19499e3904

-------------------------------------------------------------------------------- 
[Changed Files]
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.c
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.h
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidDxe.inf
Features/BluetoothPkg/BluetoothHidDxe/BluetoothHidProtocol.c
Features/BluetoothPkg/BluetoothPkg.dec
Features/BluetoothPkg/HidKbDxe/HidKbDxe.c
Features/BluetoothPkg/HidMouseDxe/ComponentName.c
Features/BluetoothPkg/HidMouseDxe/HidMouseDxe.c
Features/BluetoothPkg/HidMouseDxe/HidMouseDxe.inf
Features/BluetoothPkg/Include/Protocol/Hid.h

================================================================================ 
Commit: 3e62863b58d535b5c9d689967620fe217fce4eda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:05 2021 +0800 
-------------------------------------------------------------------------------- 
CleintOneSiliconPkg/Pmc: ER debug mode should not be set when Energy reqorting is diabled.

Set the ER lock even when the energy reporting is disabled.

Hsd-es-id: 1509994401
Original commit date: Thu Oct 7 18:22:16 2021 +0530
Change-Id: Ib055ad165203f9cad4f4b9ca49a8d4cd8b5b3e36
Original commit hash: eb7f35ab26a9db5d1941598568ac615b16f51757

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLib.c

================================================================================ 
Commit: af7d7739988ecd9f0a9e504cbce84d5920e1630a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:03 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.231

(cherry picked from commit a3be807b8692b974b49747834108f0edbc2517f2)

Tue Oct 12 20:23:50 2021 +0000
Original commit date: Tue Oct 12 20:23:50 2021 +0000
Original commit hash: 10ca5c3192d16917d3186bb68d2dac5b04d03498

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 678c8ecb3d028a642728bbae8f4eff62a164e79e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:43:01 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010083242][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] skip MrcWriteEqDsTraining.

[Feature Description]
1. Skip MrcWriteEqDsTraining per EV recommendation.

[Resolution]
1. Remove MrcWriteEqDsTraining from the call table.

[Impacted Area]
Tx Margin

[Register Impacted]
PHY

Hsd-es-id: 15010083242
Original commit date: Tue Oct 12 16:49:49 2021 +0800
Change-Id: I9169de1f6488b2dfb4e17b86b209618ca302b334
Original commit hash: 7a8a3934489f1f89df8cdf5d4c95da621fc32f09

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c

================================================================================ 
Commit: c5768ffa0a0f18fabd07d75aa3a7cc9add2f396a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:57 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.230

(cherry picked from commit c2c7f37d5a09d868b99f4e617d5210514eb82c47)

Tue Oct 12 16:06:04 2021 +0000
Original commit date: Tue Oct 12 16:06:04 2021 +0000
Original commit hash: 86ea5534b7b97a2718a64fadcf69af6d54178b7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8d26adcb9f5e8130f5afe8bff30605a07ef8defa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:55 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S | DDR4 | DDR5] Add new options to control SAGV threshold and duration

[Issue/Feature Description]
Developers find system always runs at high point when DMB (Dynamic Memory Boost)
is running, no matter if system is idle or busy.

[Resolution]

PCU uses very agressive Threshold 1%. OS might run background tasks
periodically and triggers 1% workload easily. System keeps running
at high point.
MRC need communicate with PCU to use threshold 30% (by factor) and
durition 1ms before starting heuristics down control.

MRC adds new BIOS menu options for that:
SagvSwitchFactorIA
SagvSwitchFactorGT
SagvSwitchFactorIO
SagvSwitchFactorStall
SagvHeuristicsUpControl
SagvHeuristicsDownControl

Currently, user can input the fields from BIOS menu.

Before MRC done, call mailbox to notify PCU about the config, only
when DMB is enabled.

Later on, we might add a new patch to implement the same support to
non-OC SAGV as long as SAGV is enabled.

Notice:
PCU need support mailbox SAGV_CONFIG_HANDLER's subcommand
CPU_MAILBOX_CMD_SAGV_CONFIG_HEURISTICS_SUBCOMMAND,
Param2:
  0~1: for DOWN/UP duration
  2~5: for FACTOR

[Impacted Platform]
ADL-S OverClock.

Hsd-es-id: 1309070270
Original commit date: Fri Oct 8 18:48:47 2021 +0800
Change-Id: I6a3571cf2f53cdcb7ae956b1d5def58d9f0490c4
Original commit hash: 19c8500fe8b26224b86369ee81681fd79b2ad009

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h

================================================================================ 
Commit: 1fe575c8ae40ce6442a046518a15676ac963277e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:52 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2422_00

Hsd-es-id: N/A
Original commit date: Tue Oct 12 08:48:51 2021 -0700
Change-Id: I3793a1d65e988d13a8cda41f7dcebb2f0b0917cf
Original commit hash: db193aae47f15ca9ee878309f2b173d1693a71f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 66434bf2648cf92ec7507ef5f38f9996dd930b42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:50 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.229

(cherry picked from commit e7f946f047edca85571b7c41ff17bf6a7e056ad1)

Tue Oct 12 13:41:46 2021 +0000
Original commit date: Tue Oct 12 13:41:46 2021 +0000
Original commit hash: c313e0601a65ecdeda83ef593372b0074598bda4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 43e407bab29db78573ded8aa341289476bdffc1d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:48 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ise][16014716637][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] BwSel Calibration algorithm update for low frequency calibration"

Changes:
  BwSel Calibration algorithm implementation from v0.0.2.201 causing DdrIO initialization failures on LP4.
  Hence reverting this change

[Impacted Area]
  ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Registers impacted]
  Phy

Hsd-es-id: N/A
Original commit date: Tue Oct 12 14:00:37 2021 +0530
Change-Id: I7139199a208a3f2bca6d2f2661b2e8cfa8d5cb3f
Original commit hash: 2fb3a0560b5a9463e3f0f965d0330a8a97de256b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 76ce6959dcf790f14b88d89af9a5f08c0e1a9db8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:45 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] GT VR TDC Time Window (Tau) aligned to IA Tau

Several lines of description for the change.

Hsd-es-id: 16014911299
Original commit date: Mon Oct 11 19:43:18 2021 +0530
Change-Id: Ifc62939a9eaf7a68595a801100f75164376a1aa9
Original commit hash: 94973f4cee6a6df044d6e41ef357b9e7c67f0f2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 710495935db9493adc971a595a50a3b8fa5e6b6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:43 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][GCS] Over-ride default BIOS settings for ADL GCS Audio to function properly

Change the default setting of following items for ADL-P GCS and AEP only.
1. HDA Link = Disabled
2. SNDW #0  = Enabled

Hsd-es-id: 22013923554
Original commit date: Thu Sep 23 11:37:34 2021 +0800
Change-Id: I0055d5c9f5bcc83d1ee4447b73a84679bca1acc0
Original commit hash: 322336eaa0a465c867bc062e2375fd59dc9af04b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: 3efdf81266000f5adcf34d2fdc6edebb245032e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:40 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.228

(cherry picked from commit ebc3f6eab396abc66fd9c71b3c9a24577849cac5)

Tue Oct 12 08:46:58 2021 +0000
Original commit date: Tue Oct 12 08:46:58 2021 +0000
Original commit hash: bb60042a0293ac436d4eecc2e2ae1c8e6f34df06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3973d19cc97066e293f93fba70410bf6df5d2098 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:38 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 12 01:27:36 2021 -0700
Change-Id: I6accc2e202839131ba649b272dffab522d2121b3
Original commit hash: b741e4667bc72760faa90f59ada7f9f032819bc1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 36d5b4d9692e77555e40cc8f279513720a515c7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:35 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S | DDR5] Reg32.Bits.pwr_good_io_type need keep default 0

[Issue/Feature Description]
On re-worked boards for OverClock, some memory modules with specific
PMIC models are installed and system fails at training.

Those PMIC don't want pwr_good_io_type to be initialized to 1.
     R32 [5]: PWR_GOOD_IO_TYPE
     PMIC PWR_GOOD Output Signal Type
     0 = Output Only
     1 = Input & Output

Otherwise, PMIC might power up VDD/VDDQ, then power down them
immediately. Later on, memory training fails.

[Resolution]
1) Keep Reg32.Bits.pwr_good_io_type to default 0.
2) Dump some PMIC register values for debug.
3) Per XMP spec owner's suggestion, don't reset voltage to the
smallest when switching step size 5mv=>10mv. There is an assumption
that step size reg is only a flag and wouldn't trigger voltage change
immediately. Real voltage change happens when voltage registers
are configured.

[Impacted Platform]
ADL DDR5 OC.

Hsd-es-id: 15010012525
Original commit date: Fri Sep 24 00:21:54 2021 +0800
Change-Id: I03b5d5b412574636d2969d97c2df0fb93a2d898b
Original commit hash: ecce5e7d1602733765ed8c304c4df703dd2debd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPmic.c

================================================================================ 
Commit: c12b889bf21a6a63f328a484a27a98b7c9d77029 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:32 2021 +0800 
-------------------------------------------------------------------------------- 
C1S/PeiVtdInitLib: Update flow for clearing DMA protection in VT-d Si RC

Background:
There is a corner case in which bit0 for IOP VT-d engine BAR can be cleared, then
BIOS is not able to clear PMR registers in ClearDmaProtectionSetByBootGuard.

Changes:
1. Added programming IOP VT-d BAR if it's not enabled before clearing PMR registers.
2. If VT-d or IOP VT-d engine are disabled in policy, then after clearing PMR
   registers BIOS must disable IOP VT-d engine (by programming IOP VT-d BAR with 0s).
3. Added clearing PHMBASE and PHMLIMIT registers.
4. Added dumping PMEN register before and after disabling PMRs.

Hsd-es-id: 14015261917
Original commit date: Tue Sep 28 11:06:24 2021 +0200
Change-Id: Ide9df1ad5e2a00561d2cb492ea17f632f5a71ba0
Original commit hash: 3d727163bf4b83c5e934f69a513dd450c8ea7b3a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/VtdRegs.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c

================================================================================ 
Commit: 5bf3275156cd3ac509769357d9f238e849e83a21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:28 2021 +0800 
-------------------------------------------------------------------------------- 
Detect the HDMI rework using GPIO configuration on S14 - part2

BIOS to load display config table based on the levels of GPP_H_0
and GPP_J_8 for S14.

Hsd-es-id: 15010053550
Original commit date: Thu Oct 7 18:42:31 2021 +0800
Change-Id: I8d073142f436105258f2d2950b2be8e13a3695ff
Original commit hash: 109bc3356e6438fe774cfbb25fa1951dda963fb2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: 1f426bd0c4dfbfaead7086294aac50ea28aa89fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:26 2021 +0800 
-------------------------------------------------------------------------------- 
ADL: update RP _S0W for storage D3 hot case

Previously, BIOS set RP S0W=0x3 when storage is set to D3hot. It's
not correct and would result OS auto-PEP treat it as D3cold and
override it

Hsd-es-id: 15010068391
Original commit date: Thu Sep 30 13:13:27 2021 +0800
Change-Id: Ie6f0b045637966c19b74aa60edcac0ff5530fdbf
Original commit hash: b5b03bb2e71c04fc124081d99e2858e2ee70671f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: 68d4b40c5b5bd446d06e7fa8b46559594a2b3926 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:22 2021 +0800 
-------------------------------------------------------------------------------- 
ADL_C0 Production patchID

Added ucode for C0 stepping.

Hsd-es-id: N/A
Original commit date: Mon Oct 11 17:34:13 2021 +0530
Change-Id: If3e0a65f7d5d7acfe5c602060915c7ed4f5f750a
Original commit hash: 212898c8d1558d955b59a2555109030da1b602e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 98197fb59d23a2b0830a36fa0c68cf28bee2f063 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:19 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Enable TME by default for validation

TME is enabled by default for validation builds but will remain
an opt-in feature and disabled by default for external builds

Hsd-es-id: 14015223435
Original commit date: Mon Oct 4 14:07:50 2021 -0700
Change-Id: I87a4b0d3d1db336ce522c9eae9673d34cde3cd77
Original commit hash: 7613610f0e426cd23300db027a6c8cc21559e69a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 1ed9239f3b1726da40e017adebc96017db7f63c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:17 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2421_00

Hsd-es-id: N/A
Original commit date: Mon Oct 11 08:47:52 2021 -0700
Change-Id: I39479e2877d11cef801039a2054aaf30c544b6e4
Original commit hash: 2f2de2b0f30b61cd7dd82a45c6ae3039fbefde0f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9a5aea646b90f4e283f7e913e8c846c91db5fa6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:15 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Fix the External_Linux build error

Original commit date: Mon Oct 11 18:56:00 2021 +0530
Change-Id: I132e10329602cb08977d96c380238da9e06d7793
Original commit hash: b07d3b7975eca6e0b104f2c51994902ed79fea9d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c

================================================================================ 
Commit: 9920f38c9ce8bd21c66c8d1bd83854a9c49561de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:12 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M] Added new microcode for ADL-P L0 Production patchID 0x0000040d

Hsd-es-id: NA
Original commit date: Mon Oct 11 11:38:39 2021 +0530
Change-Id: Ia4cef800ca0f4244910ad94747070b645fcc78ec
Original commit hash: e12693e2da18823bfdcb572bbd12de137df18199

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 79a0990b1dc91e1bffe3c68e6fa831e09129c999 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:10 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 11 01:24:09 2021 -0700
Change-Id: I2e6ef25a44d9390beb4fa7caf4d497b66ca3f53e
Original commit hash: ea4f211723f9f0132c4ce2fbee314155f76ba904

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e7835d6666c1e0cc6c3211d2d614d8cd016bfc9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:08 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.227

(cherry picked from commit 087553e7d68b9db9b28781db2d9c3cd8ae0dbc7e)

Mon Oct 11 07:49:52 2021 +0000
Original commit date: Mon Oct 11 07:49:52 2021 +0000
Original commit hash: 9f6defe333e7cd263e91b9c38059ba5a0fec7e5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5a3aa0430aaa1a6b47d60c0c4eed5299bb4e31f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:05 2021 +0800 
-------------------------------------------------------------------------------- 
ADL DT fuse down PD value - Platform CCB [VR POR]
- Update for ADL S Fuse down PD values.

Hsd-es-id: 22013950527
Original commit date: Wed Oct 6 16:48:07 2021 +0530
Change-Id: I5a6ec6599efc22a361906cd495aed0887fe24f6e
Original commit hash: 6092a98c954ea03cb299630ffb0a6f9b405dcc1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 5401af64414746d7571fd08ae167a9c812847c65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:03 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M]: Update defaults of Flash settings.

Update defaults of Flash settings. Fixed YB issue on ADLS.

Hsd-es-id: 16014849123
Original commit date: Wed Oct 6 01:30:12 2021 -0700
Change-Id: I310136b93c963b17d9ddcfdf7c7dfae71b9ac4d0
Original commit hash: 17786612fd77bce43bfe321a13785503136933a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: ad0c687dfffcaa5b06f4765e35ab658b01988ed7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:42:00 2021 +0800 
-------------------------------------------------------------------------------- 
Dekel Recipe and nFTS value modification to address L0s Gen1 failures

Hsd-es-id: 16014535372
Original commit date: Tue Aug 31 12:51:39 2021 +0530
Change-Id: I8efb2192dfe8116fb58258ec8d203901100ab50e
Original commit hash: d3e5899dff5907c4146f7a6224ec9599d6b964b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip16InitLib/PeiCpuPcieSip16InitLib.c

================================================================================ 
Commit: 203452ad8dd6f75debc3d549fcb33db1671b6e7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:55 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2417_00

Hsd-es-id: N/A
Original commit date: Sun Oct 10 08:49:36 2021 -0700
Change-Id: Ia4b2400e1f8412a05d6d02ea178c246d1f4bf295
Original commit hash: 45a1981a8419c89b51713a06c986d9b8f4b4a02f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: edc56537f971c38a06a3ff14e26dbc60697980f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:53 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 10 01:25:14 2021 -0700
Change-Id: Ieeceeb567c61a261279fe2c974298f943461a45a
Original commit hash: b9e89abb9613f25d775bda3a5ed75131b8fe93e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 652f829f5ded04a3c3b66404765cf0eaaf2d3ccd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:51 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2416_00

Hsd-es-id: N/A
Original commit date: Sat Oct 9 08:53:11 2021 -0700
Change-Id: I0d09b04e6fd6daadfa2982a38a2b97f96650d364
Original commit hash: f67743d7f2c7c859565257576d35e6db677015b2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1b2c6a98619360d80dd2fb6c45e3d3fa0386ed4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:49 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 9 01:24:12 2021 -0700
Change-Id: I32bcdb7a3c3702fd7a2a85009c506efbf4caa157
Original commit hash: 37d7fece08500b23533a56035e6607f1409852ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 580024d294c17285fc2fedce136d5fbcf56b06e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:48 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.226

(cherry picked from commit fc87c88b63ae498065972e378e458bb66f4e41f1)

Sat Oct 9 04:23:12 2021 +0000
Original commit date: Sat Oct 9 04:23:12 2021 +0000
Original commit hash: 3c7b7c64010e24fd50e33cb0e30799d222b5021e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b13e429b2fa52abf38c6882740b1387fea4a5a35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:46 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014426299][ADL-M ADL-P | LP5] AC VOC for LP5

[Feature Description]
Add support for AC VOC to LP5.
The feature is called from PerBit1DCentering() and VocCalibration()

[Impacted Area/platform]
ADL-P, ADL-M

Registers impacted: Phy

Hsd-es-id: 16014426299
Original commit date: Thu Aug 19 12:10:07 2021 +0300
Change-Id: I7f4c81479a7207bf7f7bbdfed86c1ca5359f8ac7
Original commit hash: edbdf02452c19a44b7af3491022ead8c1bea9d03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a05e64aeabd17ba3c317827a64500ce68449c469 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:43 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.225

(cherry picked from commit 1612f2b5d7b27bbfb9061c3263d0a63ef0705bdf)

Fri Oct 8 20:58:58 2021 +0000
Original commit date: Fri Oct 8 20:58:58 2021 +0000
Original commit hash: af04390dd579008067f06515b477c8317cc5866c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 66f6e643b2bab3cb8a43077198844be4184eaa4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:41 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][16014914564][ADL-P ADL-M | LP4 LP5 DDR4 DDR5] S3 flow stuck at post code 0xAB03 when only one DIMM (MC1) populated

[Issue Description]
MRC publishes 'Total Memory Width' available across all controllers/channels through MEMORY_INFO_DATA_HOB.
BIOS use this information to send BIOS_MAILBOX_INFORM_GRAPHICS_MEMORY_CONFIG command to pcode to enable
'dynamic graphics branding'. On S3 path MEMORY_INFO_DATA_HOB is not published by MRC and hence mailbox
command is not sent to pcode which results in hang during S3 exit.

[Resolution]
Publish MEMORY_INFO_DATA_HOB on S3 path similar to other boot flows.

[Impacted Area]
ADL-S ADL-P ADL-M | LP4 LP5 DDR4 DDR5

[Register Impacted]
None

Hsd-es-id: 16014914564
Original commit date: Fri Oct 8 20:34:40 2021 +0530
Change-Id: Ide73e2d0b9dae978a1ec2cee2775442d71895fbf
Original commit hash: 373a96a33b87f0e05cc1d7370dcc608bda6d30ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 393c24d38933cb344d0a253e00182162a0f12afa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:39 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.224

(cherry picked from commit 8f7acf8db86121b4447b45d3c0dc625e0a227da6)

Fri Oct 8 18:50:14 2021 +0000
Original commit date: Fri Oct 8 18:50:14 2021 +0000
Original commit hash: 8f1e9fa769099efd58dbc4a5368e103f6db19b5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a03a2b0d73645bb9e6bcded74268272391ce856d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:37 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Adding a PCD check for OneClickRecovery WLAN profile sync capability enabling in SMBIOS table 130.

BoardPkgPcdUpdate.dsc: Adding platform PCD check to only set profile sync PCD to true for proper platforms, ADLP and beyond.
OneClickRecovery.c: Check if profile sync PCD to set OCR ProfileSync capability in SMBIOS table 130 accordingly.

Original commit date: Thu Oct 7 14:59:06 2021 -0700
Change-Id: Ia751dbe78b8066fb1777cbbc22d2a9b3aec6ae99
Original commit hash: f3c25e0fbc72a57bbb4a2840285f52779131de94

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OemOneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c

================================================================================ 
Commit: 7660887ff8ec81829fa7fb4f168b0653e2768801 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:35 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010070344][ADL-S ADL-P ADL-M | DDR5] Run DRAM DFE for all frequencies when DIMM is mixed.

[Feature Description]
1. Run DRAM DFE for all frequencies when DIMM is mixed.

[Resolution]
1. Run DRAM DFE for all frequencies when DIMM is mixed.

[Impacted Area]
DDR5 Mixed DIMM Configuration

[Register Impacted]
DDR5 DRAM

Hsd-es-id: 15010070344
Original commit date: Fri Oct 8 12:16:51 2021 +0800
Change-Id: Ib7056268d2854ead6a170746798bf6b0ac1e91b9
Original commit hash: 35416246304d4b94d959a1f14191b506a39d5f96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 9acee2ffbe493e7664d3310fca632b8e5d9c364d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:33 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL] upstream/downstream design dGPU always keep ON problem."
We are reverting these changes as they are breaking DG-2 config

This reverts commit 912d1b72e3b6f7d3e268bb6760e278cca7e8a341.

Hsd-es-id: 15010064368
Original commit date: Fri Oct 8 10:05:14 2021 -0700
Change-Id: I34600d6900c92530e541f835728609e9407d48df
Original commit hash: 87096b65754b2c021d4e390a1959fb98b3bead38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 0a3392de6a7a2936f3a499a88a58de7119d86edf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:31 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-P][K0][DDR5][Regression]Inserting HG card and set Primary display = HG will cause BSOD"
We are reverting these changes as they are breaking DG-2 config

This reverts commit ebc4bf444c4f4857cc28a427828449fa7ca7a382.

Hsd-es-id: 15010064368
Original commit date: Fri Oct 8 10:02:58 2021 -0700
Change-Id: I28e901af004f93c4752d52173855ef243687e690
Original commit hash: 73046b251dd93ba8325ed0c4c3a02addf4ded07a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 6245015975ae92c5aa119572f79a5b9ba2ade390 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:30 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2415_00

Hsd-es-id: N/A
Original commit date: Fri Oct 8 08:49:00 2021 -0700
Change-Id: I84ed1a884a7ba5fdc114622e1c4c72adcfa67570
Original commit hash: 116133feeec4c8592bd0c07d6fa5a93188607a1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1b8e9776ac0e9fb9660a68d630ee1162a35ec8d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:28 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.223

(cherry picked from commit 15cfd0aac03879c157d04d76547f1341e93fa42a)

Fri Oct 8 14:29:11 2021 +0000
Original commit date: Fri Oct 8 14:29:11 2021 +0000
Original commit hash: 45f6af08293b22dc6f40c70e2895af6c8999b3c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4c2aed3179241a07af77ed94ecf98bcf422d25f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:26 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014913554][ADL-P ADL-M | LP5] Disable Dynamic Pi Clock Gating

[Issue]
  Machine Check errors observed in ADL-M Setup with DRAMs specific Vendor.

[Resolution]
  Disabed it for the R0 Stepping.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014913554
Original commit date: Fri Oct 8 17:35:29 2021 +0530
Change-Id: Iec94937e1fd792755b02ee91c52b51690af05684
Original commit hash: ef7b61b29cf2093e34f126f05536b7fed3cdbcf8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0185515c23839f968c123659e07f687e5b79b18f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:24 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.222

(cherry picked from commit 4f3a5d944fab725f3526e2525587cb7bf6b204b3)

Fri Oct 8 14:12:36 2021 +0000
Original commit date: Fri Oct 8 14:12:36 2021 +0000
Original commit hash: 0c2b52948aa83463931df11dd727071afe04bae8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 540135e52b765ef6d66588769a4d397da395fee8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:22 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014843845][ADL-M ADL-P | LP4 LP5 DDR5] SAGV Points update for PRQ

[Feature Description]
SAGV points update for LP4 {f2667 G4, f3733 G4, f4267 G4, f4267 G2}
SAGV points update for LP5 {f2400 G4, f4800 G4, f5200 G4, f5200 G2}
SAGV points update for DDR5 {f2000 G2, f4400 G4, f4800 G4, f4800 G2}

SAGV points update for LP5 on T3 RVP board:

Single Rank: {f2400 G4, f4800 G4, f5200 G4, f5200 G2}
Dual Rank: {f2400 G4, f4400 G4, f4800 G4, f4800 G2}
.
[Impacted Area]
 ADL-P ADL-M | LP5 LP4 DDR5

[Registers impacted]
 MC and PHY

Hsd-es-id: 16014843845
Original commit date: Thu Sep 30 16:29:53 2021 +0530
Change-Id: I09a3c09754974421b9d0719a088bb4771b8481c8
Original commit hash: 608d6a4dabbd4c0e9cca15c5c326ed6cade8af62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ec14ea0f13a8b282744d8d51d0790cf3f37566e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:20 2021 +0800 
-------------------------------------------------------------------------------- 
[RPE]: Remove restricted Tag for PcdRemotePlatformEraseSupport to available for external platform pkg
Removed #ME: Restricted tag

Hsd-es-id: 16014910582
Original commit date: Fri Oct 8 14:46:22 2021 +0530
Change-Id: Ida7de7c1d932b2bf58adef71bb5dc2aedcefc9f3
Original commit hash: dca2689d7505f1fd985c0a81b703082d0e2a6eb1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: f8321e4fc4d338e9846471bade5cd9701db9d6c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:18 2021 +0800 
-------------------------------------------------------------------------------- 
Features/RPE:Remote Platform Erase - BIOS to report on ConfigurationDataReset boot option support

Set the Bit 7 in Byte 2 of Remote Control Capabilities structure

Original commit date: Thu Oct 7 21:25:08 2021 +0530
Change-Id: I131c045e63c3b44838dd1b224e5b65111e40de84
Original commit hash: 9ee78c7544275962e451d711637f0d51072e11c6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.c
AlderLakePlatSamplePkg/Features/Amt/AsfTable/AsfTable.inf

================================================================================ 
Commit: 235643c29a088124ebed6d1b2e7a469709bf4b42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:15 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 8 01:42:33 2021 -0700
Change-Id: I82a4526fbced40713b7a0fb7dd91165c175e1194
Original commit hash: 00567836cc6b127f4de6cc0d49f3c4965c0d17d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0366e8388e0ba50964693abaf3144483a0ddfed9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:13 2021 +0800 
-------------------------------------------------------------------------------- 
[Manageability] Remote Secure erase failing on Intel SSD with error as 'unsupported'

When OPAL admin password reverted, get new ControllerData

Original commit date: Mon Oct 4 17:24:45 2021 +0800
Change-Id: Ia54987d0ea9c99d9e081150c799570fa7bee8e6b
Original commit hash: aee2e02ee1f195f0cea8589dbfad30bdbe0ae82d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c

================================================================================ 
Commit: d579ba6362fd2713edefc99651e959c899e0831a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:11 2021 +0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp] In S14 board, with PS_ON enabled, on disabling PCIe root port 9 , SPC is not getting power gated.

Set SI bit when disabling PCIe root port through setup options.

Hsd-es-id: 14015254769
Original commit date: Wed Oct 6 21:51:30 2021 -0700
Change-Id: I2ac7fbdb8e27a6d913826ceb17a9e175165f2aca
Original commit hash: e39a451deee6351c36ad8904018d9afaae4a7d7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPciePreMemRpInitLib.c

================================================================================ 
Commit: 5a0c2fd116bc05227df6d455afc355ed9bec0074 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:07 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.221

(cherry picked from commit 2729b252d6098f95c7dd77566f260db75b175c2b)

Fri Oct 8 02:30:16 2021 +0000
Original commit date: Fri Oct 8 02:30:16 2021 +0000
Original commit hash: 1040c6c3381efbc5899f1d2b2caf8db779d48ab0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ee6793b57eb13c8527eb1f4ce8f6740c54f5b48 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:05 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014902200][ADL-M ADL-P | LP5] Disable Read Equalization Training for LP5 freq < =2400

[Issue/Feature Description]
  Disable RxDFE Training for LP5 freq < =2400, to save Power as suggested by EV Team.

[Impacted Area]
  ADL-P ADL-M | LP5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014902200
Original commit date: Thu Oct 7 13:25:11 2021 +0530
Change-Id: I6ccf907fc1c77430297b1b25d79fab54ffab96f6
Original commit hash: f9d8c32ad3fd37346c7fc27c9a24f37660301525

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: f8eda355df526ffa7db97da0982afb448222a575 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:03 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Fix the setup callback related to Rtd3Support

The Rtd3Support change would affect the StorageRtd3Support.
StorageRtd3Support should changed base on the Rtd3Support
value.

Hsd-es-id: 16014704063
Original commit date: Wed Sep 22 14:00:12 2021 +0800
Change-Id: Ia11ee408947285c0ac94c1634fb9ff3d6284a335
Original commit hash: 30536ba2cbc489a6f57e697de5c51e8f5cf22f93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/Setup.c
AlderLakePlatSamplePkg/Setup/TbtSetup.c

================================================================================ 
Commit: 4a687d1ea758d408c7421638c75224b4d8425774 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:41:01 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.220

(cherry picked from commit b84094960e16603752aad8a33cbd4d5c46d03d13)

Thu Oct 7 19:15:21 2021 +0000
Original commit date: Thu Oct 7 19:15:21 2021 +0000
Original commit hash: e00482f9f65c0c405bb1134c8bdcd4b7827f10ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3f836d02650d009f4507384333c7d66d168793e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:59 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][14015262486][ADL-S ADL-P ADL-M | DDR5 LP4 LP5][Adjust Loopcount in SetupIOTest to account for the BurstLength]

[Feature Description]

 CPGC Loopcount numbers in MRC were defined originally for DDR3/DDR4 with BL=8.
 DDR5 and LP4/5 use longer burst length, hence to get the same amount of UI toggles we need less cachelines.
 Adjust effective loopcount in SetupIOTestBasicVA per technology:
  DDR5  (BL16): divide by 2
  LP4/5 (BL32): divide by 4
 This is done in order to reduce MRC runtime while still providing adequate CPGC stress.

[Impacted Platform]
 DDR5 LP4 LP5

Hsd-es-id: 14015262486
Original commit date: Fri Sep 24 10:12:49 2021 -0700
Change-Id: I2cc92d6569d5feeb14f209be33a6938bb4562468
Original commit hash: b13d4cadd2a4431c59a86a5a28f556882aa11021

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 8199acb178388f0c38b1c18fa52f5f081b689936 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:56 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.219

(cherry picked from commit 802bd14d1139f24e959611932838330c19bbf821)

Thu Oct 7 18:46:37 2021 +0000
Original commit date: Thu Oct 7 18:46:37 2021 +0000
Original commit hash: 1d136195b53bd0088ea930f814d5a8933639a0a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8b65ac6d362cf3a23791e316034af6c3eca547d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:55 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][1509615881][ADL-P ADL-M | LP5] SUT CAT error after restart with disabled memory on Channel B with post code 0x0A06

[Issue Description]
SUT hits CAT error in Fastboot path with MC1 channels disabled on LP5.
During Jedec Reset on Fastboot path MRC saves a copy of MRS FSM Control and Storage registers from Controller 1 Channel 3 and
use them to restore on all other channels after MRS FSM is run. If MC1-Ch3 disabled, MRC gets uninitialized MRS FSM Control/Storage
registers and using these uninitialized register values to restore on other enabled channels results in CAT error.

[Resolution]
Get saved copy of all MRS FSM Control/Storage registers and restore them individually after MRS FSM is run.

[Other changes]
1. Fix MR11 and MR12 programming delay values to meet minimum spec timing.
2. MR37 and MR41 are now initialized in MrcJedecInitLpddr5

[Impacted Area]
ADL-P ADL-M | LP5

[Register Impacted]
MC

Hsd-es-id: 1509615881
Original commit date: Wed Sep 29 14:09:25 2021 +0530
Change-Id: I643e7b1a96c0f842448cefb7d3f2fb04a58885c4
Original commit hash: 952280cf787cf12b8ceb2b25c002891b3875c675

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0c43218c03dc1d24698aaa299d8a3a688c272a28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:50 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2414_00

Hsd-es-id: N/A
Original commit date: Thu Oct 7 08:47:58 2021 -0700
Change-Id: Id062bf9cf9f27d55565e8ccce6b87c63d7e393e8
Original commit hash: 9f55d42ba74b681c93c017190937381acb52dd60

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 35b562bcbf1d5c5ab012bf40c1bf7659d43acfb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:47 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.218

(cherry picked from commit 530778c82063f28a46faaaa30e43d6718286ae9c)

Thu Oct 7 10:03:36 2021 +0000
Original commit date: Thu Oct 7 10:03:36 2021 +0000
Original commit hash: 5bcd88de4c4ae50ab7128286cd93f4fa7efb1c75

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 803d39c014519adf851e02c49b932cbafba082a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:45 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014844489][ADL-P ADL-M | LP5 LP4 DDR4 DDR5] MRC pcit and cke configuration change for Mobile SKUs

[Feature Description]
  - Change following register configs based on PnP Team's recommendataion
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ignore_gt               = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ignore_vc1              = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.transaction_factor      = 0x3
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.good_page_close_weight  = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.ph_weight               = 0x0
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.late_weight             = 0x1
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.early_weight            = 0x2
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.change_range            = 0x3
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.max_pcit                = 1023
  mc_scheduler_mem_sb.sc_adaptive_pcit_0_0_0_mchbar.min_pcit                = 0x20
  mc_scheduler_mem_sb.pm_adaptive_cke_0_0_0_mchbar.min_pdwn_idle_counter    = 0x20
  mc_scheduler_mem_sb.pm_adaptive_cke_0_0_0_mchbar.max_pdwn_idle_counter    = 1535
  mc_scheduler_mem_sb.pm_pdwn_config_0_0_0_mchbar.ppd                       = 1

[Resolution]
Update the CSR value as the feature description

[Impacted Area]:
ADL-P ADL-M LP5 LP4 DDR4 DDR5

[Registers impacted]
  MC [x] PHY [] Both []

Hsd-es-id: 16014844489
Original commit date: Tue Sep 21 18:12:45 2021 +0530
Change-Id: I6f183dc06afcfd3e6496f4e0a66dcb4cc9518ae6
Original commit hash: 8c9af18c73ab60e33e457f4c5a6545350e7d764b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: bef47de148745f292f60ca872e9d4eed98bbf967 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:43 2021 +0800 
-------------------------------------------------------------------------------- 
Detect the HDMI rework using GPIO configuration on S14

BIOS to select DP or HDMI mode on DDIB and DDID based on the levels of GPP_H_0
and GPP_J_8.

Hsd-es-id: 15010053550
Original commit date: Wed Oct 6 10:20:34 2021 +0800
Change-Id: Id880827c2467a24dc91b826cecd6ad105a851b34
Original commit hash: 91f73590c5f14d403d3438ebf5f3e7ddcb8f5e8e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: 9c92f26ffa0d6109b4e6720c10d3869bc2487528 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:41 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Update WiFi 1.2.9.21385 and BT 3.4.4

1.Update WiFi Driver 1.2.9.21385 to ADL-S/P
2.Update Bluetooth Driver REL 3.4.4 to ADL-S

Hsd-es-id: 22013926203, 22013939714
Original commit date: Tue Oct 5 09:59:02 2021 +0800
Change-Id: I2e388e9e1da0ae34db973c5cb2cef0adf6244fd4
Original commit hash: 6989f58ea43f88d0571be50f9b518fa74a6f7333

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf

================================================================================ 
Commit: 3e205d7b2ccf91431e0ab33b5082b02f984f242c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:39 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Oct 7 01:25:52 2021 -0700
Change-Id: I41d6093a072a37c58ab15b57a00606a8944d9822
Original commit hash: 649bbc803499d8e97312ac7b8d9d621643ac3655

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: be357cc3102b4e34812820de20daae0e70023ce2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:36 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.217

(cherry picked from commit 611cdb1ec9fefe331f5b47dc1360e687c5429c9b)

Thu Oct 7 04:40:06 2021 +0000
Original commit date: Thu Oct 7 04:40:06 2021 +0000
Original commit hash: ffa9992d84e7d8b56941410ed53fb3ce36adba31

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b3b96d75b3318f4b9958d04cc9eda60574414ee7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:34 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][ADL-M ADL-P | LP5] Update tMRR calculation formula in MRC

[Issue Description]
-> LPDDR-5 MRC uses static value in Mc Configuration
-> tMRR value is not scaled as per Wck:Ck Ratio

[Resolution]
Jedec has provided formula for tMRR calculation
tMRR = (RL + (BL/N_max) + RD (tWCKPST / tCK) + 2) * (Wck:Ck Ratio)

[Impacted Platform]
ADL-P ADL-M LP5

[Registers impacted]
  MC [x] PHY [] Both []

Hsd-es-id: 16014899363
Original commit date: Wed Aug 4 19:31:38 2021 +0530
Change-Id: I15667d651e008e4bd672681c85640ebae3ca4228
Original commit hash: 4d2a70ab45127cb7acdf8efd5195a360047d362d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h

================================================================================ 
Commit: c6a4e763e26d4822c7ceeefa1acdf093f24b53f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:30 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2413_00

Hsd-es-id: N/A
Original commit date: Wed Oct 6 08:49:02 2021 -0700
Change-Id: Ifef06a3ac6e9a7a89194d453ebaf3994ba66d4cf
Original commit hash: 48e1682b38db086be5ae5f10b4903c59e326c3dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2a0bda0e07431fd9535c3d24b06c3cdeaee7524a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:28 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][K0][DDR5][Regression]Inserting HG card and set Primary display = HG will cause BSOD

Hsd-es-id: 15010025468
Original commit date: Wed Oct 6 15:30:46 2021 +0530
Change-Id: I560addee91a4e466c66084e2d70abfd8b2ce6336
Original commit hash: b00356c6f81c51a3a29f6f4c10c786a3b61a8b0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/IncludePrivate/Library/DxeHybridGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c

================================================================================ 
Commit: 39d82341ed527f870f1ba2640dda8df438ac0c24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:26 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Oct 6 01:30:50 2021 -0700
Change-Id: I52f5d92520f10981944f2f9e0310e63124761112
Original commit hash: f743e2750faeb9eecac4a0631696c349e6ccdbc8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 79bdbfffeece982c5053bb48ece5513baecb9478 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:24 2021 +0800 
-------------------------------------------------------------------------------- 
PlatformPkg/ME: The LAN IP show 0.0.0.0 on WebUI after connect specific dock and config F6 while ME config to vPro Essentials(ES/EVQS).

vProTbtDock should be supported in both vPro and vPro Essentials.

Original commit date: Tue Oct 5 12:22:34 2021 +0800
Change-Id: I1f8f7f80920189f010cec9a600c1a47e29859e85
Original commit hash: 2beff84bb9eadf3c943318573a1a5b7dea1c4c82

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c

================================================================================ 
Commit: b5e08fb1a9cea11f97be793bb9034ec50e5cf03c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:21 2021 +0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]Debug bios getting PEI_Assert error while booting to bios with bios v2404_00_230

Updated the code to execute PIPE query only if pcie lane is assigned to the pcie root port.

Hsd-es-id: 16014851762
Original commit date: Mon Oct 4 15:07:51 2021 -0700
Change-Id: I6110681072e3e3598fae3d87e562d5d5b1abd664
Original commit hash: f5afe46e84570768f35bb33931fa61c1aebb2a8e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 54e04a0f23802cd7549253e54311f9e232bd96e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:19 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL-S AEP] : Dgpu Setup enable only for AEP
    - Fixed in BIOS.

Hsd-es-id: 16014847959
Original commit date: Fri Oct 1 11:49:50 2021 +0530
Change-Id: Ia7cdfa59778c08e26b882ed32e0d1be89edc80d7
Original commit hash: 2b56e64df38dcbb12c7741c6feadcf3a22e08f62

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: b902b58d2ce610c116f746e6c1fe70b9dd960491 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:16 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2412_00

Hsd-es-id: N/A
Original commit date: Tue Oct 5 08:51:53 2021 -0700
Change-Id: Idd39e6942e9e2dc6a9cb1d7c23f0a2e0af497e40
Original commit hash: 8b18dafe0b78208cd46e15849799c5aaecfd9e14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a665e746bd08c0013bc3cd1298b2f6e1711673b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:15 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Oct 5 01:40:55 2021 -0700
Change-Id: Ia6ef638e1487b023f4fbd6a797ea680a388f9001
Original commit hash: ab90a3889e2e55971a6392f754cdc2a0e20ac8af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0b9b288cec2831c24f449a9affdc9f1aa818c409 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:13 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.216

(cherry picked from commit a3831688f943cbd9f438971696441499df0d0400)

Tue Oct 5 06:32:43 2021 +0000
Original commit date: Tue Oct 5 06:32:43 2021 +0000
Original commit hash: 8b076a0818a33032faae97a6e921a7c8ffdcf708

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1a1a0c8f991b7bb713cd8708f8ab5d43ffb68376 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:11 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][ADL-P DDR5]CPGC based ReadMPR failed on 4800G4

[Issue Description]
  DDR5 Gear4 4800 fails in Early ReadMpr to get any response on MC1 CH1 Bytes2/3
  Failure Consistently occurs on CH1 Byte3

[Resolution]
  Receive Enable placement is incorrect , this is due to improper Read Preamble setting for Matched Mode and hence
  Preamble park for final Receive Enable value.
  We should have 2tCK_1110 preamble pattern for DDR5 Matched Path

[Code Change]
  Set 2tCK_1110 preamble pattern
  Also changed Preamble park to 128 instead of 64
  Additional change: Minibios was not populating Spd for CH1 on DDR5

[Registers impacted]
  MC [ ] Phy [ ] Both [ x ] Dram [ x ]

[Impacted Platform]
  ADL-P DDR5

Hsd-es-id: 16014849554
Original commit date: Fri Oct 1 14:35:48 2021 +0530
Change-Id: I6bd8e7c5224570e4944d5cf693dd2a031ebefff7
Original commit hash: 3ca1d7c08d6e692a277c85ffc0fabc33e8789c19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c

================================================================================ 
Commit: 1e6a3c52b6a2fb59b6779cf225e2e76320bd3f49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:09 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S][z690] - BIOS setup Fails to program PL1 \ PL2 overrides when Speed Shift (HWP) is disabled.

Correction added to keep the Turbo options enabled when either Speed Shift or Speed Step is enabled.

Hsd-es-id: 14015216513
Original commit date: Thu Sep 30 15:33:33 2021 -0700
Change-Id: I9e5df889e03f1498427c58d1e26284f2f74b7a64
Original commit hash: 3ee748abf1d4316051b1331bca163d14d7d2680e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: a9c418d231aa60c9a9358de5fdf29c88ae10e7e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:07 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-P/M]: Update defaults of Flash settings."

This reverts commit 26309652a799fa6bf8948ca50118777d0382acc9.

Hsd-es-id: 16014849123
Original commit date: Mon Oct 4 04:15:27 2021 -0700
Change-Id: I7973011e4f7a2d07deb6012393ab7176426054cf
Original commit hash: dc53ef5cdccdaed7c6c77c870541c8a9db4fdf1f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6b5b0ed900db482450861ef2161d3763d64a77f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:04 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\SerialIo\I2c\Library\BaseSerialIoI2cLib; Part 2 - Multiple Fix in Serial io I2c Lib

- Added Clear Errors on every read/write to make sure TxAbort is clear
- Optimized I2C write and it will now issue 1us delay when Tx fifo is full
- Added additional check for I2C Activity as it turns out checking just for TX Fifo empty was not sufficient
- Added Recovery flows in case Timeout or Tx Abort was faced, in such cases I2C will be reinitialized.
- Moved SerialIoI2cIsTxFifoNotFull to STATIC
- Changed SerialIoI2cPrivateWrite return type to indicate when data was added to TX FIFO

Hsd-es-id: 14014880043
Original commit date: Fri Sep 17 13:24:36 2021 -0700
Change-Id: I206e8e41054e9fd71c8c414ecc2eba2d8f5e335b
Original commit hash: 409904f62c41ce77d2fb59a1429cb8bf4a98c5d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/IncludePrivate/Library/SerialIoI2cPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/Library/BaseSerialIoI2cLib/SerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/SerialIoI2cPrivateLib/SerialIoI2cPrivateLib.c

================================================================================ 
Commit: 149db494aa3bf10538db3e14e5fb1d53fea826bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:02 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2411_00

Hsd-es-id: N/A
Original commit date: Mon Oct 4 08:48:29 2021 -0700
Change-Id: I949feec4ead52791a1cee7bc2a5cdeb9170420cf
Original commit hash: f1a0a08d481ac8d00f439194545f8ec6679db62c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6b47b0e95f6756d5c3e91d3fbd8283c74093c241 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:40:00 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.215

(cherry picked from commit bea54e65de3509c16f624129033aa2422cb1e6c3)

Mon Oct 4 12:26:13 2021 +0000
Original commit date: Mon Oct 4 12:26:13 2021 +0000
Original commit hash: d7498e58812bd2ab90e4b35612da8a01671f53b8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b37ca2c1284683f8e05241c4eadfb9bfdfa71226 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:58 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL P][RPLP][ADLS]V2405_01 daily ADP got hang up at 0054 after rest or S4 reume with release and debug build both, it also impacted V2407 RPLP and V2407 ADLS.

Revert "[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device"
This reverts commit 489b879aac2a2d7d0333b5dca8584a4b7cb860ff.

Hsd-es-id: 15010045803
Original commit date: Mon Oct 4 03:37:22 2021 -0700
Change-Id: I1ceb8b1630506f3d49e0ad389f6389981734708d
Original commit hash: 5a94e854229649b16f394df7fb7b0839793e681c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c961d4f90c1b766179aefd3f8e4694664c2200d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:56 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Oct 4 01:25:12 2021 -0700
Change-Id: I7ce1402651ddb152d47fbb3df49141967b3a54e1
Original commit hash: 353f0a6de9ff350d1a81017eb6e36015dbd9f2f3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9953ae6fab0ff8390818a3691578a6b1883c0d36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:55 2021 +0800 
-------------------------------------------------------------------------------- 
Deprecate BIOS option for GT PSMI

Hsd-es-id: 16014838244
Original commit date: Wed Sep 15 13:10:04 2021 +0530
Change-Id: I783a486327094ecdc6dad51abfd78b0269493280
Original commit hash: c03c23b3fbce6268ff63e4d43374706767377ccf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 6b6aea78ca1e8d02bb89d75b0b09149668dee477 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:52 2021 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Sun Oct 10 19:10:55 2021 -0700
Original commit date: Sun Oct 10 19:10:55 2021 -0700
Original commit hash: e1e282b8f9ae74749b8fc2e5105b1a18d4115ded

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0234b8d4d6eba1b49c2e11cb8b8880fae0a9de1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:49 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "[ADL-P/M]: Update defaults of Flash settings."

This reverts commit 26309652a799fa6bf8948ca50118777d0382acc9.

Hsd-es-id: 16014849123
Original commit date: Mon Oct 4 04:15:27 2021 -0700
Change-Id: I7973011e4f7a2d07deb6012393ab7176426054cf
Original commit hash: 9526b75f1d0e46d02b834cad84b119fe4629e2ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: aa8968f27cb9a02e61767b635005de40bb32d24f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:47 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL P][RPLP][ADLS]V2405_01 daily ADP got hang up at 0054 after rest or S4 reume with release and debug build both, it also impacted V2407 RPLP and V2407 ADLS.

Revert "[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device"
This reverts commit 489b879aac2a2d7d0333b5dca8584a4b7cb860ff.

Hsd-es-id: 15010045803
Original commit date: Mon Oct 4 03:37:22 2021 -0700
Change-Id: I1ceb8b1630506f3d49e0ad389f6389981734708d
Original commit hash: a31dbcb266c153b889479cbdee8efbc6a1c6a205

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: fa5e7d485585e8139ce3bc6b394760423412f7ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:43 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2407_00

Hsd-es-id: N/A
Original commit date: Sun Oct 3 08:51:28 2021 -0700
Change-Id: I71ad164b95a75cae90fb558939b43fca23ad3cd1
Original commit hash: 764a4a33e854e1cbfef315a8b98c3656eb7ff215

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a03ec8b14add41cd51cb4544d23902ccd5f88d3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:41 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Oct 3 01:24:17 2021 -0700
Change-Id: Ib25e370dd5e0402b0340848b0a560eae6a56757a
Original commit hash: 40dd864b2394578270c82a0f7a5d3dd0ab43ddec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 51348f4adee5d092a0bd565819083ac80743ee3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:40 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.214

(cherry picked from commit d6f34c0a9942c149dd3463b33d1dc2f957c138e7)

Sun Oct 3 05:41:51 2021 +0000
Original commit date: Sun Oct 3 05:41:51 2021 +0000
Original commit hash: 81811bbc1f39fc62e32daeb51954335046fc90c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cb3be167f8cc499eb387e42113aeb6f195a07635 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:38 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-M ADL-P ADL-S | DDR4 DDR5 LP4 LP5] BIOS shows incorrect tcl trcd trp tras memory timing.

[Issue/Feature Description]
Memory timing parameters (tcl-trcd-trp-tras) are displayed for the last SAGV point. Instead, it should be the highest frequency SAGV point.

[Resolution]
Save memory timings when current frequency is higher than previous SAGV points for standard profiles only.

[Impacted Area]
ADL-P ADL-M ADL-S DDR4 DDR5 LP4 LP5

Hsd-es-id: 22012478082
Original commit date: Mon Sep 27 17:04:55 2021 +0530
Change-Id: Iad1226cd1e63b3c77c3c43780dc3a0d9ee862d1a
Original commit hash: 7be45f266f9410ab1abf1834f47a1f55f26363b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 4eb4164128e2cf5a4b951b467a53b60cfed49c72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:36 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.213

(cherry picked from commit 1778ccdc164a8317dcb374d6f20be8e45732be41)

Sun Oct 3 03:16:31 2021 +0000
Original commit date: Sun Oct 3 03:16:31 2021 +0000
Original commit hash: 6bb6b46b36191f55fd8c65da091958cf92f9ec78

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 53263d2a3a76775f113959fae26b53d354d62b9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:34 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][NA][ADL-S ADL-P ADL-M | DDR5] skip ReadTimingCenteringJR training for freq < 3200

[Feature Description]
1. skip ReadTimingCenteringJR training for freq < 3200

[Resolution]
1. skip ReadTimingCenteringJR training for freq < 3200

[Impacted Area]
RxT

[Register Impacted]
PHY

Hsd-es-id: NA
Original commit date: Wed Sep 29 01:39:19 2021 +0800
Change-Id: Ibbd3657ba32622354d4f4d1ab9183c5c25c332d0
Original commit hash: ab45fbf7815bb1002ee37dc45f5be1cbab114119

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: ce58629bc549509b671aa75d519adf9fc3118623 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:32 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2406_00

Hsd-es-id: N/A
Original commit date: Sat Oct 2 08:50:59 2021 -0700
Change-Id: I4bb3dae8d665fe9eba77be362d8d5d1db27f1e07
Original commit hash: 2d49492d435ec58e4fa74fe6fd6c1683b472fb1d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b863600698bca7d459a48779d1bd929adb7f4ec6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:29 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Oct 2 01:23:21 2021 -0700
Change-Id: Ic6b1c342325143e9c5b8ec29140f5a39b21df3f5
Original commit hash: 3d3bc8b16f324aaa7f8ea0b7a3e5fcbdbc8dc95a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 07b576d79ddf63bf17d279c56badf02c43b2983b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:27 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][15010041419][ADL-S ADL-P ADL-M | DDR5] SMBIOS Type 17 reported should depend on the memory socket slot on system but not depend on the channels on the memory DIMM module

[Feature Description]
If a system includes memory-device sockets, the SMBIOS implementation includes a Memory Device structure instance for each slot according to the Memory Device (Type 17) of SMBIOS Spec,
whether or not the socket is currently populated. So the SMBIOS Type 17 reported should depend on the memory socket slot on system but not depend on the channels on the memory DIMM module.

[Resolution]
Implement the SlotMap according to the BoardId (4 slots for 2DPC boards and 2 slots for 1DPC boards).

[Impacted Area]
 SMBIOS

Register Impacted:
NA

Hsd-es-id: 15010041419
Original commit date: Tue Sep 28 21:26:59 2021 -0700
Change-Id: If6c772f843170a40b9d30db333a829c2a075811d
Original commit hash: bdcb5484564a136a279355bb09e064600ae141b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c

================================================================================ 
Commit: 00dd8cbd25c54f082506dc72c461f95c0dd333aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:23 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2405_01

Hsd-es-id: N/A
Original commit date: Fri Oct 1 08:49:31 2021 -0700
Change-Id: I2123484255bae17d32530037f11b48ffd688e323
Original commit hash: afb73131c5ff9a99ddfce747c8cb9e13eee6c2a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8aa6a0c50e2a156198da340e65d0e63a8b3a4c0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:21 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.212

(cherry picked from commit 93dc534b0ea0b9f43cbd8f302116d283bbd3d4c7)

Fri Oct 1 11:12:36 2021 +0000
Original commit date: Fri Oct 1 11:12:36 2021 +0000
Original commit hash: 41748e4ea1c7b73abdf0daf83f23897ea5c55ffd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 984fe47c75951568703e88301af75938950e354f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:19 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL][RPL]: Enlarge FvSetupData Size for GCC Build

Enlarge FvSetupData Size for Gcc build fail

Hsd-es-id: 15010040494
Original commit date: Fri Oct 1 15:34:42 2021 +0800
Change-Id: I50db241f5cd4ea786ebdec1f505485a55699de16
Original commit hash: 9b25a328ca40ddb77f7792a4283f206ae32f5d36

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Include/Fdf/SetupFv.fdf
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 860c81cc5b0a9c4f0007eefd70de20f1e1729224 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:16 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Add all CPU stepping to release notes

Hsd-es-id: NA
Original commit date: Fri Oct 1 12:43:59 2021 +0530
Change-Id: I97d3975479c66c74b51963912326649a8a2f9702
Original commit hash: 902e4bb9b7cdec24bc682b89a729c8584660f2ec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 52a50e61eb791b55de9fb2d22973e37217e3bb10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:14 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][1509954226][ADL DDR5]Enable 2-Bytes addressing for SPD5 Hub device

[Feature Description]
  With 1-Byte addressing, host must select page pointer to address entire
  1024B of non-volatile memory. It doesn't work with SPDWD enabled.

[Resolution]
  Set MR11[3] to enable 2-Bytes addressing for SPD5 Hub device.
  It is used in SPDWD mode to read SPD contents during run time.

[Impacted Area]:
  ADL DDR5

[Register Impacted]: SPD5_MR11

Hsd-es-id: 1509954226
Original commit date: Fri Sep 17 19:29:39 2021 +0800
Change-Id: I7b152b9743b3df29605e2ee59b4bcf63f284a713
Original commit hash: b0f74151cafc5fde1f21b17583b5f8f40bda1215

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0bfd102ff0e1533a6d40a4daa593968f054cdeda 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:12 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.211

(cherry picked from commit 3a6e4f34b8e986c58379c9a568c2edd6a8412a1f)

Fri Oct 1 08:48:09 2021 +0000
Original commit date: Fri Oct 1 08:48:09 2021 +0000
Original commit hash: b4c5c8c5fe4cf3cd1701815e6477d2114a6dc44e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7e0d1fee2545642885805b19de35987d564067cb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:10 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][22013468311][ADL-S | DDR4 DDR5] Add support for non-POR 1DPC population on 2DPC board

Detect a non-POR 1DPC population on 2DPC board and reduce the speed.

(a) Add 3 new board types in MrcBoardType, and remove existing btDesktop2DpcDdr5:
  - btDesktop2DpcDaisyChain                // Daisy Chain, far DIMM should be populated first
  - btDesktop2DpcTeeTopologyAsymmetrical   // T-topology with asymmetrical DIMM routing, has particular DIMM population order
  - btDesktop2DpcTeeTopology               // T-topology with symmetrical DIMM routing, no particular DIMM population order

(b) Add new input parameter - FirstDimmBitMask (UINT8).
  MRC will use this parameter when board type is btDesktop2DpcDaisyChain or btDesktop2DpcTeeTopologyAsymmetrical.
  MRC will ignore this parameter for other board types (including btDesktop2DpcTeeTopology, as it has no DIMM population order, any DIMM can go first).
  This is a 4-bit mask, one bit per DIMM.

    Bit [0] - MC0 DIMM0
    Bit [1] - MC0 DIMM1
    Bit [2] - MC1 DIMM0
    Bit [3] - MC1 DIMM1
  For each MC, the first DIMM to be populated should be set to '1' in FirstDimmBitMask.
  This will allow full flexibility to define which DIMM should be inserted first on any kind of board.

(c) Add new input parameter - FreqLimitMixedConfig (UINT16)
  This allows OEM to override the reduced speed in mixed 2DPC config or non-POR 2DPC config.
  Default: 0 (Auto). Otherwise: speed in MT/s

(d) Add new item in MEMORY_INFO_DATA_HOB and MEM_INFO_PROTOCOL:
 BOOLEAN MemorySpeedReducedWrongDimmSlot;  // Can be used by OEM BIOS to display a warning on the screen that DDR speed was reduced due to wrong DIMM population

(e) MRC flow changes:
  - After SPD Processing, MRC will check the BoardType.
  - If 1DPC populated on any MC, and board type is btDesktop2DpcDaisyChain or btDesktop2DpcTeeTopologyAsymmetrical:
     - If actual DIMM population matches FirstDimmBitMask - continue as usual
     - Otherwise, limit the speed according to FreqLimitMixedConfig.
     If Auto, reduce by 1 bin for both DDR4 and DDR5, otherwise set the speed to FreqLimitMixedConfig.
     If the final resolved speed is less than POR 1DPC speed (meaning it was reduced), set MemorySpeedReducedWrongDimmSlot = TRUE.

- Remove btUser2, btUser3 - not used in ADL
- Rename btCRBDT to btDesktop1Dpc

 (f) Add support for mixed DIMMs in 2DPC
   - Add new item in MEMORY_INFO_DATA_HOB and MEM_INFO_PROTOCOL: BOOLEAN MemorySpeedReducedMixedConfig;
     // Can be used by OEM BIOS to display a warning on the screen that DDR speed was reduced due to mixed DIMM config
     MRC flow changes (for DDR4/DDR5 only):
      - After SPD Processing, MRC will check for a mixed config per channel, on all channels that have 2DPC populated.
      - If mixed config is detected:
         Limit the speed according to FreqLimitMixedConfig.
         If Auto, reduce by 1 bin for both DDR4 and DDR5.
         If not Auto, set the speed according to FreqLimitMixedConfig.
         If the final resolved speed is less than POR 2DPC speed (meaning it was reduced), set MemorySpeedReducedMixedConfig = TRUE.

 (g) Update Ddr5CccOdtTable2Dpc and Ddr5OdtTable2Dpc for 2DPC-1Rank-2Rank or 2DPC-2Rank-1Rank populated

Hsd-es-id: 22013468311 14014588799
Original commit date: Mon Jul 19 02:43:55 2021 -0700
Change-Id: I878f24d9cc1a19a5552d1c9557eace833eea975a
Original commit hash: 34242c1f2bd02f42131938936a931d9f1493435f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c

================================================================================ 
Commit: defefe6240bddf4e5f256c013d5968e5a9bb91ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:05 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Oct 1 01:23:12 2021 -0700
Change-Id: I41f5e5249d30ce4ebb70d6ac527ad9c94671cfc1
Original commit hash: cd34c501f5d5dfb9ebf6979ecc1b5ea87c175814

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 557cd34879a7b719ecb7d95bcd65bb16a994528b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:03 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2405_00

Hsd-es-id: N/A
Original commit date: Fri Oct 1 00:39:55 2021 -0700
Change-Id: I103bde7dd49bb6af71ec422321b70f8a1fd40b43
Original commit hash: 4a92b1a1ac41fe31daef545aef924f666a3eb03a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 95359a665a2466bfa7930d5c18a70ede6db561c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:39:01 2021 +0800 
-------------------------------------------------------------------------------- 
[RPL] PlatSamplePkg/Features/Dptf: New ACPI Device ID for each platform generation

Changed _HID for DPTF Participants based on the DTT requirement.

Hsd-es-id: 1509899484
Original commit date: Mon Sep 27 15:33:16 2021 -0700
Change-Id: I63f081eddfb6927537f0b622f388d22b50ab29f6
Original commit hash: 5867f918979c79ce3d37732a00b8a1d74f5a91c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Hid.h
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen2Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen3Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen4Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen5Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
AlderLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl

================================================================================ 
Commit: 4b40010f9f378b33975675a81dd4873dc1d8c515 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:59 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg: Update partial header file

Add following Upds to FSPM partial header.
CnviDdrRfim <- New

Hsd-es-id: 16014815177
Original commit date: Thu Sep 30 12:38:50 2021 +0530
Change-Id: I73b470528b1880ee9d3fc1c523ed0cd531ee65d1
Original commit hash: 8281699e54644965d2dbeaa7be7e8bf73cb2400e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 89aa216689c30777684b0bcd4e6a113cb60b6198 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:57 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL][RPL] PeiDxeTpmPlatformHierarchyLib: Fix Klocwork issues.

- Only free Rand variable when the allocation was successful.
- Reorganized platform hierarchy configuration blocks to allow error
handling of the memory allocations. Upon error, the platform hierarchy
will be disabled.

Hsd-es-id: 14015210724
Original commit date: Tue Sep 28 16:47:55 2021 -0700
Change-Id: I4cb37d7ef254738b66e91aaf220f011bd7e1971f
Original commit hash: c8e10ab008dd2e294e42627a3cae4d054bf61050

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Txt/Library/PeiDxeTpmPlatformHierarchyLib/PeiDxeTpmPlatformHierarchyLib.c

================================================================================ 
Commit: a60e5bd32455ab2ea241fc4768ee3dbbb182c965 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:55 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL][OC] Core Ratio Extension mode is not visible for ADL-S SBGA

Changed the condition check for the setup options from PlatformFlavor to PlatformType.

Hsd-es-id: 22013916780
Original commit date: Wed Sep 29 16:55:21 2021 -0700
Change-Id: I20d9bc3a4f8256e3a042ba2196e652f412dd063f
Original commit hash: 00becb70aa2d6b24b464bc4ad9108695a32105c3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: d27e5d06b4085ec06435796ec19a0c16568f4508 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:53 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] Remove unused patch tables from ADL-P code

Hsd-es-id: NA
Original commit date: Thu Sep 30 16:32:30 2021 +0530
Change-Id: I3d5284fe29751a1aa50d132411cf5a7b0a868919
Original commit hash: b666bff60fdebbdd6661bdaabcae972bf96a3b6c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Include/AlderLakePBoardConfigPatchTable.h

================================================================================ 
Commit: 95c98431cb867b0ec0a6a34af0e27f7a82585003 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:52 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S][BGA] Fix the battery performance slider is not present in OS

Correct Pm Profile PCD value from desktop to mobile
Default value (desktop) will cause the OS to disable the battery slider.

Hsd-es-id: 14014439473
Original commit date: Wed Sep 29 16:13:31 2021 +0800
Change-Id: I1e88ec0f970309faf21a2df6affff871c4b9893d
Original commit hash: 2ad9edbbf8ebe66719566c10ce76bb17fa4dd9d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 0b39fb39066119a9f1d181127a8804d38d17e1b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:49 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Fix build failure External RPL-P

Hsd-es-id: N/A
Original commit date: Fri Oct 1 00:36:41 2021 +0800
Change-Id: I49aebeb453bf520141e3cee4a2827c1d33bed282
Original commit hash: 6fba08484aa5a1531ec6464cdb9c9b57d6a30fb4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc

================================================================================ 
Commit: 9ac97453605b04ab3b025a2a08a03fcd9362be0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:47 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.210

(cherry picked from commit cd9a9850ec7c63442ecb41e162d9c92e83d1542c)

Thu Sep 30 18:01:54 2021 +0000
Original commit date: Thu Sep 30 18:01:54 2021 +0000
Original commit hash: 19486abb97e109179e1f05df7735702e0d88a800

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ba540d01046e241ba2e8ffe86b6585e042e35d86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:46 2021 +0800 
-------------------------------------------------------------------------------- 
[bug][ADL-P ADL-M | LP5]: FSP-OP 1 being set wrong after jedec reset in ECT

[Issue Description]
  Second call to JEDEC reset leads to the first MR16 Write with FSP-OP == 1.
  Simulation checker flags a timing violation due to not wating tFC.
  FSP-OP=1 is not expected.

[Resolution]
  When MRC switches to the high frequency via MrcLpddrSwitchToHigh(), MrcSetFspVrcg() updates the host structure value of MR16 to show that we are in FSP-OP=1.
  This is never changed before issuing the JEDEC Init sequence in subsequent MrcResetSequence() calls.
  Since ECT is completed, JEDEC Init uses the value directly from the host structure.

[Code Change]
  MrcJedecInitLpddr5() only has a single MR16 in its sequence which is intended to set FSP-WR=1.
  MR16 Host Structure value will change FSP-OP=0 and FSP-WR=1 before passing the data to Generic MRS FSM.

[Registers impacted]
  MC [ ] Phy [ ] Both [ ]

[Impacted Platform]
  ADL-M, ADL-P LP5

Hsd-es-id: 16014686385
Original commit date: Tue Sep 21 10:24:32 2021 +0530
Change-Id: I8f7457378b92c551d6068830cdfeb507afcc5097
Original commit hash: 53be4d3dea04e9a4ab111b478c648bb72302a00f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: b0298b018038e04798337685a1b17b9891df2f57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:42 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2404_00

Hsd-es-id: N/A
Original commit date: Thu Sep 30 08:51:21 2021 -0700
Change-Id: Ic28a55be51cb91929ee85ccbe8f97d51773d322f
Original commit hash: 74554a8d99cc7c22e6bf67b4ec80ee73592405b7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0e38cd1cf6557a35306bdde325681f6daecf9733 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:40 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Features: Disable PcdNvmeRecoveryEnable and adjust code for NvmeRecovery

1. Use structure pointer to reduce copy memory
2. Disable PcdNvmeRecoveryEnable, enable it when sbga available
3. Add ClearUpdateProgress in NvmeRecovery
4. Move NvmeRecovery folder to CapsuleUpdate\Resiliency and renamed to NvmeBasedRecovery
5. Renamed Dxe to BiosResiliencyDxe

Hsd-es-id: 1509992233
Original commit date: Wed Sep 29 01:12:02 2021 +0800
Change-Id: I7cf0f63eceeacededb4b166c5d78c80c7c226888
Original commit hash: 451dcaace326d40df8e3b30765845c4bf1e45f64

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/BiosResiliencyDxe/BiosResiliencyDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/Nvme14.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeDevice.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeRecoveryDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/NvmeBasedRecovery/NvmeSecure.h

================================================================================ 
Commit: 62c5e795201a0717fce594487c9bd12c87e109e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:38 2021 +0800 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1038

Hsd-es-id: N/A
Original commit date: Wed Sep 29 08:23:27 2021 -0700
Change-Id: I6f3d8829b1e7f20447eb79328175c2810e0fbb6c
Original commit hash: bfadf699ade7792ad5bccc88cae1f811ff3d287e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: cffb91cb4aec78294ee253b09def0f224295eedb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:36 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.209

(cherry picked from commit 19423db4781d341bb06bd90dd8f06f2b63cdd897)

Thu Sep 30 11:00:59 2021 +0000
Original commit date: Thu Sep 30 11:00:59 2021 +0000
Original commit hash: f7dbe8e8fa80465cd07e9f7e78c43f4d2e4eda38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 864594ba711c455fdb0a0714d3c6215c17e989a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:34 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][1509893750][ADL] Add BIOS knobs for ECC testing

[Feature Description]
Due to bug in Tam access in Memory Controller 1, customer cannot inject ECC synthetically for ECC functionality testing.
We need to add 3 knobs:EccErrInjAddress, EccErrInjMask, EccErrInjCount.

[Resolution]
1. Add the three knobs
2. Program knob values into registers.

[Impacted Area]
ALL ADL

[Register Impacted]
MC

Hsd-es-id: 1509893750
Original commit date: Mon Sep 6 14:23:58 2021 +0800
Change-Id: I9839a95dce1051665a41a70e23c8e1ecfbcf4e9a
Original commit hash: a52711c8f416e30b50ceb175051e4419f4bca758

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 51c753914803ff7a512e782c5c4e4c9d42475878 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:30 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL]BIOS Work-around RCR to handle CPU xHCI PME_EN bit

PME_EN check as a part of _PS3 & set it if OS does not set

Hsd-es-id: 16013330907
Original commit date: Fri Sep 17 15:52:05 2021 +0800
Change-Id: Ica0015ac7f486b53e36f3ced2f292859002c1863
Original commit hash: 4bd4c38350a8c86dc7919a5c1efcf42abc2974da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl

================================================================================ 
Commit: f7c72854596cb793e51ac8554e9f7ecfd5acef00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:28 2021 +0800 
-------------------------------------------------------------------------------- 
XmlCli: Knobs data overridden at runtime

Hsd-es-id: 14015098243
Original commit date: Tue Sep 28 12:28:38 2021 +0530
Change-Id: I088b88f514b51f2e4ce26adfc0f47de1c441e2b8
Original commit hash: beb64201401f4e3dba1ee12aeadd3d366c08192c

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/XmlCliCommon.h
Features/XmlCliFeaturePkg/Include/XmlCliFeature.dsc
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/BiosKnobsElement.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/CliMain.c

================================================================================ 
Commit: 496b71edfd5153a7d93a2020ebf22182ae12ee44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:26 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 30 01:38:06 2021 -0700
Change-Id: I976c2842dd5257cc512c14ffc64152a56108395b
Original commit hash: ef2cafe667dc9e9caa98bf83c5ae56fe34e06505

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bf08f2f55f21ad458e9bf704ee05a5b33dc5938a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:24 2021 +0800 
-------------------------------------------------------------------------------- 
RPL-Px PowerMeter support

For BoardIdRplPxLp5Erb & BoardIdRplPxLp5Rvp.

Hsd-es-id: 1509974758
Original commit date: Fri Sep 17 10:07:30 2021 +0800
Change-Id: Ibaccf552d0f879ac02de0dc4ac097e817f215a27
Original commit hash: 613c272b28e79d5ceccb8333934107b9299edd1c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlP.asl

================================================================================ 
Commit: 08aaaf5792c142c42e3e965a384a460bc5adfc2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:21 2021 +0800 
-------------------------------------------------------------------------------- 
RPL-Px board support #3: Display config

Dual eDP on DDI-A/B.

Hsd-es-id: 1509247225
Original commit date: Thu Sep 9 13:50:02 2021 +0800
Change-Id: Ic292816c5b845a7c28fb04143fd870e9015121fe
Original commit hash: 0dab79c0c44aabc490ba96ddf773b9ec14fce612

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: a1762748436eb70acd8bdbbd55ea994dd91a1c41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:19 2021 +0800 
-------------------------------------------------------------------------------- 
RPL-Px board support #2: GPIO,CLock,USB and RTD3 Config

Refer to RPL-Px_LP5_ERB_Platform_Mapping_document_Rev0p1_WW40p2.xlsx

Hsd-es-id: 1509247225
Original commit date: Fri Aug 6 13:12:07 2021 +0800
Change-Id: Id6a35d289c556bea2594e22d6168429f491a0880
Original commit hash: c85b97f898f7ce3e298cf25f50e04781e8b071be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplPxRvpWwanRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciRplPxRvp.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/RplPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/RplPUsbOC.dsc
AlderLakePlatSamplePkg/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: da8829e783b2cccfd8076b2928a452241f6b1695 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:15 2021 +0800 
-------------------------------------------------------------------------------- 
RPL-Px board support #1: Add Sku & Board Id

Board ID 0x0A is for ERB, 0x0B for RVP.
Bom ID 0x01 is for PPV.
Create initial board support of RPL-Px,copy board config of ADL-P LP5 T4 CRB.

Hsd-es-id: 1509247225
Original commit date: Fri Aug 6 11:26:58 2021 +0800
Change-Id: I5fea6da40d36316db9a83a589e956c2057864185
Original commit hash: 2b7712ee09e01db038e93140743194cbe5b5f2ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/RaptorLakePBoards/Include/RaptorLakePBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardAcpiLib/BaseAcpiTableLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardAcpiLib/BaseMultiBoardAcpiSupportLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPostMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/GpioTableRplPPreMem.h
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf

================================================================================ 
Commit: f63a6f624265c498f08457e0e24bf0d74d5101c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:12 2021 +0800 
-------------------------------------------------------------------------------- 
Package/Module: AlderLakePlatSamplePkg/CapsuleUpdate

Fix the bug of Bios capsule update failure due to wrong bios_svn number

Hsd-es-id: N/A
Original commit date: Mon Sep 13 10:43:37 2021 +0800
Change-Id: Ieb11f3743bd57c903af3f5bfee8c77da92c71530
Original commit hash: 8f75f204060198fccc949da8d0b0251e15f8e18c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/capsulebuild.bat

================================================================================ 
Commit: 3b662561c7e9898386ac7c7112abedb838953ca5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:10 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL] Support corrupted ACM capsule update to trigger recovery in 0T profile

[Description]
Support the FIT error report on ACM skip not supported case to prevent SUT
hang in 0 profile.
Others ACM FIT error need to trigger recovery through EC WDT.

[Change]
1. Exclude the ACM not supported case to prevent hang in 0 profile.

[Impacted Platform]
ADL

Hsd-es-id: 16014090762
Original commit date: Tue Sep 28 17:19:44 2021 +0800
Change-Id: I73ab793ecc02b8d43374cf951b03723800501d80
Original commit hash: 5b9ce24a6a5af0bdc5e7f8b14887d92b5ae3f4c1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/PlatformInitRecovery/PlatformInitRecoveryPei.c

================================================================================ 
Commit: 3eaa41ba622226283b5569cb7afd5fbe1bd5b61b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:08 2021 +0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]PCIE LANE15~16 (Gen3/Gen4) function fail on  B660 QS sample QXT2

Updated the code to perform PresetToCoefficient mapping for Controller Rp0, changed access type from primary to sideband

Hsd-es-id: 14015176406
Original commit date: Mon Sep 27 10:05:56 2021 -0700
Change-Id: I59185e14fed2ba3c816ec0eabdf50854222f5f0a
Original commit hash: d4c9cb46bc9775faf2eabce15f1824937c230d6c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c

================================================================================ 
Commit: 8234d2fcd90d3c0c603346e10de8b199f8ba6dc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:06 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2403_00

Hsd-es-id: N/A
Original commit date: Wed Sep 29 08:51:13 2021 -0700
Change-Id: I78bdb1c7ba3fb6da75d9cbccf6f159ac1b172328
Original commit hash: b89d3ab24fd6c1098840d2b0a6d331a29690fb14

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7fa2488e414b4305aa39b7a83b09b974ec2bdd4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:05 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P/M]: Update defaults of Flash settings.

Update defaults of Flash settings

Hsd-es-id: 1509372288
Original commit date: Wed Sep 15 00:53:14 2021 -0700
Change-Id: I59eea82ddfa196c86fe752edad691f303ccf5d08
Original commit hash: 06b91648525e093e45f99ff62bcce97875b5cb79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: fcb591a922b6827b9bb4c92b76430107bf7fb029 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:02 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 29 01:45:38 2021 -0700
Change-Id: I411aae25bb6b5754d2947230e6a2ae5784c019fd
Original commit hash: 339193fd50621f2df7aa73f65e62a80184f24b0d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 52ffa36f95e94e3d1a766d9e775ce476ab6d5459 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:38:00 2021 +0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: Set the retention value as per recommendation

- Retention to Low Current Mode (1.1V to.1.65V) = 0x2Bh = 43us
- Retention to High Current Mode (1.1V to.1.8V) = 0x36h = 54us

Hsd-es-id: 16014667051
Original commit date: Tue Sep 14 13:01:59 2021 +0530
Change-Id: Id7ddc324eb8daf1243f38e75d8da687988e3e4d9
Original commit hash: ad13341335f564b414e7e54f836c42e19a4605b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: 75914666dfbd796a4f9b408f26b9741b149198a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:59 2021 +0800 
-------------------------------------------------------------------------------- 
[TBT][MR][Tigris] Device ID definition of MR HR 2C in RKL reference code is 0x1137

Modify Device ID definition MR_HR_2C to be 0x1133

Hsd-es-id: 1509344665
Original commit date: Tue Jun 22 10:24:59 2021 +0800
Change-Id: I201b3d4984eef48eef9c2486a03f0ad46a044f12
Original commit hash: 2a1dc348bb4a777a92f006d58278ca6019c3c54a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h

================================================================================ 
Commit: 033597177bf264b36cb6fd962f55107e118e023f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:57 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] Core Naming- Change core names in BIOS to align with marketing direction to Performance-Cores and Efficient-Cores

Core names in BIOS to align with marketing direction to Performance-Cores and Efficient-Cores

Hsd-es-id: 22013733639
Original commit date: Thu Sep 23 17:26:31 2021 -0700
Change-Id: I8ccf73b342873919e508248eaf1174b4aedd509c
Original commit hash: b515f031e2677e99c4bce03c262277d47cf72ec3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/FusaSetup.uni
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.uni

================================================================================ 
Commit: 0a9c0cc7a20fefc2257a9f7fe373a0991f19b138 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:55 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2402_00

Hsd-es-id: N/A
Original commit date: Tue Sep 28 08:48:50 2021 -0700
Change-Id: I5c0dfc8bdb180c338c4073eabac924a3b8979479
Original commit hash: f65fe36589a731334aada9bfcf393a4aaf32c619

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b6918df54ad0ba5383118fa8eaa808da43ec7e5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:53 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Sep 28 01:27:17 2021 -0700
Change-Id: I8493388e4fd25d910500b988614deac0efd16a28
Original commit hash: 3c3f58d999ba576347186c0ba583833a0c7d36dd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d46a1c72fbfdefb98c06df1fbf0bd9b2fa4f502e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:51 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Capsule update Resiliency: Support Resiliency in Monolithic FMP

1. If it's a resiliency BIOS, set PostBios update flag (UpdatingResiliency) in the end of monolithic update to trigger BIOS backup in the next boot.
2. Defer EC reset if it's a resiliency update to avoid disabling EC WDT.
3. When BIOS update if failed in the middle, disable TopSwap before returning.
4. Change the color of pop-up prompt in BIOS restore action.
5. Make ME Resiliency registration (set UpdatingMeResiliency) and BIOS backup/restore happen in the same boot.

Hsd-es-id: 16014635279, 16014544122, 16014644385
Original commit date: Mon Sep 27 11:23:19 2021 +0800
Change-Id: Ia1e0703e1b0dab3115c45dd28160bc04a39399e9
Original commit hash: 55434375d68c22243a24fa47bfea4a43cc65558e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/SeamlessRecoverySupportLib.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibMonolithic/FmpDeviceLibMonolithic.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/SeamlessRecoverySupportLib/SeamlessRecoverySupportLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.inf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.inf

================================================================================ 
Commit: 5709d07342b2d94c7ef8a0406d49cd427f13e0d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:49 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] I2C1A Pins definition are incorrect.

Change : Corrected to GPP_F12 (SCL) and GPP_13 (SDA)

Hsd-es-id: 16014796516
Original commit date: Mon Sep 27 17:13:01 2021 +0530
Change-Id: I54a11452ca03ea99a972df89084a0bafb4d67622
Original commit hash: 3dc0bf17d3dfd0dedbb4d962fbc80d32ca522783

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsVer2Lp.h

================================================================================ 
Commit: 3425bc99c4409ff646c4c62e1ad61851bfa83f90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:47 2021 +0800 
-------------------------------------------------------------------------------- 
[ADLS][AEP] Rtd3 and Power Meter support for ADLS BGA AEP board

Rtd3 support Added for board
Power meter support added
Config Patch table updated

Hsd-es-id: 22013519375
Original commit date: Mon Aug 23 15:12:05 2021 +0530
Change-Id: I312f07c26ffa72be1dea2a3bd3647fa057acd052
Original commit hash: 7778faec43bc7a0dc415bfe2ff52d7422be27d2c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeterAdlS.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBAepRtd3.asl
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 48ad5dc19910966ba7d95af5287301441f092d03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:45 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/PeiPolicyUpdateLib: Updating PCH policy to utilize the right Thermal suggested setting variables

 - Switched SataThermalSuggestedSetting to TTSuggestedSetting
 - Switched TTSuggestedSetting to DmiSuggestedSetting

Hsd-es-id: 1509904593
Original commit date: Thu Sep 16 08:25:32 2021 -0700
Change-Id: I8f4d10e53e64af1a9553bc803b5c7824cc0f78a3
Original commit hash: d504e92bc1173eb8a00874984ff0d1ad3defb3d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: d7ab300c269958fc294fc26ca89bb434b61cb26a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:43 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P] If Control Logic set to disable, the Link options->GPIO control will miss default option

Chipset->System Agent (SA) Configuration->MIPI Camera Configuration
Set "Control Logic 2" setup item as Disabled
will change to GPIO control option to "No Control Logic" (First option).

Hsd-es-id: 1509977920
Original commit date: Fri Sep 24 02:29:25 2021 +0800
Change-Id: If7477c03e84c5eba37b42dd750f59601797700cb
Original commit hash: 4f9bce78a594e68a8741523a022b4e3e83895889

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 2a29c73c57ede35db0b6f790b2bea11ea8fb62bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:40 2021 +0800 
-------------------------------------------------------------------------------- 
RPL_A0 production patch 0x00000004
- This patch update is for RPL S alone

Hsd-es-id: N/A
Original commit date: Tue Sep 28 10:30:32 2021 +0800
Change-Id: I1d2df687506c7c3cd85e713fcb2285410b0b16f5
Original commit hash: 3bd47b73b6c8d3db36a23efe4238b8f075ec0941

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ed700b6f690ff6d7531eabbd19cfc4d98cba651c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:38 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.208

(cherry picked from commit 5e77b9ed669d62ffb14108075f8f0defaf38f8a3)

Tue Sep 28 01:57:28 2021 +0000
Original commit date: Tue Sep 28 01:57:28 2021 +0000
Original commit hash: c38013a3b0bc2c0d034ba5744b717717decd8e08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: feb1f21c7d0f686a7e590d01dcd4d0cd8f31d7af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:37 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014467861][ADL-P ADL-M | LP5 LP4] Enable DOP Gating

[Issue/Feature Description]
  Enable DOP Gating feature for Power saving in LPMODE.
  Its only applicable for LPMODE3

[Impacted Area]
  ADL-P ADL-M | LP5 LP4

[Registers impacted]
  MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014467861
Original commit date: Tue Sep 21 23:04:32 2021 +0530
Change-Id: I38c9691bcd5c107ab005a46094d3cad5376bb54f
Original commit hash: 59d2d10725860eba6b360c1a1b56bd88dfb9608e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Alderlake/MrcMcRegisterStructAdl3xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: a8a58aa5b5fb8f66d4f0a40f2e6cfa2f4b4fd9e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:34 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.207

(cherry picked from commit c8302f8475df7b31943a5b2088c68a88634b1dc1)

Tue Sep 28 00:49:11 2021 +0000
Original commit date: Tue Sep 28 00:49:11 2021 +0000
Original commit hash: c96a3eaa60547e049a8dddf94ee56d11b71e1288

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6ea1baddb42de57a4b5ad7b65d88b4551d3137ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:32 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014726376][ADL-P ADL-M | LP5] Dynamic Pi Clock Gating

[Issue/Feature Description]
    Enable Dynamic Pi Clock Gating for LP5.
    By default, it was enabled for all other memory Technologies

[Impacted Area]
    ADL-P ADL-M | LP5

[Registers impacted]
    MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014726376
Original commit date: Tue Sep 21 22:34:13 2021 +0530
Change-Id: Icc2508d63186a46488b3b7f6cc2893a981359872
Original commit hash: b60fcc27848e5d8cff8cf270f99c590e89db3d34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f5cebd421c150f0dea6eee26efddf6a470bbbef7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:30 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2401_00

Hsd-es-id: N/A
Original commit date: Mon Sep 27 08:49:27 2021 -0700
Change-Id: I995c9807ffb068784ce4b25fd4aa1dcecf872150
Original commit hash: c4b88c51701c7cf899f784d0d0a4dab59ebee2c2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 03f87e6b4bc1658bb6115b61a4f5aa64346a72f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:29 2021 +0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Sep 27 04:08:59 2021 -0700
Change-Id: I088ac8ef387696cc54f3f2446f882f47cdb6e131
Original commit hash: 1d591708fd598f00bea575f359f64d42c5aa9d61

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6e8f8b349cfe8dea23622dacd2a4b12fafd07619 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:27 2021 +0800 
-------------------------------------------------------------------------------- 
KW issue reported in CPU RC Code

Hsd-es-id: 15010004682
Original commit date: Mon Sep 27 12:58:18 2021 +0530
Change-Id: I799fe7ba8b2d34996c8a13e48460d64f1aef7115
Original commit hash: 05d2c38de280069237c0049f2bee805fe918e300

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: 60dac6392cc16f96c24d2c56b72e43231f3adbb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:25 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-P][COBALT][BKC][LP5][G3] Camera Preview is blank when only UF OV13858 Camera is enabled in BIOS for G3 Card.

Hsd-es-id: 16014721123
Original commit date: Fri Aug 27 15:31:59 2021 +0530
Change-Id: I2d76a2e80493f6e32b89bb8c0b24de10cad18c56
Original commit hash: a23cc73a6b7f70828742725eb6116823f1e0a19c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Ipu/LibraryPrivate/BaseIpuFruLib/BaseIpuFruLib.inf
ClientOneSiliconPkg/IncludePrivate/Library/BaseIpuFruLib.h
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c

================================================================================ 
Commit: bd188b916c74e467a17c44a881ed0c61119685d3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:23 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL-S] 125W-8+4 PL setting doesn't meet the TA #646724

Updated the PL2 value for 125W 841.

Hsd-es-id: 1509991665
Original commit date: Mon Sep 27 12:27:18 2021 +0530
Change-Id: I3f4d59aca45f7cf85ea6004b6ed90528258c43da
Original commit hash: 87584eb9fc12845be72185ad57eb16760cfcb804

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: 4b9de5c5cf18abf407bace54529d688f05b2e571 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:21 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL][XmlCli] HIITest\HIIConfigAccessProtocolTest is failing with Self Certification tool

Reference #150162

Hsd-es-id: 16014589582
Original commit date: Thu Sep 23 18:12:31 2021 +0800
Change-Id: Iafa4455f840f05f941460e5285556aebe7313974
Original commit hash: 30becabb618e280ecb60d175a1d28b44b82f780b

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonHii.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetup.uni
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetupVfr.vfr

================================================================================ 
Commit: 98d9f58d47fc53f3933fdd4a212c03a1187bbcb2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:19 2021 +0800 
-------------------------------------------------------------------------------- 
Intel firmware Guard: NvmeRecovery

Fixed the bug: RPMB key can't be programmed because of a wrong DCB offset.

Hsd-es-id: 1509970200
Original commit date: Wed Sep 22 15:29:27 2021 +0800
Change-Id: Iecff53d2ddbad1f41261109a6664e1cabff8588e
Original commit hash: b746bc3ee5963c2bcb44391ec145bdc144e85783

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/NvmeRecovery/NvmeDevice.c

================================================================================ 
Commit: 88928c7b2f60d7b3143fa59fa6a4c29397c4abb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:17 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.206

(cherry picked from commit 7580f650e55a90b399b0558f4892acb2177674fa)

Mon Sep 27 07:21:59 2021 +0000
Original commit date: Mon Sep 27 07:21:59 2021 +0000
Original commit hash: 25429410cea5b00b47c7f5b7f0a7055fbc11ed83

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2ffe2f7000a506ca6318f66be282b71b3e662544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:16 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][16014452291][ADL-P ADL-M | LP5] Disable WCK Always On Mode

[Feature Description]
  Enable WCK Dynamic Mode for 1R and WCK Manual Mode for 2R.
  WCK Dynamic mode helps to do power savings in Idle Mode.
  Update of Pi4IncPreamble for LP5 Gear4 as per design guidelines.

[Impacted Area]
  ADL-P ADL-M | LP5

[Registers impacted]
   MC [x] Phy [] Both [ ]

Hsd-es-id: 16014452291
Original commit date: Fri Sep 17 16:03:56 2021 +0530
Change-Id: I07aee1a34edeaa3cda52960a4144eecfe0204308
Original commit hash: 3dcb71e3c685135b3ab2f9e2e52de6e5002a1873

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: e3d41a850cd5d95a354768be5336fb7872dcea3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:13 2021 +0800 
-------------------------------------------------------------------------------- 
[ADL_M][Q0][Chasm falls] SECURITY ::Resiliency BIOS Capsule upgrade/downgrade failure from EFI/OS

MRC training after BIOS update takes more than 2 minutes and hence recovery is triggered. (EC WDT timeout)
Since MRC full training might happen not just in the first boot (e.g., MRC version change, CMOS power loss, etc), always set a max timeout value (255s) to simplify code logic.
After this change, a BIOS corruption would need to wait 5 minutes to trigger recovery at worst case.

Hsd-es-id: 16014580003
Original commit date: Thu Sep 9 22:07:34 2021 +0800
Change-Id: Ia211af961abd05b080f57aea0a9f24129727b8b6
Original commit hash: 6270204917a229fdc56eb5c8b835766a432c3ee8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 4b33619c884d2c96b4caf9c67bf6e57c10b3615c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:11 2021 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.205

(cherry picked from commit b9781bb451e19df62dfa849cf65013fe2082a891)

Mon Sep 27 03:20:25 2021 +0000
Original commit date: Mon Sep 27 03:20:25 2021 +0000
Original commit hash: 8f238d1b81f0b8f16e5c840d7ec211c1bc6d543e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b3eee9314fae8cf179ebbab136b130154e3e4f39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:09 2021 +0800 
-------------------------------------------------------------------------------- 
RPL-S: Initialize PCIE slot's Power and Reset pin as ACPI mode

The change aims to address [Concurrency] PCIe storage devices getting
dropped with VMD enabled while running S3/S4 test. Issue is related to flow
sequence of S3/S4. Looks at following flow to see Why issue (unexpected link
drop after S3/S4 resume) happen in vmd case, but not happen in non-vmd case

VMD case flow
1) VMD driver puts SPA, SPC and SPG in D3hot
2) _POFF gets executed for SPA,SPC,SPG and transition to D3cold,
meaning PERST#=0 + PWREN=0 for these controllers but SPG (boot drive).
3) GPIO LPSS driver initiates context save
4) PERST# and PWREN GPIOS are saved by this driver after _POFF execution
5) S4 entry completed
6) S4 resume
7) VMD driver puts SPA, SPC, SPD and SPG back to D0
8) _PON gets executed for SPA, SPC and SPG.
9) GPIO LPSS initiates context restore
10) PERST# and PWREN GPIOs are restored by GPIO driver after _PON execution.
As GPIO context was saved after _POFF for SPA, SPC and SPG the restored state
for these controllers is _POFF leading to link down

Non VMD case flow:
1) GPIO LPSS driver initiates context save
2) PERST# and PWREN GPIOS are saved by this driver after _POFF execution
3) Inbox driver puts SPA, SPC and SPG in D3hot
4) _POFF gets executed for SPA,SPC,SPG and transition to D3cold,
meaning PERST#=0 + PWREN=0 for these controllers but SPG (boot drive).
5) S4 entry completed
6) S4 resume
7) Inbox driver puts SPA, SPC, SPD and SPG back to D0
8) _PON gets executed for SPA, SPC and SPG.
9) GPIO LPSS initiates context restore
10) PERST# and PWREN GPIOs are restored by GPIO driver after _PON execution.
As GPIO context was saved ahead of  _POFF for SPA, SPC and SPG the restored state
for these controllers is _PON which won't lead to link down

Solution is to change PWEN# and PERST# mode from driver mode to ACPI mode.
As GPIO driver will only save and restore the pins configured as GPIO driver mode.

Hsd-es-id: 1509898718
Original commit date: Thu Sep 23 10:36:17 2021 +0800
Change-Id: I65e61d725e95ab69971726b65a1e3276dd0dd166
Original commit hash: ae7aea713be1ebddf2340bbd5602e04c224edbb6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/GpioTableRplSDdr5RvpPreMem.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: 61184e27717d1a8b9fe47157891405b81cdf1acc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:08 2021 +0800 
-------------------------------------------------------------------------------- 
[ise][1509984458] Enable SAGV for all SKUs

[Feature Description]
1. Enable SAGV for all SKUs

[Resolution]
1. Enable SAGV for all SKUs by setting SaGv with value 5 in patch table.

Additional change:
2. Add the new headless MRC support.

[Impacted Area]
SAGV, HMRC

[Register Impacted]
PHY, MC

Hsd-es-id: 1509984458
Original commit date: Fri Sep 24 13:50:48 2021 +0800
Change-Id: Ibaff5fe38ed4d49ffad8bddceef279b0501868d2
Original commit hash: f6c61b863bc5b68abd1df2f05be6314fcb42210d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Include/RaptorLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 82e34273da220592398b1d416fbf91929b9a1799 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:06 2021 +0800 
-------------------------------------------------------------------------------- 
[RPLP][PSR] UEFI should inform CSME if chassis intrusion occurs

While in all BIOS boot flows during the TrustedBiosPhase,
if ChassisIntrusionEvent occurs then BIOS shall inform CSME
via a HECI Command.

Hsd-es-id: 1509783768
Original commit date: Mon Aug 30 21:17:33 2021 +0530
Change-Id: I4925b0ec4e4d0c9bae8c73badc6a41c7040ecf69
Original commit hash: 2f87ea12f32f1f022bdc2fb95a07b81ff582e6f4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf

================================================================================ 
Commit: 2d02a2967cc5e29c7f00b6e7663fb2c9bc537185 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:03 2021 +0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Update microcode version 0x12 for ADL-S C0

Update microcode version 0x12 for ADL-S C0

Hsd-es-id: N/A
Original commit date: Sun Sep 26 16:52:34 2021 +0800
Change-Id: I15770750be728c7e68be55e263452ddf339fd6de
Original commit hash: 65a3f00d11d3053b9acab293d25e11e7c8a94c51

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f6afc7ec2c9dea4d88c8a18c79ff0e1888669c91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:37:01 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "RPL_A0 production patch 0x00000004"

This reverts commit 9cbcb63613e7f8d2c1d16be56de8aeb26e312c9c.

(cherry picked from commit 8d9b9fcb2d8fc0f74031027c4f7a4abc72c0c898)

Mon Oct 4 09:29:26 2021 +0800
Original commit date: Mon Oct 4 09:29:26 2021 +0800
Change-Id: Ic03f0cb92d3806ab70262c63e24545b7e0d2a217
Original commit hash: a94a22dddd583619caa7d367d73e36ffea0dca13

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 7704ae8eb0226176f128471e189def5d71e79124 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Nov 22 14:36:59 2021 +0800 
-------------------------------------------------------------------------------- 
Revert "Update BIOS version to 2397_01"

This reverts commit ce6c53535966e13b4252e0c2febac235ca71e165.

Mon Oct 4 09:29:14 2021 +0800
Original commit date: Mon Oct 4 09:29:14 2021 +0800
Original commit hash: 2d4e6dad6e155d7a9f640f685e0e50620c543469

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
