---
layout: default
title: Kingsum Chow (å‘¨ç»æ£®)
permalink: /
---

<div class="post-content" style="padding: 20px 0;">

  <div align="center">
    <h1 style="margin-bottom: 10px;">Kingsum Chow (å‘¨ç»æ£®)</h1>
    <p style="font-size: 1.1em; color: #555;"><b>Researcher, Lab Director, & Enterprise CEO</b></p>
    <blockquote style="border-left: none; color: #666; font-style: italic;">
      "Software Hardware Co-optimization & System Performance Analytics"
    </blockquote>
  </div>

  <hr>

  ## ğŸ“– Biography & Impact

  ### ğŸ“ Current Role & Education
  I am currently a **Researcher** and **Doctoral Supervisor** at the School of Software Technology, **Zhejiang University**, where I serve as the Director of the **SPAIL (System Performance Analytics and Intelligence Lab)**.

  I earned my **Ph.D. in Computer Science & Engineering** from the **University of Washington** (1996), where I studied under ACM/IEEE Fellow **David Notkin**.

  ### ğŸ’¼ Industry Experience
  My career spans nearly **30 years** at the forefront of the global technology industry, bridging the gap between hardware architecture and hyperscale software deployment. Before returning to academia in 2023, I held senior technical leadership roles at two of the world's most influential technology companies:
  * **Chief Scientist** at **Alibaba** (2016â€“2022)
  * **Principal Engineer** at **Intel (USA)** (1996â€“2016)

  ### ğŸš€ Economic & Industry Impact
  Throughout my career, I have focused on **Software-Hardware Co-optimization (SHCO)** and **System Performance Analytics**. The optimization technologies and methodologies I led have generated an **accumulated economic benefit of over $20 Billion USD** for the industry, optimizing millions of servers globally from the P6 microarchitecture era to the "Double 11" cloud scale.

  ### ğŸŒ Global Authority
  * **JCP-EC Member:** I served as the **first and only Chinese representative** on the **Java Community Process Executive Committee (JCP-EC)** (2018â€“2022), the highest decision-making body for global Java standards.
  * **Standards & Patents:** I hold **42 patents** (including 24 US patents) and have published over **135 papers**.

  <hr>

  ## ğŸ› ï¸ Research & Projects

  ### <a href="https://github.com/SPAIL-ZJU">SPAIL Lab (System Performance Analytics and Intelligence Lab)</a>
  *Leading a team of industry veterans and top researchers to solve bottlenecks in Cloud, AI, and Big Data.*

  ### <a href="https://github.com/kingsum/PIPA/wiki">Project PIPA</a>
  **Platform for Integrated Performance Analytics**
  A unified framework designed to describe, analyze, and optimize system performance across heterogeneous architectures.

  ### Key Industry Collaborations
  * **Intel & Oracle (Project Apollo):** Led the collaboration for the 2015 Oracle Cloud launch ($4M budget), announced by CEOs of both companies.
  * **Alibaba SPEED:** Led the development of the "System Performance Estimation, Evaluation and Decision" platform.
  * **Ecosystem Partners:** Collaborated with Amazon, Ampere, Arm, Google, Huawei, Microsoft, Tencent, and Meta.

  <hr>

  ## ğŸ¤ Keynote Presentations

  I have delivered keynotes at major industry conferences, including **4 appearances at JavaOne**, the world's highest-rated Java conference.

  * **CMG IMPACT 2022:** *Propelling Java at Alibaba Scale* (Jan 2022)
  * **QCon Shanghai 2021:** *Toward Software Performance Evaluation at Scale: A Journey* (<a href="https://qcon.infoq.cn/2021/shanghai/presentation/3785">Link</a>) (Oct 2021)
  * **Arm DevSummit:** *Keynote Presentation* (Nov 2020 & Oct 2020)
  * **QCon Beijing:** *Keynote* (2017)
  * **JavaOne (San Francisco):** *Keynote Speaker* (2017, 2011, 2008, 2007)

  <hr>

  ## ğŸ’¬ Endorsements

  > "Kingsum is considered a leading expert across the software and hardware industry for accurate data collection, intuitive analysis and identify optimizations... His knowledge of production systems at scale... resulted in significant performance improvements."
  > <br>â€” **Anil Rajput**, AMD Fellow

  > "Kingsum's achievements in the realm of software-hardware co-optimization are truly noteworthy. He stands as a globally recognized authority in this domain. His profound understanding and significant international impact... has spurred innovation."
  > <br>â€” **Prof. Yuan Xie**, HKUST (IEEE Fellow, ACM Fellow)

  > "He has a deep understanding of Intel processors and how to use performance optimization techniques to tune the hardware... He has led have groundbreaking performance improvements."
  > <br>â€” **Vish Viswanathan**, Intel Fellow

  > "Kingsum is a world-leading expert in this field... widely recognized for his expertise in performance, modeling, and analysis of software applications, with a long history of high-impact work in industry."
  > <br>â€” **Prof. Ed Lazowska**, University of Washington (Member of NAE, AAAS Fellow)

  <hr>

  ## ğŸ“œ Patents

  I am the inventor of **42 patents** covering processor architecture, trace buffers, and performance evaluation.

  <details>
    <summary style="cursor: pointer; padding: 10px 0;"><b>ğŸ‡ºğŸ‡¸ Granted US Patents (24)</b></summary>
    <ul>
      <li><a href="https://patents.google.com/patent/US10762065">US10762065 â€“ Performance monitoring</a></li>
      <li><a href="https://patents.google.com/patent/US10452443">US10452443 â€“ Dynamic tuning of a multi-processor/core computing system</a></li>
      <li><a href="https://patents.google.com/patent/US10120731">US10120731 â€“ Methods and apparatus to measure hardware performance</a></li>
      <li><a href="https://patents.google.com/patent/US10102134">US10102134 â€“ Instructions and logic for run-time evaluation of multiple prefetchers</a></li>
      <li><a href="https://patents.google.com/patent/US10089207">US10089207 â€“ Performance variation estimation for applications</a></li>
      <li><a href="https://patents.google.com/patent/US9954744">US9954744 â€“ Estimating performance variation of an application without prior knowledge</a></li>
      <li><a href="https://patents.google.com/patent/US9760404">US9760404 â€“ Dynamic performance optimization for multi-core systems</a></li>
      <li><a href="https://patents.google.com/patent/US9639884">US9639884 â€“ Adaptive prefetch throttling</a></li>
      <li><a href="https://patents.google.com/patent/US9589024">US9589024 â€“ Performance-aware resource allocation</a></li>
      <li><a href="https://patents.google.com/patent/US9378021">US9378021 â€“ Cache management for virtualized environments</a></li>
      <li><a href="https://patents.google.com/patent/US9286224">US9286224 â€“ Throttling prefetch requests for a processor socket</a></li>
      <li><a href="https://patents.google.com/patent/US9223699">US9223699 â€“ Method and apparatus for energy-efficient prefetching</a></li>
      <li><a href="https://patents.google.com/patent/US8583507">US8583507 â€“ Performance counter virtualization</a></li>
      <li><a href="https://patents.google.com/patent/US8321290">US8321290 â€“ Business process and apparatus for online buying using rule-based transferable baskets</a></li>
      <li><a href="https://patents.google.com/patent/US7542924">US7542924 â€“ Apparatus for dynamic binary translation</a></li>
      <li><a href="https://patents.google.com/patent/US7454523">US7454523 â€“ Method for low-overhead performance monitoring</a></li>
      <li><a href="https://patents.google.com/patent/US7216154">US7216154 â€“ Apparatus and method for facilitating access to network resources</a></li>
      <li><a href="https://patents.google.com/patent/US7032017">US7032017 â€“ System and method for predictive resource allocation</a></li>
      <li><a href="https://patents.google.com/patent/US6850899">US6850899 â€“ Method for high-accuracy branch prediction</a></li>
      <li><a href="https://patents.google.com/patent/US6772324">US6772324 â€“ <b>Processor having program counter and execution pipeline external trace buffers</b> (Key Invention)</a></li>
      <li><a href="https://patents.google.com/patent/US6741990">US6741990 â€“ Trace-driven workload characterization</a></li>
      <li><a href="https://patents.google.com/patent/US6684252">US6684252 â€“ Method and system for predicting computer-server performance</a></li>
      <li><a href="https://patents.google.com/patent/US6493820">US6493820 â€“ System for online performance diagnostics</a></li>
      <li><a href="https://patents.google.com/patent/US6182210">US6182210 â€“ Method and apparatus for real-time performance tuning</a></li>
    </ul>
  </details>

  <details>
    <summary style="cursor: pointer; padding: 10px 0;"><b>ğŸ‡ºğŸ‡¸ Published US Applications (22)</b></summary>
    <ul>
      <li><a href="https://patents.google.com/patent/US20210056086">US20210056086 â€“ Cross-architecture performance projection</a></li>
      <li><a href="https://patents.google.com/patent/US20170337083">US20170337083 â€“ Cloud-scale performance regression detection</a></li>
      <li><a href="https://patents.google.com/patent/US20170169064">US20170169064 â€“ Adaptive sampling for large-scale systems</a></li>
      <li><a href="https://patents.google.com/patent/US20170060635">US20170060635 â€“ Method for updating software with zero downtime</a></li>
      <li><a href="https://patents.google.com/patent/US20170063652">US20170063652 â€“ Hardware-assisted performance tracing</a></li>
      <li><a href="https://patents.google.com/patent/US20160299847">US20160299847 â€“ Energy-aware workload scheduling</a></li>
      <li><a href="https://patents.google.com/patent/US20150378861">US20150378861 â€“ Performance anomaly detection using ML</a></li>
      <li><a href="https://patents.google.com/patent/US20150234663">US20150234663 â€“ Cache partitioning for multi-tenant systems</a></li>
      <li><a href="https://patents.google.com/patent/US20150220372">US20150220372 â€“ Method for fast micro-benchmark synthesis</a></li>
      <li><a href="https://patents.google.com/patent/US20150220528">US20150220528 â€“ Scalable performance counters</a></li>
      <li><a href="https://patents.google.com/patent/US20150149714">US20150149714 â€“ Dynamic voltage/frequency control</a></li>
      <li><a href="https://patents.google.com/patent/US20140281230">US20140281230 â€“ Cross-platform binary instrumentation</a></li>
      <li><a href="https://patents.google.com/patent/US20140222617">US20140222617 â€“ Hardware-support for managed-runtime profiling</a></li>
      <li><a href="https://patents.google.com/patent/US20130103541">US20130103541 â€“ Predictive power management</a></li>
      <li><a href="https://patents.google.com/patent/US20090307108">US20090307108 â€“ Method for scalable event tracing</a></li>
      <li><a href="https://patents.google.com/patent/US20050131772">US20050131772 â€“ System for automated bottleneck analysis</a></li>
      <li><a href="https://patents.google.com/patent/US20030097412">US20030097412 â€“ Method for high-resolution time measurement</a></li>
      <li><a href="https://patents.google.com/patent/US20030061360">US20030061360 â€“ Framework for continuous performance validation</a></li>
      <li><a href="https://patents.google.com/patent/US20030033511">US20030033511 â€“ Adaptive feedback-driven optimization</a></li>
      <li><a href="https://patents.google.com/patent/US20020178169">US20020178169 â€“ System for heterogeneous workload co-location</a></li>
      <li><a href="https://patents.google.com/patent/US20020143991">US20020143991 â€“ Method for lightweight memory profiling</a></li>
      <li><a href="https://patents.google.com/patent/US20010014941">US20010014941 â€“ Early-stage performance modeling</a></li>
    </ul>
  </details>

  <hr>

  ## ğŸ“® Contact

  * **LinkedIn:** <a href="https://www.linkedin.com/in/kingsumchow/">Kingsum Chow</a>
  * **Email:** `ksumchow [at] outlook [dot] com`
  * **Location:** Ningbo, Zhejiang, China

</div>
