abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/cla32.blif
Line 11: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 12: Skipping line ".default_output_required 0.00 0.00 ".
Line 13: Skipping line ".default_input_drive 0.10 0.10 ".
Line 14: Skipping line ".default_output_load 2.00 ".
Line 15: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mcla32                         :[0m i/o =   64/   33  lat =    0  nd =   419  edge =    952  area =958.00  delay =38.50  lev = 27
--------------- round 1 ---------------
seed = 3684402189
[1809] is replaced by [3103] with estimated error 0
error = 0.25
area = 928
delay = 38.5
#gates = 409
output circuit appNtk/cla32_1_0.25_928_38.5.blif
time = 22460084 us
--------------- round 2 ---------------
seed = 2157040944
[1796] is replaced by [3098] with estimated error 0
error = 0.125
area = 917
delay = 31.6
#gates = 405
output circuit appNtk/cla32_2_0.125_917_31.6.blif
time = 42518579 us
--------------- round 3 ---------------
seed = 3388916413
[2636] is replaced by [2670] with estimated error 0
error = 0.125
area = 910
delay = 31.6
#gates = 402
output circuit appNtk/cla32_3_0.125_910_31.6.blif
time = 62082480 us
--------------- round 4 ---------------
seed = 402872909
[2750] is replaced by [1683] with estimated error 0
error = 0.125
area = 906
delay = 31.6
#gates = 401
output circuit appNtk/cla32_4_0.125_906_31.6.blif
time = 79994439 us
--------------- round 5 ---------------
seed = 2219561221
[1728] is replaced by [1700] with estimated error 0
error = 0.375008
area = 902
delay = 31.6
#gates = 399
output circuit appNtk/cla32_5_0.375008_902_31.6.blif
time = 97612734 us
--------------- round 6 ---------------
seed = 2269471326
[1726] is replaced by [2803] with estimated error 0
error = 0.625011
area = 899
delay = 31.6
#gates = 398
output circuit appNtk/cla32_6_0.625011_899_31.6.blif
time = 115028985 us
--------------- round 7 ---------------
seed = 3852585245
[1746] is replaced by [2874] with estimated error 0
error = 0.5
area = 897
delay = 31.4
#gates = 397
output circuit appNtk/cla32_7_0.5_897_31.4.blif
time = 132407003 us
--------------- round 8 ---------------
seed = 1537942645
[1552] is replaced by [2327] with estimated error 0
error = 0.50391
area = 895
delay = 31.4
#gates = 396
output circuit appNtk/cla32_8_0.50391_895_31.4.blif
time = 149620753 us
--------------- round 9 ---------------
seed = 2697530405
[1785] is replaced by [3098] with estimated error 0
error = 0.1875
area = 894
delay = 30.5
#gates = 395
output circuit appNtk/cla32_9_0.1875_894_30.5.blif
time = 166752592 us
--------------- round 10 ---------------
seed = 3045254172
[1771] is replaced by [1781] with estimated error 0
error = 0.500008
area = 893
delay = 30.5
#gates = 394
output circuit appNtk/cla32_10_0.500008_893_30.5.blif
time = 183729845 us
--------------- round 11 ---------------
seed = 189230922
[2660] is replaced by [2654] with estimated error 0
error = 0.0625038
area = 892
delay = 30.5
#gates = 393
output circuit appNtk/cla32_11_0.0625038_892_30.5.blif
time = 200523221 us
--------------- round 12 ---------------
seed = 257286019
[1651] is replaced by [1661] with estimated error 0
error = 0.195316
area = 890
delay = 30.5
#gates = 392
output circuit appNtk/cla32_12_0.195316_890_30.5.blif
time = 217187863 us
--------------- round 13 ---------------
seed = 2645303454
sum[0] is replaced by [1533] with estimated error 2.92575e-06
error = 0.128913
area = 884
delay = 30.5
#gates = 389
output circuit appNtk/cla32_13_0.128913_884_30.5.blif
time = 233741253 us
--------------- round 14 ---------------
seed = 30514181
sum[1] is replaced by [2274] with estimated error 8.77026e-06
error = 2.01529e-05
area = 878
delay = 30.5
#gates = 386
output circuit appNtk/cla32_14_2.01529e-05_878_30.5.blif
time = 250091840 us
--------------- round 15 ---------------
seed = 339611421
[1531] is replaced by one with estimated error 8.77026e-06
error = 1.25048e-05
area = 877
delay = 30.5
#gates = 385
output circuit appNtk/cla32_15_1.25048e-05_877_30.5.blif
time = 266320882 us
--------------- round 16 ---------------
seed = 1880744267
[1530] is replaced by zero with estimated error 8.77026e-06
error = 0.0625126
area = 876
delay = 29.6
#gates = 384
output circuit appNtk/cla32_16_0.0625126_876_29.6.blif
time = 282451385 us
--------------- round 17 ---------------
seed = 3294666373
[1532] is replaced by zero with estimated error 1.31454e-05
error = 0.00392584
area = 872
delay = 28.6
#gates = 383
output circuit appNtk/cla32_17_0.00392584_872_28.6.blif
time = 298534651 us
--------------- round 18 ---------------
seed = 4057538998
[2609] is replaced by [1617] with estimated error 1.31454e-05
error = 0.0625171
area = 867
delay = 28.6
#gates = 381
output circuit appNtk/cla32_18_0.0625171_867_28.6.blif
time = 314544622 us
--------------- round 19 ---------------
seed = 1447442027
[2641] is replaced by zero with estimated error 1.31454e-05
error = 1.38126e-05
area = 862
delay = 28.6
#gates = 379
output circuit appNtk/cla32_19_1.38126e-05_862_28.6.blif
time = 330380737 us
--------------- round 20 ---------------
seed = 3586117192
[2614] is replaced by one with estimated error 1.31454e-05
error = 1.30408e-05
area = 859
delay = 28.6
#gates = 378
output circuit appNtk/cla32_20_1.30408e-05_859_28.6.blif
time = 345988985 us
--------------- round 21 ---------------
seed = 763055628
[1105] is replaced by n273 with estimated error 1.31454e-05
error = 0.0625126
area = 854
delay = 28.6
#gates = 376
output circuit appNtk/cla32_21_0.0625126_854_28.6.blif
time = 361529032 us
--------------- round 22 ---------------
seed = 1065799111
[1536] is replaced by one with estimated error 2.36705e-05
error = 0.605491
area = 853
delay = 28.6
#gates = 375
output circuit appNtk/cla32_22_0.605491_853_28.6.blif
time = 378055928 us
--------------- round 23 ---------------
seed = 1723906697
[2270] is replaced by b[1] with inverter with estimated error 3.1977e-05
error = 0.0625294
area = 852
delay = 28.6
#gates = 375
output circuit appNtk/cla32_23_0.0625294_852_28.6.blif
time = 394640519 us
--------------- round 24 ---------------
seed = 253972419
n519 is replaced by [1548] with estimated error 4.02138e-05
error = 0.0625574
area = 851
delay = 28.6
#gates = 374
output circuit appNtk/cla32_24_0.0625574_851_28.6.blif
time = 433145960 us
--------------- round 25 ---------------
seed = 217049839
[2286] is replaced by [1535] with estimated error 5.36072e-05
error = 0.500102
area = 849
delay = 28.6
#gates = 373
output circuit appNtk/cla32_25_0.500102_849_28.6.blif
time = 471627519 us
--------------- round 26 ---------------
seed = 212869256
[2300] is replaced by one with estimated error 6.52252e-05
error = 0.562567
area = 847
delay = 28.6
#gates = 372
output circuit appNtk/cla32_26_0.562567_847_28.6.blif
time = 510093120 us
--------------- round 27 ---------------
seed = 687904569
[1540] is replaced by one with estimated error 7.26285e-05
error = 0.0625737
area = 846
delay = 28.6
#gates = 371
output circuit appNtk/cla32_27_0.0625737_846_28.6.blif
time = 548315245 us
--------------- round 28 ---------------
seed = 2983880251
[2316] is replaced by one with estimated error 8.46726e-05
error = 0.00400609
area = 844
delay = 28.6
#gates = 370
output circuit appNtk/cla32_28_0.00400609_844_28.6.blif
time = 586651487 us
--------------- round 29 ---------------
seed = 1253669810
[1607] is replaced by [1605] with estimated error 0.000171872
error = 0.125225
area = 838
delay = 28.6
#gates = 367
output circuit appNtk/cla32_29_0.125225_838_28.6.blif
time = 624250624 us
--------------- round 30 ---------------
seed = 4207190420
[2493] is replaced by one with estimated error 0.000171872
error = 1.06268
area = 831
delay = 28.6
#gates = 364
output circuit appNtk/cla32_30_1.06268_831_28.6.blif
time = 661476406 us
--------------- round 31 ---------------
seed = 3065794070
[2320] is replaced by [1545] with estimated error 0.000171872
error = 0.000196489
area = 830
delay = 26.7
#gates = 363
output circuit appNtk/cla32_31_0.000196489_830_26.7.blif
time = 698047871 us
--------------- round 32 ---------------
seed = 2543210047
sum[3] is replaced by [1545] with estimated error 0.000173283
error = 0.000179138
area = 827
delay = 26.7
#gates = 362
output circuit appNtk/cla32_32_0.000179138_827_26.7.blif
time = 734676827 us
--------------- round 33 ---------------
seed = 3551067074
[1545] is replaced by [2787] with estimated error 0.000204845
error = 0.437739
area = 816
delay = 25.4
#gates = 357
output circuit appNtk/cla32_33_0.437739_816_25.4.blif
time = 771193661 us
--------------- round 34 ---------------
seed = 1390007439
[2399] is replaced by [2432] with estimated error 0.000215074
error = 0.500251
area = 811
delay = 25.4
#gates = 355
output circuit appNtk/cla32_34_0.500251_811_25.4.blif
time = 806764754 us
--------------- round 35 ---------------
seed = 3630289231
sum[4] is replaced by [1547] with inverter with estimated error 0.000231858
error = 0.0628019
area = 805
delay = 25.4
#gates = 353
output circuit appNtk/cla32_35_0.0628019_805_25.4.blif
time = 841849783 us
--------------- round 36 ---------------
seed = 3393384364
[2479] is replaced by [1571] with estimated error 0.000231858
error = 0.0627555
area = 802
delay = 25.4
#gates = 352
output circuit appNtk/cla32_36_0.0627555_802_25.4.blif
time = 876608167 us
--------------- round 37 ---------------
seed = 1246250814
[1542] is replaced by [1563] with estimated error 0.000223195
error = 0.0627204
area = 801
delay = 25.4
#gates = 351
output circuit appNtk/cla32_37_0.0627204_801_25.4.blif
time = 911220161 us
--------------- round 38 ---------------
seed = 2874803719
[1535] is replaced by zero with estimated error 0.000223195
error = 0.625216
area = 800
delay = 25.4
#gates = 350
output circuit appNtk/cla32_38_0.625216_800_25.4.blif
time = 945677541 us
--------------- round 39 ---------------
seed = 17360549
[1544] is replaced by [1556] with estimated error 0.000224797
error = 0.0630216
area = 795
delay = 25.4
#gates = 348
output circuit appNtk/cla32_39_0.0630216_795_25.4.blif
time = 979910924 us
--------------- round 40 ---------------
seed = 1001972275
[2344] is replaced by [2327] with estimated error 0.000256923
error = 0.437804
area = 793
delay = 25.4
#gates = 347
output circuit appNtk/cla32_40_0.437804_793_25.4.blif
time = 1013935229 us
--------------- round 41 ---------------
seed = 2628206564
[2511] is replaced by [1619] with estimated error 0.000610721
error = 0.000658628
area = 777
delay = 25.4
#gates = 340
output circuit appNtk/cla32_41_0.000658628_777_25.4.blif
time = 1048040834 us
--------------- round 42 ---------------
seed = 2877479342
[1554] is replaced by n302 with inverter with estimated error 0.000748132
error = 0.563289
area = 772
delay = 25.4
#gates = 339
output circuit appNtk/cla32_42_0.563289_772_25.4.blif
time = 1080926710 us
--------------- round 43 ---------------
seed = 2018894693
n521 is replaced by [1553] with estimated error 0.000698226
error = 0.000678027
area = 771
delay = 25.4
#gates = 338
output circuit appNtk/cla32_43_0.000678027_771_25.4.blif
time = 1113503000 us
--------------- round 44 ---------------
seed = 3098146684
n520 is replaced by [2327] with estimated error 0.000693235
error = 0.0632124
area = 770
delay = 25.4
#gates = 337
output circuit appNtk/cla32_44_0.0632124_770_25.4.blif
time = 1145964421 us
--------------- round 45 ---------------
seed = 3681023645
[1547] is replaced by [1553] with estimated error 0.000645413
error = 0.000684919
area = 767
delay = 25.4
#gates = 336
output circuit appNtk/cla32_45_0.000684919_767_25.4.blif
time = 1178049355 us
--------------- round 46 ---------------
seed = 3119325030
[1560] is replaced by [2366] with inverter with estimated error 0.000645413
error = 0.938164
area = 765
delay = 25.1
#gates = 336
output circuit appNtk/cla32_46_0.938164_765_25.1.blif
time = 1209850158 us
--------------- round 47 ---------------
seed = 3505827952
[2371] is replaced by [2366] with estimated error 0.000645413
error = 0.0631184
area = 763
delay = 25.1
#gates = 334
output circuit appNtk/cla32_47_0.0631184_763_25.1.blif
time = 1242114083 us
--------------- round 48 ---------------
seed = 4013089024
[1549] is replaced by zero with estimated error 0.000653839
error = 0.125697
area = 762
delay = 25.1
#gates = 333
output circuit appNtk/cla32_48_0.125697_762_25.1.blif
time = 1273840718 us
--------------- round 49 ---------------
seed = 2490348078
[1558] is replaced by one with estimated error 0.000653839
error = 0.438493
area = 760
delay = 25.1
#gates = 332
output circuit appNtk/cla32_49_0.438493_760_25.1.blif
time = 1305336883 us
--------------- round 50 ---------------
seed = 376872186
sum[5] is replaced by zero with estimated error 0.000711436
error = 0.000757361
area = 757
delay = 25.1
#gates = 331
output circuit appNtk/cla32_50_0.000757361_757_25.1.blif
time = 1336936195 us
--------------- round 51 ---------------
seed = 1952108894
[2327] is replaced by b[3] with inverter with estimated error 0.000722209
error = 0.000766239
area = 756
delay = 25.1
#gates = 331
output circuit appNtk/cla32_51_0.000766239_756_25.1.blif
time = 1368629195 us
--------------- round 52 ---------------
seed = 3590567448
[1553] is replaced by a[5] with estimated error 0.000838754
error = 0.0634234
area = 748
delay = 25.1
#gates = 329
output circuit appNtk/cla32_52_0.0634234_748_25.1.blif
time = 1399998891 us
--------------- round 53 ---------------
seed = 1503850789
[2368] is replaced by [2366] with estimated error 0.000859244
error = 0.504796
area = 746
delay = 25.1
#gates = 328
output circuit appNtk/cla32_53_0.504796_746_25.1.blif
time = 1430678773 us
--------------- round 54 ---------------
seed = 3504466712
[2616] is replaced by [2587] with estimated error 0.000859244
error = 0.000831555
area = 743
delay = 25.1
#gates = 327
output circuit appNtk/cla32_54_0.000831555_743_25.1.blif
time = 1461158020 us
--------------- round 55 ---------------
seed = 3551543270
sum[7] is replaced by [2410] with estimated error 0.00113754
error = 0.501429
area = 735
delay = 25.1
#gates = 324
output circuit appNtk/cla32_55_0.501429_735_25.1.blif
time = 1491540149 us
--------------- round 56 ---------------
seed = 1924684374
[2403] is replaced by one with estimated error 0.00121465
error = 0.126272
area = 732
delay = 25.1
#gates = 323
output circuit appNtk/cla32_56_0.126272_732_25.1.blif
time = 1521440278 us
--------------- round 57 ---------------
seed = 4017349691
[1557] is replaced by [1572] with estimated error 0.00134339
error = 0.064039
area = 728
delay = 25.1
#gates = 322
output circuit appNtk/cla32_57_0.064039_728_25.1.blif
time = 1551169932 us
--------------- round 58 ---------------
seed = 152028544
[2430] is replaced by [1564] with estimated error 0.00130537
error = 0.146209
area = 727
delay = 25.1
#gates = 321
output circuit appNtk/cla32_58_0.146209_727_25.1.blif
time = 1580763379 us
--------------- round 59 ---------------
seed = 1077286704
[1649] is replaced by [1666] with estimated error 0.00143
error = 0.126836
area = 723
delay = 25.1
#gates = 319
output circuit appNtk/cla32_59_0.126836_723_25.1.blif
time = 1610249590 us
--------------- round 60 ---------------
seed = 3563184288
[1564] is replaced by a[7] with estimated error 0.00159947
error = 0.0641746
area = 719
delay = 25.1
#gates = 318
output circuit appNtk/cla32_60_0.0641746_719_25.1.blif
time = 1639421916 us
--------------- round 61 ---------------
seed = 2029100196
[1559] is replaced by [1566] with estimated error 0.00159947
error = 0.00208202
area = 713
delay = 25.1
#gates = 315
output circuit appNtk/cla32_61_0.00208202_713_25.1.blif
time = 1668350670 us
--------------- round 62 ---------------
seed = 2823565277
[2434] is replaced by one with estimated error 0.00159947
error = 0.0642313
area = 710
delay = 25.1
#gates = 314
output circuit appNtk/cla32_62_0.0642313_710_25.1.blif
time = 1696767097 us
--------------- round 63 ---------------
seed = 131052362
[2441] is replaced by [2439] with estimated error 0.00159947
error = 1.00174
area = 709
delay = 25.1
#gates = 313
output circuit appNtk/cla32_63_1.00174_709_25.1.blif
time = 1725038385 us
--------------- round 64 ---------------
seed = 214964529
[2410] is replaced by [2408] with estimated error 0.00163136
error = 0.189264
area = 708
delay = 25.1
#gates = 312
output circuit appNtk/cla32_64_0.189264_708_25.1.blif
time = 1753157642 us
--------------- round 65 ---------------
seed = 1241813034
[2405] is replaced by one with estimated error 0.00180348
error = 0.127823
area = 705
delay = 25.1
#gates = 311
output circuit appNtk/cla32_65_0.127823_705_25.1.blif
time = 1781153375 us
--------------- round 66 ---------------
seed = 2720284569
[1566] is replaced by a[7] with estimated error 0.00221982
error = 1.00256
area = 700
delay = 25.1
#gates = 308
output circuit appNtk/cla32_66_1.00256_700_25.1.blif
time = 1809209471 us
--------------- round 67 ---------------
seed = 178966804
[2366] is replaced by zero with estimated error 0.00217244
error = 0.939231
area = 699
delay = 25.1
#gates = 307
output circuit appNtk/cla32_67_0.939231_699_25.1.blif
time = 1837024452 us
--------------- round 68 ---------------
seed = 2581702739
[2459] is replaced by one with estimated error 0.00217244
error = 0.00236143
area = 695
delay = 25.1
#gates = 306
output circuit appNtk/cla32_68_0.00236143_695_25.1.blif
time = 1864643222 us
--------------- round 69 ---------------
seed = 1110553611
[1579] is replaced by [2437] with estimated error 0.00217244
error = 0.0646043
area = 692
delay = 25.1
#gates = 305
output circuit appNtk/cla32_69_0.0646043_692_25.1.blif
time = 1892486127 us
--------------- round 70 ---------------
seed = 3542799828
[1571] is replaced by a[7] with estimated error 0.00217244
error = 0.126753
area = 686
delay = 25.1
#gates = 303
output circuit appNtk/cla32_70_0.126753_686_25.1.blif
time = 1919763969 us
--------------- round 71 ---------------
seed = 820994110
[142842] is replaced by [1605] with estimated error 0.00217244
error = 0.439382
area = 684
delay = 25
#gates = 302
output circuit appNtk/cla32_71_0.439382_684_25.blif
time = 1946715503 us
--------------- round 72 ---------------
seed = 241578975
[3382] is replaced by one with estimated error 0.00217244
error = 0.0645688
area = 680
delay = 25
#gates = 301
output circuit appNtk/cla32_72_0.0645688_680_25.blif
time = 1973440240 us
--------------- round 73 ---------------
seed = 1340609159
[1705] is replaced by n303 with estimated error 0.00217244
error = 0.439874
area = 678
delay = 25
#gates = 300
output circuit appNtk/cla32_73_0.439874_678_25.blif
time = 2000043541 us
--------------- round 74 ---------------
seed = 716491596
n267 is replaced by [2818] with estimated error 0.00217244
error = 0.00208191
area = 675
delay = 25
#gates = 299
output circuit appNtk/cla32_74_0.00208191_675_25.blif
time = 2026510509 us
--------------- round 75 ---------------
seed = 615792868
[2547] is replaced by n177 with estimated error 0.00217244
error = 0.439572
area = 674
delay = 25
#gates = 298
output circuit appNtk/cla32_75_0.439572_674_25.blif
time = 2052851615 us
--------------- round 76 ---------------
seed = 3192882480
[1303] is replaced by [1575] with inverter with estimated error 0.00217244
error = 0.127036
area = 673
delay = 25
#gates = 298
output circuit appNtk/cla32_76_0.127036_673_25.blif
time = 2079014322 us
--------------- round 77 ---------------
seed = 2034827750
sum[8] is replaced by [1575] with estimated error 0.00276254
error = 0.502419
area = 668
delay = 25
#gates = 296
output circuit appNtk/cla32_77_0.502419_668_25.blif
time = 2105188337 us
--------------- round 78 ---------------
seed = 100176628
[2408] is replaced by zero with estimated error 0.00248403
error = 0.00198817
area = 667
delay = 25
#gates = 295
output circuit appNtk/cla32_78_0.00198817_667_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2131050442 us
--------------- round 79 ---------------
seed = 670062271
[1575] is replaced by [1572] with estimated error 0.00296762
error = 0.565104
area = 661
delay = 25
#gates = 293
output circuit appNtk/cla32_79_0.565104_661_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2156751172 us
--------------- round 80 ---------------
seed = 3455860332
[2437] is replaced by n524 with estimated error 0.00296762
error = 0.0657514
area = 657
delay = 25
#gates = 291
output circuit appNtk/cla32_80_0.0657514_657_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2182088123 us
--------------- round 81 ---------------
seed = 3512345050
[2463] is replaced by one with estimated error 0.00296762
error = 0.252495
area = 654
delay = 25
#gates = 290
output circuit appNtk/cla32_81_0.252495_654_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2207141628 us
--------------- round 82 ---------------
seed = 3001856709
[2439] is replaced by [1572] with estimated error 0.00296762
error = 0.00285195
area = 651
delay = 25
#gates = 289
output circuit appNtk/cla32_82_0.00285195_651_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2232148325 us
--------------- round 83 ---------------
seed = 1985898479
sum[9] is replaced by [2461] with estimated error 0.00390698
error = 0.023534
area = 646
delay = 25
#gates = 287
output circuit appNtk/cla32_83_0.023534_646_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2257158204 us
--------------- round 84 ---------------
seed = 3457294209
[1572] is replaced by [1721] with estimated error 0.00388878
error = 0.129339
area = 645
delay = 25
#gates = 286
output circuit appNtk/cla32_84_0.129339_645_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2281847533 us
--------------- round 85 ---------------
seed = 3407111548
[1582] is replaced by zero with estimated error 0.00447128
error = 0.129407
area = 641
delay = 25
#gates = 285
output circuit appNtk/cla32_85_0.129407_641_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2306526915 us
--------------- round 86 ---------------
seed = 1889997800
[1619] is replaced by one with estimated error 0.00447128
error = 0.567117
area = 636
delay = 25
#gates = 282
output circuit appNtk/cla32_86_0.567117_636_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2330951813 us
--------------- round 87 ---------------
seed = 781675298
[1592] is replaced by [1587] with estimated error 0.00447128
error = 0.504328
area = 632
delay = 25
#gates = 280
output circuit appNtk/cla32_87_0.504328_632_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2355042013 us
--------------- round 88 ---------------
seed = 1314739557
[2461] is replaced by one with estimated error 0.00447128
error = 0.066652
area = 629
delay = 25
#gates = 278
output circuit appNtk/cla32_88_0.066652_629_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2378879352 us
--------------- round 89 ---------------
seed = 62490698
[1605] is replaced by [1604] with estimated error 0.00447128
error = 0.441925
area = 627
delay = 25
#gates = 277
output circuit appNtk/cla32_89_0.441925_627_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2402397240 us
--------------- round 90 ---------------
seed = 2535686916
[2576] is replaced by n273 with estimated error 0.00447128
error = 0.0667365
area = 626
delay = 25
#gates = 276
output circuit appNtk/cla32_90_0.0667365_626_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2425762566 us
--------------- round 91 ---------------
seed = 3099251107
[1623] is replaced by [1633] with estimated error 0.00447128
error = 0.0667937
area = 623
delay = 25
#gates = 275
output circuit appNtk/cla32_91_0.0667937_623_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2448973349 us
--------------- round 92 ---------------
seed = 3374688190
[2525] is replaced by [2517] with estimated error 0.00447128
error = 0.629317
area = 622
delay = 25
#gates = 274
output circuit appNtk/cla32_92_0.629317_622_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2472133493 us
--------------- round 93 ---------------
seed = 2120568292
sum[10] is replaced by [2514] with estimated error 0.00709675
error = 0.444992
area = 616
delay = 25
#gates = 271
output circuit appNtk/cla32_93_0.444992_616_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2495166454 us
--------------- round 94 ---------------
seed = 1275131163
[1585] is replaced by zero with estimated error 0.00794119
error = 0.00767109
area = 612
delay = 25
#gates = 270
output circuit appNtk/cla32_94_0.00767109_612_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2517773683 us
--------------- round 95 ---------------
seed = 3383018162
[2587] is replaced by one with estimated error 0.00794119
error = 0.00788072
area = 602
delay = 25
#gates = 265
output circuit appNtk/cla32_95_0.00788072_602_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2540206905 us
--------------- round 96 ---------------
seed = 1918667955
[2514] is replaced by one with estimated error 0.00794119
error = 0.133516
area = 599
delay = 25
#gates = 264
output circuit appNtk/cla32_96_0.133516_599_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2561925175 us
--------------- round 97 ---------------
seed = 2900525395
[1617] is replaced by [1612] with estimated error 0.00794119
error = 0.508074
area = 597
delay = 25
#gates = 263
output circuit appNtk/cla32_97_0.508074_597_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2583796376 us
--------------- round 98 ---------------
seed = 1104176957
[141994] is replaced by [2539] with inverter with estimated error 0.00940046
error = 0.489787
area = 594
delay = 25
#gates = 262
output circuit appNtk/cla32_98_0.489787_594_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2605511292 us
--------------- round 99 ---------------
seed = 1390622550
[2539] is replaced by one with estimated error 0.00988235
error = 0.0724776
area = 591
delay = 25
#gates = 261
output circuit appNtk/cla32_99_0.0724776_591_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2627071813 us
--------------- round 100 ---------------
seed = 1678789563
[1604] is replaced by zero with estimated error 0.00966195
error = 0.509815
area = 586
delay = 25
#gates = 258
output circuit appNtk/cla32_100_0.509815_586_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2648312527 us
--------------- round 101 ---------------
seed = 3505552095
n525 is replaced by zero with estimated error 0.00966195
error = 0.134528
area = 585
delay = 25
#gates = 257
output circuit appNtk/cla32_101_0.134528_585_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2669333371 us
--------------- round 102 ---------------
seed = 406095422
[2517] is replaced by one with estimated error 0.00966195
error = 0.888088
area = 584
delay = 25
#gates = 256
output circuit appNtk/cla32_102_0.888088_584_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2690317151 us
--------------- round 103 ---------------
seed = 3374612052
sum[11] is replaced by n177 with estimated error 0.0126021
error = 0.137464
area = 579
delay = 25
#gates = 254
output circuit appNtk/cla32_103_0.137464_579_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2711223411 us
--------------- round 104 ---------------
seed = 2801541022
[1595] is replaced by zero with estimated error 0.0126021
error = 0.450223
area = 575
delay = 25
#gates = 253
output circuit appNtk/cla32_104_0.450223_575_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2731900006 us
--------------- round 105 ---------------
seed = 3242386352
n177 is replaced by [2564] with estimated error 0.0149826
error = 0.0776411
area = 572
delay = 25
#gates = 252
output circuit appNtk/cla32_105_0.0776411_572_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2752406584 us
--------------- round 106 ---------------
seed = 3030075047
[2564] is replaced by [1612] with inverter with estimated error 0.015178
error = 0.0155443
area = 570
delay = 25
#gates = 252
output circuit appNtk/cla32_106_0.0155443_570_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2772785555 us
--------------- round 107 ---------------
seed = 3785983387
[1612] is replaced by zero with estimated error 0.0173387
error = 0.0839032
area = 565
delay = 25
#gates = 249
output circuit appNtk/cla32_107_0.0839032_565_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2793076498 us
--------------- round 108 ---------------
seed = 2452508735
[1633] is replaced by [1628] with estimated error 0.0173387
error = 0.017104
area = 559
delay = 25
#gates = 247
output circuit appNtk/cla32_108_0.017104_559_25.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2813060269 us
--------------- round 109 ---------------
seed = 1398179861
[3087] is replaced by [1764] with estimated error 0.0173387
error = 0.0171502
area = 553
delay = 24.4
#gates = 244
output circuit appNtk/cla32_109_0.0171502_553_24.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2832809989 us
--------------- round 110 ---------------
seed = 3894034932
n107 is replaced by [141876] with estimated error 0.0173387
error = 0.0171744
area = 548
delay = 24.4
#gates = 242
output circuit appNtk/cla32_110_0.0171744_548_24.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2852204076 us
--------------- round 111 ---------------
seed = 4243236482
[2863] is replaced by [2803] with estimated error 0.0173387
error = 0.0177081
area = 544
delay = 24.4
#gates = 240
output circuit appNtk/cla32_111_0.0177081_544_24.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2871315399 us
--------------- round 112 ---------------
seed = 2434098100
[2759] is replaced by [1676] with estimated error 0.0173387
error = 0.0173062
area = 540
delay = 24.4
#gates = 238
output circuit appNtk/cla32_112_0.0173062_540_24.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2890227341 us
--------------- round 113 ---------------
seed = 1979480329
[2670] is replaced by one with estimated error 0.0173387
error = 0.0170589
area = 536
delay = 24.4
#gates = 237
output circuit appNtk/cla32_113_0.0170589_536_24.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2908899749 us
--------------- round 114 ---------------
seed = 4131835784
n273 is replaced by [2567] with estimated error 0.0173387
error = 0.0171192
area = 532
delay = 24.4
#gates = 235
output circuit appNtk/cla32_114_0.0171192_532_24.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2927456353 us
--------------- round 115 ---------------
seed = 3564435327
n279 is replaced by [141889] with estimated error 0.0173387
error = 0.0174269
area = 529
delay = 24.4
#gates = 234
output circuit appNtk/cla32_115_0.0174269_529_24.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2945790333 us
--------------- round 116 ---------------
seed = 661443179
[2761] is replaced by one with estimated error 0.0173387
error = 0.0168922
area = 526
delay = 24.4
#gates = 233
output circuit appNtk/cla32_116_0.0168922_526_24.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2964011736 us
--------------- round 117 ---------------
seed = 1582688327
[2622] is replaced by [1636] with estimated error 0.0173387
error = 0.0175843
area = 523
delay = 24.4
#gates = 231
output circuit appNtk/cla32_117_0.0175843_523_24.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2982085398 us
--------------- round 118 ---------------
seed = 3888817597
[2647] is replaced by one with estimated error 0.0173387
error = 0.017849
area = 520
delay = 24.4
#gates = 230
output circuit appNtk/cla32_118_0.017849_520_24.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 2999938411 us
--------------- round 119 ---------------
seed = 696796024
[142684] is replaced by [1666] with inverter with estimated error 0.0173387
error = 0.017316
area = 518
delay = 24.4
#gates = 229
output circuit appNtk/cla32_119_0.017316_518_24.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3017645021 us
--------------- round 120 ---------------
seed = 2643917301
[2682] is replaced by n168 with estimated error 0.0173387
error = 0.0204889
area = 517
delay = 24.4
#gates = 228
output circuit appNtk/cla32_120_0.0204889_517_24.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3035220570 us
--------------- round 121 ---------------
seed = 4269290565
n526 is replaced by one with estimated error 0.0173387
error = 0.0176605
area = 516
delay = 24.4
#gates = 227
output circuit appNtk/cla32_121_0.0176605_516_24.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3052669847 us
--------------- round 122 ---------------
seed = 2948047653
sum[12] is replaced by [2567] with estimated error 0.0243908
error = 0.126562
area = 505
delay = 24.4
#gates = 222
output circuit appNtk/cla32_122_0.126562_505_24.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3070030694 us
--------------- round 123 ---------------
seed = 606425909
[2591] is replaced by one with estimated error 0.0346093
error = 0.0342713
area = 502
delay = 24.1
#gates = 221
output circuit appNtk/cla32_123_0.0342713_502_24.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3086772846 us
--------------- round 124 ---------------
seed = 185261125
[2567] is replaced by one with estimated error 0.0331646
error = 0.0326885
area = 500
delay = 24.1
#gates = 220
output circuit appNtk/cla32_124_0.0326885_500_24.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3103297356 us
--------------- round 125 ---------------
seed = 4269206084
sum[13] is replaced by [2597] with estimated error 0.0480421
error = 0.0473088
area = 491
delay = 24.1
#gates = 217
output circuit appNtk/cla32_125_0.0473088_491_24.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3119914438 us
--------------- round 126 ---------------
seed = 1622324163
[1628] is replaced by zero with estimated error 0.0645575
error = 0.0644445
area = 486
delay = 24.1
#gates = 214
output circuit appNtk/cla32_126_0.0644445_486_24.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3136156725 us
--------------- round 127 ---------------
seed = 2173258008
[2737] is replaced by one with estimated error 0.0645575
error = 0.0647927
area = 481
delay = 24.1
#gates = 212
output circuit appNtk/cla32_127_0.0647927_481_24.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3152156927 us
--------------- round 128 ---------------
seed = 3107020547
[2654] is replaced by [2650] with estimated error 0.0645575
error = 0.0642149
area = 477
delay = 24.1
#gates = 210
output circuit appNtk/cla32_128_0.0642149_477_24.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3167920979 us
--------------- round 129 ---------------
seed = 2692808569
[1666] is replaced by one with estimated error 0.0645575
error = 0.0643698
area = 475
delay = 24.1
#gates = 209
output circuit appNtk/cla32_129_0.0643698_475_24.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3183621691 us
--------------- round 130 ---------------
seed = 3859379955
[1661] is replaced by [1658] with estimated error 0.0645575
error = 0.0640804
area = 473
delay = 24.1
#gates = 208
output circuit appNtk/cla32_130_0.0640804_473_24.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3199107870 us
--------------- round 131 ---------------
seed = 3841552735
n527 is replaced by zero with estimated error 0.0645575
error = 0.106741
area = 472
delay = 24.1
#gates = 207
output circuit appNtk/cla32_131_0.106741_472_24.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3214678028 us
--------------- round 132 ---------------
seed = 152111899
[2597] is replaced by one with estimated error 0.0645575
error = 0.068626
area = 471
delay = 24.1
#gates = 206
output circuit appNtk/cla32_132_0.068626_471_24.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3230133650 us
--------------- round 133 ---------------
seed = 3966770561
[2719] is replaced by n282 with estimated error 0.0645575
error = 0.0642419
area = 470
delay = 24.1
#gates = 205
output circuit appNtk/cla32_133_0.0642419_470_24.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3245281193 us
--------------- round 134 ---------------
seed = 4142995578
[1670] is replaced by [1683] with estimated error 0.0645575
error = 0.0644423
area = 467
delay = 24.1
#gates = 204
output circuit appNtk/cla32_134_0.0644423_467_24.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3260322027 us
--------------- round 135 ---------------
seed = 4255639865
sum[14] is replaced by [2650] with estimated error 0.0954813
error = 0.0949904
area = 458
delay = 24.1
#gates = 201
output circuit appNtk/cla32_135_0.0949904_458_24.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3275250989 us
--------------- round 136 ---------------
seed = 1934989291
[141978] is replaced by [2674] with inverter with estimated error 0.11962
error = 0.117625
area = 455
delay = 24.1
#gates = 200
output circuit appNtk/cla32_136_0.117625_455_24.1.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3289830204 us
--------------- round 137 ---------------
seed = 21025311
[2674] is replaced by one with estimated error 0.135632
error = 0.134681
area = 452
delay = 23.9
#gates = 199
output circuit appNtk/cla32_137_0.134681_452_23.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3304297828 us
--------------- round 138 ---------------
seed = 851942410
[2650] is replaced by one with estimated error 0.127973
error = 0.131774
area = 446
delay = 23.9
#gates = 195
output circuit appNtk/cla32_138_0.131774_446_23.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3318615817 us
--------------- round 139 ---------------
seed = 1513147705
n528 is replaced by zero with estimated error 0.127973
error = 0.139535
area = 445
delay = 23.9
#gates = 194
output circuit appNtk/cla32_139_0.139535_445_23.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3332630082 us
--------------- round 140 ---------------
seed = 2641569538
n282 is replaced by [2706] with estimated error 0.216299
error = 0.214897
area = 438
delay = 23.9
#gates = 191
output circuit appNtk/cla32_140_0.214897_438_23.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3346637452 us
--------------- round 141 ---------------
seed = 4119670608
sum[15] is replaced by n168 with estimated error 0.279392
error = 0.276733
area = 433
delay = 23.9
#gates = 189
output circuit appNtk/cla32_141_0.276733_433_23.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3360256670 us
--------------- round 142 ---------------
seed = 4058910854
[1658] is replaced by zero with estimated error 0.255582
error = 0.255561
area = 430
delay = 23.9
#gates = 188
output circuit appNtk/cla32_142_0.255561_430_23.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3373660050 us
--------------- round 143 ---------------
seed = 408294580
n168 is replaced by one with estimated error 0.255582
error = 0.2546
area = 421
delay = 23.9
#gates = 184
output circuit appNtk/cla32_143_0.2546_421_23.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3386899038 us
--------------- round 144 ---------------
seed = 920850161
[2783] is replaced by one with estimated error 0.255582
error = 0.253828
area = 414
delay = 23.9
#gates = 181
output circuit appNtk/cla32_144_0.253828_414_23.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3399876941 us
--------------- round 145 ---------------
seed = 2909547537
[1683] is replaced by [1678] with estimated error 0.255582
error = 0.25537
area = 408
delay = 21.9
#gates = 179
output circuit appNtk/cla32_145_0.25537_408_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3412550849 us
--------------- round 146 ---------------
seed = 3271935480
[2795] is replaced by n164 with estimated error 0.255582
error = 0.256453
area = 407
delay = 21.9
#gates = 178
output circuit appNtk/cla32_146_0.256453_407_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3425038979 us
--------------- round 147 ---------------
seed = 1021714420
[1700] is replaced by [1709] with estimated error 0.255582
error = 0.256209
area = 405
delay = 21.9
#gates = 177
output circuit appNtk/cla32_147_0.256209_405_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3437424940 us
--------------- round 148 ---------------
seed = 2731839622
[2746] is replaced by [2744] with estimated error 0.255582
error = 0.25405
area = 404
delay = 21.9
#gates = 176
output circuit appNtk/cla32_148_0.25405_404_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3449717828 us
--------------- round 149 ---------------
seed = 341167267
sum[16] is replaced by [2706] with estimated error 0.382309
error = 0.380899
area = 393
delay = 21.9
#gates = 171
output circuit appNtk/cla32_149_0.380899_393_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3461903011 us
--------------- round 150 ---------------
seed = 3298904448
[2741] is replaced by one with estimated error 0.541163
error = 0.540234
area = 390
delay = 21.6
#gates = 170
output circuit appNtk/cla32_150_0.540234_390_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3473560764 us
--------------- round 151 ---------------
seed = 72770567
[2706] is replaced by one with estimated error 0.509468
error = 0.50894
area = 388
delay = 21.6
#gates = 169
output circuit appNtk/cla32_151_0.50894_388_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3485061809 us
--------------- round 152 ---------------
seed = 589847938
sum[17] is replaced by [2744] with estimated error 0.764912
error = 0.76623
area = 379
delay = 21.6
#gates = 166
output circuit appNtk/cla32_152_0.76623_379_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3496616003 us
--------------- round 153 ---------------
seed = 2166593537
[1678] is replaced by zero with estimated error 1.01842
error = 1.01551
area = 374
delay = 21.6
#gates = 163
output circuit appNtk/cla32_153_1.01551_374_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3507873400 us
--------------- round 154 ---------------
seed = 226226612
[2837] is replaced by one with estimated error 1.01842
error = 1.01716
area = 368
delay = 21.6
#gates = 161
output circuit appNtk/cla32_154_1.01716_368_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3518911292 us
--------------- round 155 ---------------
seed = 2198695642
[142548] is replaced by zero with estimated error 1.01842
error = 1.01975
area = 366
delay = 21.6
#gates = 160
output circuit appNtk/cla32_155_1.01975_366_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3529775506 us
--------------- round 156 ---------------
seed = 2539721978
[2744] is replaced by one with estimated error 1.01842
error = 1.02356
area = 365
delay = 21.6
#gates = 159
output circuit appNtk/cla32_156_1.02356_365_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3540530557 us
--------------- round 157 ---------------
seed = 1498515407
sum[18] is replaced by n303 with estimated error 1.52245
error = 1.53131
area = 360
delay = 21.6
#gates = 157
output circuit appNtk/cla32_157_1.53131_360_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3551199834 us
--------------- round 158 ---------------
seed = 4134879735
[1676] is replaced by zero with estimated error 1.52245
error = 1.52103
area = 356
delay = 21.6
#gates = 156
output circuit appNtk/cla32_158_1.52103_356_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3561675470 us
--------------- round 159 ---------------
seed = 2904939863
sum[6] is replaced by [1732] with estimated error 1.52236
error = 1.52726
area = 353
delay = 21.6
#gates = 155
output circuit appNtk/cla32_159_1.52726_353_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3571927364 us
--------------- round 160 ---------------
seed = 779577898
[1533] is replaced by [1790] with estimated error 1.52236
error = 1.52399
area = 351
delay = 21.6
#gates = 154
output circuit appNtk/cla32_160_1.52399_351_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3581978839 us
--------------- round 161 ---------------
seed = 1920853759
[2284] is replaced by b[16] with inverter with estimated error 1.52236
error = 1.51845
area = 350
delay = 21.6
#gates = 154
output circuit appNtk/cla32_161_1.51845_350_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3591959324 us
--------------- round 162 ---------------
seed = 1410702061
n529 is replaced by one with estimated error 1.52236
error = 1.52622
area = 349
delay = 21.6
#gates = 153
output circuit appNtk/cla32_162_1.52622_349_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3601874250 us
--------------- round 163 ---------------
seed = 1589497403
[1537] is replaced by [1691] with estimated error 1.52236
error = 1.53478
area = 345
delay = 21.6
#gates = 152
output circuit appNtk/cla32_163_1.53478_345_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3611638596 us
--------------- round 164 ---------------
seed = 650520164
[2274] is replaced by [1685] with estimated error 1.52235
error = 1.52812
area = 344
delay = 21.6
#gates = 151
output circuit appNtk/cla32_164_1.52812_344_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3621327925 us
--------------- round 165 ---------------
seed = 1468788996
sum[2] is replaced by zero with estimated error 1.52235
error = 1.53302
area = 337
delay = 21.6
#gates = 148
output circuit appNtk/cla32_165_1.53302_337_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3630800594 us
--------------- round 166 ---------------
seed = 423626392
n523 is replaced by [1691] with estimated error 1.52235
error = 1.52144
area = 336
delay = 21.6
#gates = 147
output circuit appNtk/cla32_166_1.52144_336_21.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 3639681167 us
--------------- round 167 ---------------
seed = 3942560328
exceed error bound
