INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/abdul/VHDL PROJECT/SPI_SLAVE/SPI_SLAVE.srcs/sim_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
