<?xml version="1.0" encoding="utf-8"?>

<!-- File naming: <part/series name>.svd -->

<!-- Copyright (C) 2012-2014 ARM Limited. All rights reserved. Purpose: System 
	Viewer Description (SVD) Example (Schema Version 1.1) This is a description 
	of a none-existent and incomplete device for demonstration purposes only. 
	Redistribution and use in source and binary forms, with or without modification, 
	are permitted provided that the following conditions are met: - Redistributions 
	of source code must retain the above copyright notice, this list of conditions 
	and the following disclaimer. - Redistributions in binary form must reproduce 
	the above copyright notice, this list of conditions and the following disclaimer 
	in the documentation and/or other materials provided with the distribution. 
	- Neither the name of ARM nor the names of its contributors may be used to 
	endorse or promote products derived from this software without specific prior 
	written permission. THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND 
	CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT 
	NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR 
	A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS 
	AND CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, 
	EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT 
	OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS 
	INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, 
	STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN 
	ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
	OF SUCH DAMAGE. -->
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance"
	xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
	<vendor>Realtek</vendor>                                       <!-- device vendor name -->
	<vendorID>Realtek</vendorID>                                        <!-- device vendor short name -->
	<name>RTL8195A</name>                                        <!-- name of part -->
	<series>Ameba IOT</series>                                         <!-- device series the device belongs to -->
	<version>1.2</version>                                          <!-- version of this description, adding CMSIS-SVD 1.1 tags -->
	<description>SINGLE-CHIP 802.11b/g/n 1T1R WLAN SoC</description>
	<licenseText>                                                   <!-- this license text will appear in header file. \n force line breaks -->
    ARM Limited (ARM) is supplying this software for use with Cortex-M\n
    processor based microcontroller, but can be equally used for other\n
    suitable  processor architectures. This file can be freely distributed.\n
    Modifications to this file shall be clearly marked.\n
    \n
    THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED\n
    OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF\n
    MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.\n
    ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR\n
    CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  </licenseText>
	<cpu>                                                           <!-- details about the cpu embedded in the device -->
		<name>CM3</name>
		<revision>r2p0</revision>
		<endian>little</endian>
		<mpuPresent>true</mpuPresent>
		<fpuPresent>false</fpuPresent>
		<nvicPrioBits>4</nvicPrioBits>
		<vendorSystickConfig>true</vendorSystickConfig>
	</cpu>
	<addressUnitBits>8</addressUnitBits>                            <!-- byte addressable memory -->
	<width>32</width>                                               <!-- bus width is 32 bits -->
	<!-- default settings implicitly inherited by subsequent sections -->
	<size>32</size>                                                 <!-- this is the default size (number of bits) of all peripherals and register 
		that do not define "size" themselves -->
	<access>read-write</access>                                     <!-- default access permission for all subsequent registers -->
	<resetValue>0x00000000</resetValue>                             <!-- by default all bits of the registers are initialized to 0 on reset -->
	<resetMask>0xFFFFFFFF</resetMask>                               <!-- by default all 32Bits of the registers are used -->
	<peripherals><!--SYS Control -->
		<peripheral>
			<name>SYSCON</name>
			<baseAddress>0x40000000</baseAddress>
			<size>0x1000</size>
			<registers>
				<register>
					<name>PWR_CTRL</name>
					<addressOffset>0x00</addressOffset>
					<size>16</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SYS_PWR_SOC_EN</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_PWR_RET_MEM_EN</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_PWR_PEON_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ISO_CTRL</name>
					<addressOffset>0x0002</addressOffset>
					<size>16</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SYS_ISO_SYSPLL</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_ISO_SOC</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_ISO_RET_MEM</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_ISO_PEON</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FUNC_EN</name>
					<addressOffset>0x0008</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SYS_AMACRO_EN</name>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_PWRON_TRAP_SHTDN_N</name>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_FEN_SIC_MST</name>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_FEN_SIC</name>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SYSPEON_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_FEN_EELDR</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLK_CTRL0</name>
					<addressOffset>0x0010</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SOC_OCP_IOBUS_CK_EN</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYSON_CK_EELDR_EN</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYSON_CK_SYSREG_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CLK_CTRL1</name>
					<addressOffset>0x0014</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>PESOC_OCP_CPU_CK_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>PESOC_EELDR_CK_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EFUSE_SYSCFG0</name>
					<addressOffset>0x0020</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SYS_EEROM_SWR_PAR_05_00</name>
							<bitOffset>24</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>SYS_EEROM_LDO_PAR_07_04</name>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SYS_CHIPPDN_EN</name>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_EEROM_B12V_EN</name>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_EEROM_VID1</name>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>SYS_EEROM_VID0</name>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EFUSE_SYSCFG1</name>
					<addressOffset>0x0024</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SYS_PDSPL_STL</name>
							<bitOffset>24</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SYS_PDSOC_STL</name>
							<bitOffset>22</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SYS_PDPON_STL</name>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SYS_SWREG_XRT</name>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SYS_SWSLC_STL</name>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SYS_EEROM_SWR_PAR_46_45</name>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SYS_EEROM_SWR_PAR_40_39</name>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SYS_EEROM_SWR_PAR_33_26</name>
							<bitOffset>4</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>SYS_EEROM_SWSLD_VOL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EFUSE_SYSCFG2</name>
					<addressOffset>0x0028</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SYS_EERROM_ANAPAR_SPLL_24_15</name>
							<bitOffset>21</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>SYS_EEROM_ANAPAR_SPLL_05_02</name>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SYS_EEROM_XTAL_STEL_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SYS_EEROM_XTAL_FREQ_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EFUSE_SYSCFG3</name>
					<addressOffset>0x002C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SYS_DBG_PINGP_EN</name>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SYS_DBG_SEL</name>
							<bitOffset>16</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
						<field>
							<name>SYS_DBGBY3_LOC_SEL</name>
							<bitOffset>14</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SYS_DBGBY2_LOC_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SYS_DBGBY1_LOC_SEL</name>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SYS_DBGBY0_LOC_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SYS_EEROM_ANAPAR_SPLL_49</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_EEROM_ANAPAR_SPLL_27_25</name>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EFUSE_SYSCFG4</name>
					<addressOffset>0x0030</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SYS_GPIOA_E2</name>
							<bitOffset>1</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>SYS_GPIOA_H3L1</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EFUSE_SYSCFG5</name>
					<addressOffset>0x0034</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>EFUSE_SYSCFG6</name>
					<addressOffset>0x0038</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SYS_SPIC_INIT_BAUD_RATE_SEL</name>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SYS_CPU_CLK_SEL</name>
							<bitOffset>24</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>EFUSE_SYSCFG7</name>
					<addressOffset>0x003C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SYS_MEM_RMV_SIGN</name>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_MEM_RMV_1PRF1</name>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_MEM_RMV_1PRF0</name>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_MEM_RMV_1PSR</name>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_MEM_RMV_1PHSR</name>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_MEM_RMV_ROM</name>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_MEM_RME_CPU</name>
							<bitOffset>22</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>SYS_MEM_RME_WLAN</name>
							<bitOffset>19</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>SYS_MEM_RME_USB</name>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_MEM_RME_SDIO</name>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>REGU_CTRL0</name>
					<addressOffset>0x0040</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SYS_REGU_LDO25M_ADJ</name>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SYS_REGU_ANACK_4M_EN</name>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_REGU_ANACK_4M_SEL</name>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_REGU_PC_EF_EN</name>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_REGU_LDOH12_SLP_EN</name>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>YS_REGU_LDOH12_ADJ</name>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SYS_REGU_LDO25E_ADJ</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>SYS_REGU_DSLEPM_EN</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_REGU_PC_33V_EN</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_REGU_PC_EF25_EN</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_REGU_LDO25M_EN</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SYS_REGU_LDO25E_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SWR_CTRL0</name>
					<addressOffset>0x0048</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SWR_CTRL1</name>
					<addressOffset>0x004C</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>XTAL_CTRL0</name>
					<addressOffset>0x0060</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>XTAL_CTRL1</name>
					<addressOffset>0x0064</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSPLL_CTRL0</name>
					<addressOffset>0x0070</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSPLL_CTRL1</name>
					<addressOffset>0x0074</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSPLL_CTRL2</name>
					<addressOffset>0x0078</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>ANA_TIM_CTRL</name>
					<addressOffset>0x0090</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>DSLP_TIM_CTRL</name>
					<addressOffset>0x0094</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>DSLP_TIM_CAL_CTRL</name>
					<addressOffset>0x0098</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>DEBUG_CTRL</name>
					<addressOffset>0x00A0</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PINMUX_CTRL</name>
					<addressOffset>0x00A4</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>EEPROM_PIN_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SIC_PIN_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO_DSTBY_WAKE_CTRL0</name>
					<addressOffset>0x00A8</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_DSTBY_WAKE_CTRL1</name>
					<addressOffset>0x00AC</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>DEBUG_REG</name>
					<addressOffset>0x00BC</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>EEPROM_CTRL0</name>
					<addressOffset>0x00E0</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>EEPROM_CTRL1</name>
					<addressOffset>0x00E4</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>EFUSE_CTRL</name>
					<addressOffset>0x00E8</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>EFUSE_TEST</name>
					<addressOffset>0x00EC</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>DSTBY_INFO0</name>
					<addressOffset>0x00F0</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>DSTBY_INFO1</name>
					<addressOffset>0x00F4</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>DSTBY_INFO2</name>
					<addressOffset>0x00F8</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>DSTBY_INFO3</name>
					<addressOffset>0x00FC</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SLP_WAKE_EVENT_MSK0</name>
					<addressOffset>0x0100</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SLP_WAKE_EVENT_MSK1</name>
					<addressOffset>0x0104</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SLP_WAKE_EVENT_STATUS0</name>
					<addressOffset>0x0108</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SLP_WAKE_EVENT_STATUS1</name>
					<addressOffset>0x010C</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SNF_WAKE_EVENT_MSK0</name>
					<addressOffset>0x0110</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SNF_WAKE_EVENT_STATUS</name>
					<addressOffset>0x0114</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PWRMGT_CTRL</name>
					<addressOffset>0x0118</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PWRMGT_OPTION</name>
					<addressOffset>0x0120</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PWRMGT_OPTION_EXT</name>
					<addressOffset>0x0124</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>DSLP_WEVENT</name>
					<addressOffset>0x0130</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PERI_MONITOR</name>
					<addressOffset>0x0134</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSTEM_CFG0</name>
					<addressOffset>0x01F0</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSTEM_CFG1</name>
					<addressOffset>0x01F4</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SYSTEM_CFG2</name>
					<addressOffset>0x01F8</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<!--Peri_on -->
				<register>
					<name>PEON_PWR_CTRL</name>
					<addressOffset>0x0200</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SOC_UAHV_EN</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_UALV_EN</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_USBD_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PON_ISO_CTRL</name>
					<addressOffset>0x0204</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SOC_FUNC_EN</name>
					<addressOffset>0x0210</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SOC_HCI_COM_FUNC_EN</name>
					<addressOffset>0x0214</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SOC_PERI_FUNC0_EN</name>
					<addressOffset>0x0218</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>PERI_PCM1_EN</name>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_PCM0_EN</name>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_I2S1_EN</name>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_I2S0_EN</name>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_I2C3_EN</name>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_I2C2_EN</name>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_I2C1_EN</name>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_I2C0_EN</name>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_SPI2_EN</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_SPI1_EN</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_SPI0_EN</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_UART2_EN</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_UART1_EN</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_UART0_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_PERI_FUNC1_EN</name>
					<addressOffset>0x021C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>PERI_GPIO_EN</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_DAC1_EN</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_DAC0_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_ADC0_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SOC_PERI_BD_FUNC0_EN</name>
					<addressOffset>0x0220</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>PERI_UART2_BD_EN</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_UART1_BD_EN</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PERI_UART0_BD_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PESOC_CLK_CTRL</name>
					<addressOffset>0x0230</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SOC_SLPCK_BTCMD_EN</name>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_BTCMD_EN</name>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_GPIO_EN</name>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_GPIO_EN</name>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_GDMA1_EN</name>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_GDMA1_EN</name>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_GDMA0_EN</name>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_GDMA0_EN</name>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_TIMER_EN</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_TIMER_EN</name>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_LOG_UART_EN</name>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_LOG_UART_EN</name>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_SDR_EN</name>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_SDR_EN</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_FLASH_EN</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_FLASH_EN</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_VENDOR_REG_EN</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_VENDOR_REG_EN</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_TRACE_EN</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_TRACE_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_CKE_PLFM</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_CKE_OCP</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PESOC_PERI_CLK_CTRL0</name>
					<addressOffset>0x0234</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SOC_SLPCK_SPI2_EN</name>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_SPI2_EN</name>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_SPI1_EN</name>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_SPI1_EN</name>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_SPI0_EN</name>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_SPI0_EN</name>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_UART2_EN</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_UART2_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_UART1_EN</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_UART1_EN</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_UART0_EN</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_UART0_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PESOC_PERI_CLK_CTRL1</name>
					<addressOffset>0x0238</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SOC_SLPCK_DAC_EN</name>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_DAC_EN</name>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_ADC_EN</name>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_ADC_EN</name>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_PCM_EN</name>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_PCM_EN</name>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_I2S_EN</name>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_I2S_EN</name>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_I2C3_EN</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_I2C3_EN</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_I2C2_EN</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_I2C2_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_I2C1_EN</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_I2C1_EN</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_I2C0_EN</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_I2C0_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PESOC_CLK_CTRL3</name>
					<addressOffset>0x023C</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PESOC_HCI_CLK_CTRL0</name>
					<addressOffset>0x0240</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SOC_SLPCK_MII_MPHY_EN</name>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_MII_MPHY_EN</name>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_OTG_EN</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_OTG_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_SDIO_HST_EN</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_SDIO_HST_EN</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_SDIO_DEV_EN</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_SDIO_DEV_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PESOC_COM_CLK_CTRL1</name>
					<addressOffset>0x0244</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SOC_NFC_CAL_EN</name>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_NFC_EN</name>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_NFC_EN</name>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_SECURITY_ENG_EN</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_SECURITY_ENG_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_SLPCK_WL_EN</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SOC_ACTCK_WL_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PESOC_HW_ENG_CLK_CTRL</name>
					<addressOffset>0x0248</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PESOC_CLK_SEL</name>
					<addressOffset>0x0250</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SYS_ANACK_CAL_CTRL</name>
					<addressOffset>0x026C</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>OSC32K_CTRL</name>
					<addressOffset>0x0270</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>OSC32K_REG_CTRL0</name>
					<addressOffset>0x0274</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>OSC32K_REG_CTRL1</name>
					<addressOffset>0x0278</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>THERMAL_METER_CTRL</name>
					<addressOffset>0x027C</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>UART_MUX_CTRL</name>
					<addressOffset>0x0280</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>UART2_PIN_SEL</name>
							<bitOffset>9</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>UART2_PIN_EN</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UART1_PIN_SEL</name>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>UART1_PIN_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UART0_PIN_SEL</name>
							<bitOffset>1</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>UART0_PIN_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPI_MUX_CTRL</name>
					<addressOffset>0x0284</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SPI0_MULTI_CS_EN</name>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPI2_PIN_SEL</name>
							<bitOffset>9</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>SPI2_PIN_EN</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPI1_PIN_SEL</name>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>SPI1_PIN_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPI0_PIN_SEL</name>
							<bitOffset>1</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>SPI0_PIN_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2C_MUX_CTRL</name>
					<addressOffset>0x0288</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>I2C3_PIN_SEL</name>
							<bitOffset>13</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>I2C3_PIN_EN</name>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2C2_PIN_SEL</name>
							<bitOffset>9</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>I2C2_PIN_EN</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2C1_PIN_SEL</name>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>I2C1_PIN_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2C0_PIN_SEL</name>
							<bitOffset>1</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>I2C0_PIN_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>I2S_MUX_CTRL</name>
					<addressOffset>0x028C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>PCM1_PIN_SEL</name>
							<bitOffset>21</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>PCM1_PIN_EN</name>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PCM0_PIN_SEL</name>
							<bitOffset>17</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>PCM0_PIN_EN</name>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2S1_PIN_SEL</name>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>I2S1_MCK_EN</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2S1_PIN_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2S0_PIN_SEL</name>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>I2S0_MCK_EN</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>I2S0_PIN_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HCI_PINMUX_CTRL</name>
					<addressOffset>0x02A0</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>MII_PIN_EN</name>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SDIOH_PIN_EN</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SDIOD_PIN_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>WL_PINMUX_CTRL</name>
					<addressOffset>0x02A4</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>NFC_PIN_EN</name>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BTCMD_PIN_EN</name>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BTCOEX_PIN_EN</name>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ANT1_PIN_EN</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ANT0_PIN_EN</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WL_LED_PIN_SEL</name>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>WL_LED_PIN_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>BT_PINMUX_CTRL</name>
					<addressOffset>0x02A8</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PWM_PINMUX_CTRL</name>
					<addressOffset>0x02AC</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>ETE3_PIN_SEL</name>
							<bitOffset>29</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>ETE3_PIN_EN</name>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ETE2_PIN_SEL</name>
							<bitOffset>25</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>ETE2_PIN_EN</name>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ETE1_PIN_SEL</name>
							<bitOffset>21</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>ETE1_PIN_EN</name>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ETE0_PIN_SEL</name>
							<bitOffset>17</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>ETE0_PIN_EN</name>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PWM3_PIN_SEL</name>
							<bitOffset>13</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PWM3_PIN_EN</name>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PWM2_PIN_SEL</name>
							<bitOffset>9</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PWM2_PIN_EN</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PWM1_PIN_SEL</name>
							<bitOffset>5</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PWM1_PIN_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PWM0_PIN_SEL</name>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PWM0_PIN_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CPU_PERIPHERAL_CTRL</name>
					<addressOffset>0x02C0</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>LOG_UART_PIN_SEL</name>
							<bitOffset>22</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>LOG_UART_IR_EN</name>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>LOG_UART_PIN_EN</name>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRACE_PIN_EN</name>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SDR_PIN_EN</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SPI_FLSH_PIN_SEL</name>
							<bitOffset>1</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SPI_FLSH_PIN_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>HCI_CTRL_STATUS_0</name>
					<addressOffset>0x02E0</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>HCI_CTRL_STATUS_1</name>
					<addressOffset>0x02E4</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PESOC_MEM_CTRL</name>
					<addressOffset>0x0300</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>PESOC_SDR_DDL_CTRL</name>
							<bitOffset>16</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>PESOC_FLASH_DDL_CTRL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PESOC_SOC_CTRL</name>
					<addressOffset>0x0304</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>PESOC_GDMA_CFG</name>
							<bitOffset>16</bitOffset>
							<bitWidth>13</bitWidth>
						</field>
						<field>
							<name>PESOC_MII_LX_SLV_SWAP_SEL</name>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PESOC_MII_LX_MST_SWAP_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PESOC_MII_LX_WRAPPER_EN</name>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PESOC_LX_SLV_SWAP_SEL</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PESOC_LX_MST_SWAP_SEL</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PESOC_LX_WL_SWAP_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PESOC_SRAM_MUX_CFG</name>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PESOC_PERI_CTRL</name>
					<addressOffset>0x0308</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>FUNC_SPI_RN</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO_SHTDN_CTRL</name>
					<addressOffset>0x0320</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>GPK_SHTDN_N</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPJ_SHTDN_N</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPI_SHTDN_N</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPH_SHTDN_N</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPG_SHTDN_N</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPF_SHTDN_N</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPE_SHTDN_N</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPD_SHTDN_N</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPC_SHTDN_N</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPB_SHTDN_N</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPA_SHTDN_N</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO_DRIVING_CTRL</name>
					<addressOffset>0x0324</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>GPK_DRV_SEL</name>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPJ_DRV_SEL</name>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPI_DRV_SEL</name>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPH_DRV_SEL</name>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPG_DRV_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPF_DRV_SEL</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPE_DRV_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPD_DRV_SEL</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPC_DRV_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPB_DRV_SEL</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPA_DRV_SEL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GPIO_PULL_CTRL0</name>
					<addressOffset>0x0330</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_PULL_CTRL1</name>
					<addressOffset>0x0334</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_PULL_CTRL2</name>
					<addressOffset>0x0338</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_PULL_CTRL3</name>
					<addressOffset>0x033C</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_PULL_CTRL4</name>
					<addressOffset>0x0340</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_PULL_CTRL5</name>
					<addressOffset>0x0344</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_PULL_CTRL6</name>
					<addressOffset>0x0348</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PERI_PWM0_CTRL</name>
					<addressOffset>0x0360</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>PWM0_EN</name>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PWM0_GT_SEL</name>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PWM0_DUTY</name>
							<bitOffset>12</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>PWM0_PERIOD</name>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PERI_PWM1_CTRL</name>
					<addressOffset>0x0364</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>PWM1_EN</name>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PWM1_GT_SEL</name>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PWM1_DUTY</name>
							<bitOffset>12</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>PWM1_PERIOD</name>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PERI_PWM2_CTRL</name>
					<addressOffset>0x0368</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>PWM2_EN</name>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PWM2_GT_SEL</name>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PWM2_DUTY</name>
							<bitOffset>12</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>PWM2_PERIOD</name>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PERI_PWM3_CTRL</name>
					<addressOffset>0x036C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>PWM3_EN</name>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PWM3_GT_SEL</name>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PWM3_DUTY</name>
							<bitOffset>12</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
						<field>
							<name>PWM3_PERIOD</name>
							<bitOffset>0</bitOffset>
							<bitWidth>10</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PERI_TIM_EVT_CTRL</name>
					<addressOffset>0x0370</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>GT_EVT3_EN</name>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GT_EVT3_SRC_SEL</name>
							<bitOffset>28</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>GT_EVT3_PULSE_DUR</name>
							<bitOffset>24</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>GT_EVT2_EN</name>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GT_EVT2_SRC_SEL</name>
							<bitOffset>20</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>GT_EVT2_PULSE_DUR</name>
							<bitOffset>16</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>GT_EVT1_EN</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GT_EVT1_SRC_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>GT_EVT1_PULSE_DUR</name>
							<bitOffset>8</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>GT_EVT0_EN</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GT_EVT0_SRC_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>GT_EVT0_PULSE_DUR</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PERI_EGTIM_CTRL</name>
					<addressOffset>0x0374</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>EGTIM_PIN_GROUP2_OPT_SEL</name>
							<bitOffset>12</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>EGTIM_PIN_GROUP1_OPT_SEL</name>
							<bitOffset>10</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>EGTIM_PIN_GROUP0_OPT_SEL</name>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>EGTIM_REF_SIG_SEL</name>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>EGTIM_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PEON_CFG</name>
					<addressOffset>0x03F0</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PEON_STATUS</name>
					<addressOffset>0x03F4</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>PEON_SDIO_ALDN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
			</registers>

		</peripheral><!--GPIO Control -->
		<peripheral>
			<name>GPIO</name>
			<baseAddress>0x40001000</baseAddress>
			<registers>
				<register>
					<name>PORTA_DR</name>
					<description>data register</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTA_DDR</name>
					<description>data direction</description>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTA_CTRL</name>
					<description>data source control</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTB_DR</name>
					<description>data register</description>
					<addressOffset>0x0c</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTB_DDR</name>
					<description>data direction</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTB_CTRL</name>
					<description>data source control</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTC_DR</name>
					<description>data register</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTC_DDR</name>
					<description>data direction</description>
					<addressOffset>0x1c</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>PORTC_CTRL</name>
					<description>data source control</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>

				<!--1 Only the PORTA can be configured to generate interrupts -->
				<register>
					<name>GPIO_INT_EN</name>
					<description>Interrupt enable register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INT_MASK</name>
					<description>Interrupt mask</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INT_TYPE</name>
					<description>Interrupt type(level/edge) register</description>
					<addressOffset>0x38</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INT_POLARITY</name>
					<description>Interrupt polarity(Active low/high) register</description>
					<addressOffset>0x3C</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INT_STATUS</name>
					<description>Interrupt status</description>
					<addressOffset>0x40</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INT_RAWSTATUS</name>
					<description>Interrupt status without mask</description>
					<addressOffset>0x44</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_DEBOUNCE</name>
					<description>Interrupt signal debounce</description>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_PORTA_EOI</name>
					<description>Clear interrupt</description>
					<addressOffset>0x4c</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_EXT_PORTA</name>
					<description>GPIO IN read or OUT read back</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_EXT_PORTB</name>
					<description>GPIO IN read or OUT read back</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_EXT_PORTC</name>
					<description>GPIO IN read or OUT read back</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>GPIO_INT_SYNC</name>
					<description>Is level-sensitive interrupt being sync sith PCLK</description>
					<addressOffset>0x60</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<!--LOG UART -->
		<peripheral>
			<name>LOG_UART</name>
			<baseAddress>0x40003000</baseAddress>
			<registers>
				<register>
					<name>DLL</name>
					<addressOffset>0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DLM</name>
					<description>upper 8-bits of a 16-bit, Divisor Latch register RW, DLAB=1</description>
					<addressOffset>0x04</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>INTERRUPT_EN</name>
					<description>interrupt enable RW, DLAB=0</description>
					<alternateRegister>DLM</alternateRegister>
					<addressOffset>0x04</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>IER_ERBI</name>
							<description>Received Data Available Interrupt</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IER_ETBEI</name>
							<description>Transmitter FIFO Empty Interrupt</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IER_ELSI</name>
							<description>Receiver Line Status Interrupt</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IER_EDSSI</name>
							<description>Modem Status Interrupt</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>INT_ID</name>
					<addressOffset>0x08</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>IIR_INT_PEND</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IIR_INT_ID</name>
							<bitOffset>1</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>IIR_RESERVED</name>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>IIR_FIFOSE</name>
							<description>FIFOs Enabled 00=disabled 11=enabled</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>FIFO_CTL</name>
					<addressOffset>0x08</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>LINE_CTL</name>
					<addressOffset>0x0c</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>MODEM_CTL</name>
					<description>Controls the interface with the MODEM or data set</description>
					<addressOffset>0x10</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>LINE_STATUS</name>
					<description>Provides status information concerning the data transfer.</description>
					<addressOffset>0x14</addressOffset>
					<access>read-only</access>
				</register>
				<register>
					<name>MODEM_STATUS</name>
					<description>Modem Status Register</description>
					<addressOffset>0x18</addressOffset>
					<access>read-only</access>
				</register>
				<register>
					<name>SCRATCH_PAD</name>
					<description>Scratch Pad Register</description>
					<addressOffset>0x1c</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>STS</name>
					<addressOffset>0x20</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>REV_BUF</name>
					<description>Receiver Buffer Register</description>
					<addressOffset>0x24</addressOffset>
					<access>read-only</access>
				</register>
				<register>
					<name>TRAN_HOLD</name>
					<description>Transmitter Holding Register</description>
					<alternateRegister>REV_BUF</alternateRegister>
					<addressOffset>0x24</addressOffset>
					<access>write-only</access>
				</register>
				<register>
					<name>MISC_CTL</name>
					<addressOffset>0x28</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>DEBUG</name>
					<addressOffset>0x3c</addressOffset>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SPI_flash_controller</name>
			<baseAddress>0x40006000</baseAddress>
			<registers>
				<register>
					<name>SPIC_CTRLR0</name>
					<addressOffset>0x0</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SCPH</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SCPOL</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SHIFT_TMOD</name>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SHIFT_ADDR_CH</name>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SHIFT_DATA_CH</name>
							<bitOffset>18</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SHIFT_CMD_CH</name>
							<bitOffset>20</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>FAST_RD</name>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SHIFT_CK_MTIMES</name>
							<bitOffset>23</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>

				<register>
					<name>SPIC_CTRLR1</name>
					<addressOffset>0x004</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SHIFT_NDF</name>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_SSIENR</name>
					<addressOffset>0x008</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SPIC_EN</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ATCK_CMD</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_MWCR</name>
					<addressOffset>0x00C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_SER</name>
					<addressOffset>0x010</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SER</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_BAUDR</name>
					<addressOffset>0x014</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SHIFT_SCKDV</name>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_TXFTLR</name>
					<addressOffset>0x018</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SHIFT_TFT</name>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_RXFTLR</name>
					<addressOffset>0x01C</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SHIFT_RFT</name>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_TXFLR</name>
					<addressOffset>0x020</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SHIFT_TXFL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_RXFLR</name>
					<addressOffset>0x024</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>SHIFT_RXFL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_SR</name>
					<addressOffset>0x028</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>BUSY</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TFNF</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TFE</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFNE</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFF</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXE</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_IMR</name>
					<addressOffset>0x02C</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>TXEIM</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXOIM</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXUIM</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXOIM</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFIM</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FSEIM</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WBEIM</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BYEIM</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ACEIM</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXSIM</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_ISR</name>
					<addressOffset>0x030</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>TXEIS</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXOIS</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXUIS</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXOIS</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFIS</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FSEIS</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WBEIS</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BYEIS</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ACEIS</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXSIS</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_RISR</name>
					<addressOffset>0x034</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>TXEIR</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TXOIR</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXUIR</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXOIR</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RXFIR</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FSEIR</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WBEIR</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BYEIR</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ACEIR</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_TXOICR</name>
					<addressOffset>0x038</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>TXOICR</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_RXOICR</name>
					<addressOffset>0x03C</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>RXOCIR</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPC_RXUICR</name>
					<addressOffset>0x040</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>RXUICR</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_MSTICR</name>
					<addressOffset>0x044</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>MSTICR</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_ICR</name>
					<addressOffset>0x048</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DMACR</name>
					<addressOffset>0x04C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DMATDLR0</name>
					<addressOffset>0x050</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DMATDLR1</name>
					<addressOffset>0x054</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_IDR</name>
					<addressOffset>0x058</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_VERSION</name>
					<addressOffset>0x05C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR0</name>
					<addressOffset>0x060</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR1</name>
					<addressOffset>0x064</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR2</name>
					<addressOffset>0x068</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR3</name>
					<addressOffset>0x06C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR4</name>
					<addressOffset>0x070</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR5</name>
					<addressOffset>0x074</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR6</name>
					<addressOffset>0x078</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR7</name>
					<addressOffset>0x07C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR8</name>
					<addressOffset>0x080</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR9</name>
					<addressOffset>0x084</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR10</name>
					<addressOffset>0x088</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR11</name>
					<addressOffset>0x08C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR12</name>
					<addressOffset>0x090</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR13</name>
					<addressOffset>0x094</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR14</name>
					<addressOffset>0x098</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR15</name>
					<addressOffset>0x09C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR16</name>
					<addressOffset>0x0A0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR17</name>
					<addressOffset>0x0A4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR18</name>
					<addressOffset>0x0A8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR19</name>
					<addressOffset>0x0AC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR20</name>
					<addressOffset>0x0B0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR21</name>
					<addressOffset>0x0B4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR22</name>
					<addressOffset>0x0B8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR23</name>
					<addressOffset>0x0BC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR24</name>
					<addressOffset>0x0C0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR25</name>
					<addressOffset>0x0C4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR26</name>
					<addressOffset>0x0C8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR27</name>
					<addressOffset>0x0CC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR28</name>
					<addressOffset>0x0D0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR29</name>
					<addressOffset>0x0D4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR30</name>
					<addressOffset>0x0D8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_DR31</name>
					<addressOffset>0x0DC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_READ_FAST_SINGLE</name>
					<addressOffset>0x0E0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_READ_DUAL_DATA</name>
					<addressOffset>0x0E4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_READ_DUAL_ADDR_DATA</name>
					<addressOffset>0x0E8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_READ_QUAD_DATA</name>
					<addressOffset>0x0EC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_READ_QUAD_ADDR_DATA</name>
					<addressOffset>0x0F0</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_WRITE_SIGNLE</name>
					<addressOffset>0x0F4</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_WRITE_DUAL_DATA</name>
					<addressOffset>0x0F8</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_WRITE_DUAL_ADDR_DATA</name>
					<addressOffset>0x0FC</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_WRITE_QUAD_DATA</name>
					<addressOffset>0x100</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_WRITE_QUAD_ADDR_DATA</name>
					<addressOffset>0x104</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_WRITE_ENABLE</name>
					<addressOffset>0x108</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_READ_STATUS</name>
					<addressOffset>0x10C</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_CTRLR2</name>
					<addressOffset>0x110</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_FBAUDR</name>
					<addressOffset>0x114</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>FSCKDV</name>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_ADDR_LENGTH</name>
					<addressOffset>0x118</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>ADDR_PHASE_LENGTH</name>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_AUTO_LENGTH</name>
					<addressOffset>0x11C</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>RD_DUMMY_LENGTH</name>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>AUTO_ADDR__LENGTH</name>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>AUTO_DUM_LEN</name>
							<bitOffset>18</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>CS_H_RD_DUM_LEN</name>
							<bitOffset>26</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CS_H_WR_DUM_LEN</name>
							<bitOffset>28</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_VALID_CMD</name>
					<addressOffset>0x120</addressOffset>
					<access>read-write</access>
				</register>
				<register>
					<name>SPIC_FLASE_SIZE</name>
					<addressOffset>0x124</addressOffset>
					<access>read-write</access>
					<fields>
						<field>
							<name>FLASE_SIZE</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SPIC_FLUSH_FIFO</name>
					<addressOffset>0x128</addressOffset>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>

		<peripheral derivedFrom="LOG_UART">
			<name>UART_0</name>
			<baseAddress>0x40040000</baseAddress>
		</peripheral>
		<!-- <peripheral derivedFrom="LOG_UART"> <name>UART_2</name> <baseAddress>0x40040800</baseAddress> 
			</peripheral> --><!--SSI0-2 -->
		<peripheral>
			<name>SSI0</name>
			<baseAddress>0x40042000</baseAddress>
			<registers>
				<register>
					<name>CTRLR0</name>
					<description>Control Register 0</description>
					<addressOffset>0x00</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>CTRLR0_DFS</name>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>CTRLR0_FRF</name>
							<description>Frame Format</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CTRLR0_SCPH</name>
							<description>Serial Clock Phase</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTRLR0_SCPOL</name>
							<description>Serial Clock Polarity</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTRLR0_TMOD</name>
							<description>Transfer Mode</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CTRLR0_SLV_OE</name>
							<description>Slave Output Enable (slave mode only)</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTRLR0_SRL</name>
							<description>Shift Register Loop</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CTRLR0_CFS</name>
							<description>Control Frame Size</description>
							<bitOffset>12</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CTRLR1</name>
					<addressOffset>0x04</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SSIENR</name>
					<description>SSI Enable Register</description>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>MWCR</name>
					<description>Microwire Control Register</description>
					<addressOffset>0x0C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>MWCR_MWMOD</name>
							<description>Microwire Transfer Mode</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MWCR_MDD</name>
							<description>Microwire Control Register</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MWCR_MHS</name>
							<description>Microwire Handshaking</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SER</name>
					<description>Slave Enable Register</description>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>BAUDR</name>
					<description>SSI Clock Divider</description>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>TXFTLR</name>
					<description>Transmit FIFO Threshold Level</description>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>RXFTLR</name>
					<description>Receive FIFO Threshold Level</description>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>TXFLR</name>
					<description>Transmit FIFO Level Register</description>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<access>read-only</access>
				</register>
				<register>
					<name>RXFLR</name>
					<description>Receive FIFO Level Register</description>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SR</name>
					<description>Status Register</description>
					<addressOffset>0x28</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<fields>
						<field>
							<name>SR_BUSY</name>
							<description>SSI Busy Flag</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SR_TFNF</name>
							<description>Transmit FIFO Not Full</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SR_TFE</name>
							<description>Transmit FIFO Empty</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SR_RFNE</name>
							<description>Receive FIFO Not Empty</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SR_RFF</name>
							<description>Receive FIFO Full</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SSR_TXE</name>
							<description>Transmission Error</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SR_DCOL</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IMR</name>
					<description>Interrupt Mask Register</description>
					<addressOffset>0x2C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>IMR_TXEIM</name>
							<description>Transmit FIFO Empty Interrupt Mask</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IMR_TXOIM</name>
							<description>Transmit FIFO Overflow Interrupt Mask</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IMR_RXUIM</name>
							<description>Receive FIFO Underflow Interrupt Mask</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IMR_RXOIM</name>
							<description>Receive FIFO Overflow Interrupt Mask</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IMR_RXFIM</name>
							<description>Receive FIFO Full Interrupt Mask</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IMR_MSTIM</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR</name>
					<description>Interrupt Status Register</description>
					<addressOffset>0x30</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<fields>
						<field>
							<name>ISR_TXEIS</name>
							<description>Transmit FIFO Empty Interrupt Status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISR_TXOIS</name>
							<description>Transmit FIFO Overflow Interrupt Status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISR_RXUIS</name>
							<description>Receive FIFO Underflow Interrupt Status</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISR_RXOIS</name>
							<description>Receive FIFO Overflow Interrupt Status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISR_RXFIS</name>
							<description>Receive FIFO Full Interrupt Status</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ISR_MSTIS</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>RISR</name>
					<description>Raw Interrupt Status Register</description>
					<addressOffset>0x34</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<fields>
						<field>
							<name>RISR_TXEIR</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RISR_TXOIR</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RISR_RXUIR</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RISR_RXOIR</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RISR_RXFIR</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RISR_MSTIR</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>


					</fields>
				</register>
				<!-- Don't tounch any Interrupt Clear register: read clears interrupt! -->
				<!-- <register> <name>TXOICR</name> <description>Transmit FIFO Overflow 
					Interrupt Clear Register</description> <addressOffset>0x38</addressOffset> 
					<size>32</size> <access>read-only</access> </register> <register> <name>RXOICR</name> 
					<description>Receive FIFO Overflow Interrupt Clear Register</description> 
					<addressOffset>0x3C</addressOffset> <size>32</size> <access>read-only</access> 
					</register> <register> <name>RXUICR</name> <description>Receive FIFO Underflow 
					Interrupt Clear Register</description> <addressOffset>0x40</addressOffset> 
					<access>read-only</access> </register> <register> <name>MSTICR</name> <description>Multi-Master 
					Interrupt Clear Register</description> <addressOffset>0x44</addressOffset> 
					<size>32</size> <access>read-only</access> </register> <register> <name>ICR</name> 
					<description>Interrupt Clear Register</description> <addressOffset>0x48</addressOffset> 
					<size>32</size> <access>read-only</access> </register> -->
				<register>
					<name>DMACR</name>
					<description>DMA Control Register</description>
					<addressOffset>0x4C</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>DMACR_RDMAE</name>
							<description>Receive DMA Enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMACR_TDMAE</name>
							<description>Transmit DMA Enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DMATDLR</name>
					<description>DMA Transmit Data Level</description>
					<addressOffset>0x50</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>DMATDLR_DMATDL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DMARDLR</name>
					<description>DMA Receive Data Level</description>
					<addressOffset>0x54</addressOffset>
					<size>32</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>DMARDLR_DMARDL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IDR</name>
					<description>Identification Register</description>
					<addressOffset>0x58</addressOffset>
					<size>32</size>
					<access>read-only</access>
				</register>
				<register>
					<name>COMP_VERSION</name>
					<description>SSI Component Version</description>
					<addressOffset>0x5C</addressOffset>
					<size>32</size>
					<access>read-only</access>
				</register>
				<!-- Don't tounch FIFO : any access destroys data in FIFO -->
				<!-- <register> <dim>70</dim> <dimIncrement>2</dimIncrement> <dimIndex>0-69</dimIndex> 
					<name>DR[%s]</name> <addressOffset>0x60</addressOffset> <size>0x10</size> 
					<access>read-write</access> </register> -->
				<register>
					<name>RX_SAMPLE_DLY</name>
					<description>RX Sample Delay Register</description>
					<addressOffset>0xF0</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>RSVD_0</name>
					<addressOffset>0xF4</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>RSVD_1</name>
					<addressOffset>0xF8</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>RSVD_2</name>
					<addressOffset>0xFC</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<peripheral derivedFrom="SSI0">
			<name>SSI1</name>
			<baseAddress>0x40042400</baseAddress>
		</peripheral>
		<peripheral derivedFrom="SSI0">
			<name>SSI2</name>
			<baseAddress>0x40042800</baseAddress>
		</peripheral>
		<peripheral>
			<name>SDIO_HOST</name>
			<baseAddress>0x40058000</baseAddress>
			<registers>
				<register>
					<name>SDIO_HOST_SDMA_SYS_ADDR</name>
					<addressOffset>0</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SDIO_HOST_BLK_SIZE</name>
					<addressOffset>0x04</addressOffset>
					<size>16</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SDIO_HOST_BLK_CNT</name>
					<addressOffset>0x06</addressOffset>
					<size>16</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SDIO_HOST_ARG</name>
					<addressOffset>0x08</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SDIO_HOST_XFER_MODE</name>
					<addressOffset>0x0C</addressOffset>
					<size>16</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SDIO_HOST_CMD</name>
					<addressOffset>0x0E</addressOffset>
					<size>16</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SDIO_HOST_RSP0</name>
					<addressOffset>0x10</addressOffset>
					<size>32</size>
					<access>read-only</access>
				</register>
				<register>
					<name>SDIO_HOST_RSP2</name>
					<addressOffset>0x14</addressOffset>
					<size>32</size>
					<access>read-only</access>
				</register>
				<register>
					<name>SDIO_HOST_RSP4</name>
					<addressOffset>0x18</addressOffset>
					<size>32</size>
					<access>read-only</access>
				</register>
				<register>
					<name>SDIO_HOST_RSP6</name>
					<addressOffset>0x1C</addressOffset>
					<size>32</size>
					<access>read-only</access>
				</register>
				<register>
					<name>SDIO_HOST_BUF_DATA_PORT</name>
					<addressOffset>0x20</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SDIO_HOST_PRESENT_STATE</name>
					<addressOffset>0x24</addressOffset>
					<size>32</size>
					<access>read-only</access>
					<fields>
						<field>
							<name>PRES_STATE_CMD_INHIBIT_CMD</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRES_STATE_CMD_INHIBIT_DAT</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRES_STATE_DAT_LINE_ACTIVE</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRES_STATE_WRITE_TRANSFER_ACTIVE</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRES_STATE_READ_TRANSFER_ACTIVE</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRES_STATE_BUFFER_WRITE_ENABLE</name>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRES_STATE_BUFFER_READ_ENABLE</name>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRES_STATE_CARD_INSERTED</name>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRES_STATE_CARD_STATE_STABLE</name>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRES_STATE_CARD_DETECT_LEVEL</name>
							<description>1-Card present (SDCD#=0); 0-No card present (SDCD#=1)</description>
							<bitOffset>18</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PRES_STATE_DAT0_SIGNAL_LEVEL</name>
							<bitOffset>20</bitOffset>
							<bitWidth>4</bitWidth>
						</field>
						<field>
							<name>PRES_STATE_CMD_LINE_SIGNAL_LEVEL</name>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SDIO_HOST_CTRL</name>
					<addressOffset>0x28</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>LED_CTRL</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DATA_TRANSFER_WIDTH</name>
							<description>1-4bit mode; 0-1bit mode</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HIGH_SPEED_ENABLE</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DMA_SELECT</name>
							<description>0-SDMA; 1-Rsrv; 2-32bit ADMA; 3-64bit ADMA</description>
							<bitOffset>3</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CARD_DETECT_TEST_LEVEL</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CARD_DETECT_SEL</name>
							<description>0-CD# is selected; 1-The Card Detect Test Level is selected</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SDIO_HOST_PWR_CTRL</name>
					<addressOffset>0x29</addressOffset>
					<size>8</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SDIO_HOST_BLK_GAP_CTRL</name>
					<addressOffset>0x2A</addressOffset>
					<size>8</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SDIO_HOST_WAKEUP_CTRL</name>
					<addressOffset>0x2B</addressOffset>
					<size>8</size>
					<access>read-write</access>
				</register>
				<register>
					<name>SDIO_HOST_CLK_CTRL</name>
					<addressOffset>0x2C</addressOffset>
					<size>16</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>SDCLK_FREQUENCY_SELECT</name>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>SD_CLOCK_ENABLE</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTERNAL_CLOCK_STABLE</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>INTERNAL_CLOCK_ENABLE</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SDIO_HOST_TIMEOUT_CTRL</name>
					<addressOffset>0x2E</addressOffset>
					<size>8</size>
				</register>
				<register>
					<name>SDIO_HOST_SW_RESET</name>
					<addressOffset>0x2F</addressOffset>
					<size>8</size>
				</register>
				<register>
					<name>SDIO_HOST_NORMAL_INT_STATUS</name>
					<addressOffset>0x30</addressOffset>
					<size>16</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>NOR_STAT_CMD_COMP</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_XFER_COMP</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_BLK_GAP_EVENT</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_DMA_INT</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_BUF_WR_RDY</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_BUF_RD_RDY</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_CARD_INSERT</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_CARD_REMOVAL</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_CARD_INT</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_ERR_INT</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SDIO_HOST_ERROR_INT_STATUS</name>
					<addressOffset>0x32</addressOffset>
					<size>16</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>ERR_CMD_TIMEOUT</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_CMD_CRC</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_CMD_END_BIT</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_CMD_IDX</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_DATA_TIMEOUT</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_DATA_CRC</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_DATA_END_BIT</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_CUR_LIMIT</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_AUTO_CMD12</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_ADMA</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SDIO_HOST_NORMAL_INT_STATUS_EN</name>
					<addressOffset>0x34</addressOffset>
					<size>16</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>NOR_STAT_EN_CMD_COMP</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_EN_XFER_COMP</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_EN_BLK_GAP_EVENT</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_EN_DMA_INT</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_EN_BUF_WR_RDY</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_EN_BUF_RD_RDY</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_EN_CARD_INSERT</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_EN_CARD_REMOVAL</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_STAT_EN_CARD_INT</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FIXED_TO_0</name>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>SDIO_HOST_ERROR_INT_STATUS_EN</name>
					<addressOffset>0x36</addressOffset>
					<size>16</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>ERR_STAT_EN_CMD_TIMEOUT</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_STAT_EN_CMD_CRC</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_STAT_EN_CMD_END_BIT</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_STAT_EN_CMD_IDX</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_STAT_EN_DATA_TIMEOUT</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_STAT_EN_DATA_CRC</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_STAT_EN_DATA_END_BIT</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_STAT_EN_CUR_LIMIT</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_STAT_EN_AUTO_CMD12</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_STAT_EN_ADMA</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SDIO_HOST_NORMAL_INT_SIG_EN</name>
					<addressOffset>0x38</addressOffset>
					<size>16</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>NOR_INT_SIG_EN_CMD_COMP</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_INT_SIG_EN_XFER_COMP</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_INT_SIG_EN_BLK_GAP_EVENT</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_INT_SIG_EN_DMA_INT</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_INT_SIG_EN_BUF_WR_RDY</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_INT_SIG_EN_BUF_RD_RDY</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_INT_SIG_EN_CARD_INSERT</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_INT_SIG_EN_CARD_REMOVAL</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOR_INT_SIG_EN_CARD_INT</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SDIO_HOST_ERROR_INT_SIG_EN</name>
					<addressOffset>0x3A</addressOffset>
					<size>16</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>ERR_INT_SIG_EN_CMD_TIMEOUT</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_INT_SIG_EN_CMD_CRC</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_INT_SIG_EN_CMD_END_BIT</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_INT_SIG_EN_CMD_IDX</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_INT_SIG_EN_DATA_TIMEOUT</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_INT_SIG_EN_DATA_CRC</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_INT_SIG_EN_DATA_END_BIT</name>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_INT_SIG_EN_CUR_LIMIT</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_INT_SIG_EN_AUTO_CMD</name>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERR_INT_SIG_EN_ADMA</name>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>					
					<name>SDIO_HOST_AUTOCMD_ERROR_STAT</name>
					<addressOffset>0x3C</addressOffset>
					<size>16</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>AUTOCMD12_NOT_EXECUTED</name>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCMD_TIMEOUT</name>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCMD_CRC_ERROR</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCMD_END_BIT_ERROR</name>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCMD_INDEX_ERROR</name>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AUTOCMD_RESPONSE_ERROR</name>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CMD_NOT_ISSUED_BY_AUTOCMD12_ERROR</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SDIO_HOST_CAPABILITIES</name>
					<addressOffset>0x40</addressOffset>
					<size>64</size>
					<access>read-only</access>
					<fields>
						<field>
							<name>CAPA_TIMEOUT_CLK</name>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>CAPA_TIMEOUT_CLK_UNIT</name>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAPA_BASE_CLK</name>
							<description>This value indicates the base (maximum) clock frequency for the SD Clock. Unit values are 1MHz.</description>
							<bitOffset>8</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>CAPA_MAX_BLOCK_LENGTH</name>
							<description>This value indicates the maximum block size that the Host Driver can read and write to the buffer in the Host Controller.</description>
							<bitOffset>16</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>CAPA_ADMA2_SUPPORT</name>
							<bitOffset>19</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAPA_HIGH_SPEED_SUPPORT</name>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAPA_SDMA_SUPPORT</name>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAPA_SUSPEND_SUPPORT</name>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAPA_VOLT_SUPPORT_33V</name>
							<bitOffset>24</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAPA_VOLT_SUPPORT_30V</name>
							<bitOffset>25</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAPA_VOLT_SUPPORT_18V</name>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CAPA_64BIT_SUPPORT</name>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SDIO_HOST_CURRENT_CAPABILITIES</name>
					<addressOffset>0x48</addressOffset>
					<size>32</size>
				</register>
				<register>					
					<name>SDIO_HOST_ADMA2_ERR_STATUS</name>
					<addressOffset>0x54</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<fields>
						<field>
							<name>ADMA_ERR_STATE</name>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>ADMA_LENGTH_MISMATCH</name>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>SDIO_HOST_ADMA_SYS_ADDR</name>
					<addressOffset>0x58</addressOffset>
					<size>64</size>
				</register>
				<register>
					<name>SDIO_HOST_SLOT_INT_STATUS</name>
					<addressOffset>0xfc</addressOffset>
					<size>16</size>
				</register>
				<register>
					<name>SDIO_HOST_COTROLLER_VERSION</name>
					<addressOffset>0xfe</addressOffset>
					<size>16</size>
				</register>
				<register>
					<name>VENDOR_EXT_CARD_DETECT</name>
					<addressOffset>0x1000</addressOffset>
					<size>32</size>
					<access>read-write</access>
				</register>
			</registers>
		</peripheral>
		<!--Timer Control -->
		<peripheral>
			<name>Timer</name>
			<baseAddress>0x40002000</baseAddress>
		</peripheral>

		<!-- NVIC <peripheral> <name>NVIC</name> <description>Nested Vectored Interrupt 
			Controller</description> <groupName>NVIC</groupName> <baseAddress>0xE000E000</baseAddress> 
			<addressBlock> <offset>0x0</offset> <size>0x1001</size> <usage>registers</usage> 
			</addressBlock> <addressBlock> <offset>0x1001</offset> <size>0xFFFFF3FF</size> 
			<usage>reserved</usage> </addressBlock> <registers> <register> <name>ICTR</name> 
			<displayName>ICTR</displayName> <description>Interrupt Controller Type Register</description> 
			<addressOffset>0x4</addressOffset> <size>0x20</size> <access>read-only</access> 
			<resetValue>0x00000000</resetValue> <fields> <field> <name>INTLINESNUM</name> 
			<description>Total number of interrupt lines in groups</description> <bitOffset>0</bitOffset> 
			<bitWidth>4</bitWidth> </field> </fields> </register> <register> <name>STIR</name> 
			<displayName>STIR</displayName> <description>Software Triggered Interrupt 
			Register</description> <addressOffset>0xF00</addressOffset> <size>0x20</size> 
			<access>write-only</access> <resetValue>0x00000000</resetValue> <fields> 
			<field> <name>INTID</name> <description>interrupt to be triggered</description> 
			<bitOffset>0</bitOffset> <bitWidth>9</bitWidth> </field> </fields> </register> 
			<register> <name>ISER0</name> <displayName>ISER0</displayName> <description>Interrupt 
			Set-Enable Register</description> <addressOffset>0x100</addressOffset> <size>0x20</size> 
			<access>read-write</access> <resetValue>0x00000000</resetValue> <fields> 
			<field> <name>SETENA</name> <description>SETENA</description> <bitOffset>0</bitOffset> 
			<bitWidth>32</bitWidth> </field> </fields> </register> <register> <name>ISER1</name> 
			<displayName>ISER1</displayName> <description>Interrupt Set-Enable Register</description> 
			<addressOffset>0x104</addressOffset> <size>0x20</size> <access>read-write</access> 
			<resetValue>0x00000000</resetValue> <fields> <field> <name>SETENA</name> 
			<description>SETENA</description> <bitOffset>0</bitOffset> <bitWidth>32</bitWidth> 
			</field> </fields> </register> <register> <name>ISER2</name> <displayName>ISER2</displayName> 
			<description>Interrupt Set-Enable Register</description> <addressOffset>0x108</addressOffset> 
			<size>0x20</size> <access>read-write</access> <resetValue>0x00000000</resetValue> 
			<fields> <field> <name>SETENA</name> <description>SETENA</description> <bitOffset>0</bitOffset> 
			<bitWidth>32</bitWidth> </field> </fields> </register> <register> <name>ICER0</name> 
			<displayName>ICER0</displayName> <description>Interrupt Clear-Enable Register</description> 
			<addressOffset>0x180</addressOffset> <size>0x20</size> <access>read-write</access> 
			<resetValue>0x00000000</resetValue> <fields> <field> <name>CLRENA</name> 
			<description>CLRENA</description> <bitOffset>0</bitOffset> <bitWidth>32</bitWidth> 
			</field> </fields> </register> <register> <name>ICER1</name> <displayName>ICER1</displayName> 
			<description>Interrupt Clear-Enable Register</description> <addressOffset>0x184</addressOffset> 
			<size>0x20</size> <access>read-write</access> <resetValue>0x00000000</resetValue> 
			<fields> <field> <name>CLRENA</name> <description>CLRENA</description> <bitOffset>0</bitOffset> 
			<bitWidth>32</bitWidth> </field> </fields> </register> <register> <name>ICER2</name> 
			<displayName>ICER2</displayName> <description>Interrupt Clear-Enable Register</description> 
			<addressOffset>0x188</addressOffset> <size>0x20</size> <access>read-write</access> 
			<resetValue>0x00000000</resetValue> <fields> <field> <name>CLRENA</name> 
			<description>CLRENA</description> <bitOffset>0</bitOffset> <bitWidth>32</bitWidth> 
			</field> </fields> </register> <register> <name>ISPR0</name> <displayName>ISPR0</displayName> 
			<description>Interrupt Set-Pending Register</description> <addressOffset>0x200</addressOffset> 
			<size>0x20</size> <access>read-write</access> <resetValue>0x00000000</resetValue> 
			<fields> <field> <name>SETPEND</name> <description>SETPEND</description> 
			<bitOffset>0</bitOffset> <bitWidth>32</bitWidth> </field> </fields> </register> 
			<register> <name>ISPR1</name> <displayName>ISPR1</displayName> <description>Interrupt 
			Set-Pending Register</description> <addressOffset>0x204</addressOffset> <size>0x20</size> 
			<access>read-write</access> <resetValue>0x00000000</resetValue> <fields> 
			<field> <name>SETPEND</name> <description>SETPEND</description> <bitOffset>0</bitOffset> 
			<bitWidth>32</bitWidth> </field> </fields> </register> <register> <name>ISPR2</name> 
			<displayName>ISPR2</displayName> <description>Interrupt Set-Pending Register</description> 
			<addressOffset>0x208</addressOffset> <size>0x20</size> <access>read-write</access> 
			<resetValue>0x00000000</resetValue> <fields> <field> <name>SETPEND</name> 
			<description>SETPEND</description> <bitOffset>0</bitOffset> <bitWidth>32</bitWidth> 
			</field> </fields> </register> <register> <name>ICPR0</name> <displayName>ICPR0</displayName> 
			<description>Interrupt Clear-Pending Register</description> <addressOffset>0x280</addressOffset> 
			<size>0x20</size> <access>read-write</access> <resetValue>0x00000000</resetValue> 
			<fields> <field> <name>CLRPEND</name> <description>CLRPEND</description> 
			<bitOffset>0</bitOffset> <bitWidth>32</bitWidth> </field> </fields> </register> 
			<register> <name>ICPR1</name> <displayName>ICPR1</displayName> <description>Interrupt 
			Clear-Pending Register</description> <addressOffset>0x284</addressOffset> 
			<size>0x20</size> <access>read-write</access> <resetValue>0x00000000</resetValue> 
			<fields> <field> <name>CLRPEND</name> <description>CLRPEND</description> 
			<bitOffset>0</bitOffset> <bitWidth>32</bitWidth> </field> </fields> </register> 
			<register> <name>ICPR2</name> <displayName>ICPR2</displayName> <description>Interrupt 
			Clear-Pending Register</description> <addressOffset>0x288</addressOffset> 
			<size>0x20</size> <access>read-write</access> <resetValue>0x00000000</resetValue> 
			<fields> <field> <name>CLRPEND</name> <description>CLRPEND</description> 
			<bitOffset>0</bitOffset> <bitWidth>32</bitWidth> </field> </fields> </register> 
			<register> <name>IABR0</name> <displayName>IABR0</displayName> <description>Interrupt 
			Active Bit Register</description> <addressOffset>0x300</addressOffset> <size>0x20</size> 
			<access>read-only</access> <resetValue>0x00000000</resetValue> <fields> <field> 
			<name>ACTIVE</name> <description>ACTIVE</description> <bitOffset>0</bitOffset> 
			<bitWidth>32</bitWidth> </field> </fields> </register> <register> <name>IABR1</name> 
			<displayName>IABR1</displayName> <description>Interrupt Active Bit Register</description> 
			<addressOffset>0x304</addressOffset> <size>0x20</size> <access>read-only</access> 
			<resetValue>0x00000000</resetValue> <fields> <field> <name>ACTIVE</name> 
			<description>ACTIVE</description> <bitOffset>0</bitOffset> <bitWidth>32</bitWidth> 
			</field> </fields> </register> <register> <name>IABR2</name> <displayName>IABR2</displayName> 
			<description>Interrupt Active Bit Register</description> <addressOffset>0x308</addressOffset> 
			<size>0x20</size> <access>read-only</access> <resetValue>0x00000000</resetValue> 
			<fields> <field> <name>ACTIVE</name> <description>ACTIVE</description> <bitOffset>0</bitOffset> 
			<bitWidth>32</bitWidth> </field> </fields> </register> <register> <name>IPR0</name> 
			<displayName>IPR0</displayName> <description>Interrupt Priority Register</description> 
			<addressOffset>0x400</addressOffset> <size>0x20</size> <access>read-write</access> 
			<resetValue>0x00000000</resetValue> <fields> <field> <name>IPR_N0</name> 
			<description>IPR_N0</description> <bitOffset>0</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N1</name> <description>IPR_N1</description> <bitOffset>8</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> <description>IPR_N2</description> 
			<bitOffset>16</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N3</name> 
			<description>IPR_N3</description> <bitOffset>24</bitOffset> <bitWidth>8</bitWidth> 
			</field> </fields> </register> <register> <name>IPR1</name> <displayName>IPR1</displayName> 
			<description>Interrupt Priority Register</description> <addressOffset>0x404</addressOffset> 
			<size>0x20</size> <access>read-write</access> <resetValue>0x00000000</resetValue> 
			<fields> <field> <name>IPR_N0</name> <description>IPR_N0</description> <bitOffset>0</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N1</name> <description>IPR_N1</description> 
			<bitOffset>8</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> 
			<description>IPR_N2</description> <bitOffset>16</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N3</name> <description>IPR_N3</description> <bitOffset>24</bitOffset> 
			<bitWidth>8</bitWidth> </field> </fields> </register> <register> <name>IPR2</name> 
			<displayName>IPR2</displayName> <description>Interrupt Priority Register</description> 
			<addressOffset>0x408</addressOffset> <size>0x20</size> <access>read-write</access> 
			<resetValue>0x00000000</resetValue> <fields> <field> <name>IPR_N0</name> 
			<description>IPR_N0</description> <bitOffset>0</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N1</name> <description>IPR_N1</description> <bitOffset>8</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> <description>IPR_N2</description> 
			<bitOffset>16</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N3</name> 
			<description>IPR_N3</description> <bitOffset>24</bitOffset> <bitWidth>8</bitWidth> 
			</field> </fields> </register> <register> <name>IPR3</name> <displayName>IPR3</displayName> 
			<description>Interrupt Priority Register</description> <addressOffset>0x40C</addressOffset> 
			<size>0x20</size> <access>read-write</access> <resetValue>0x00000000</resetValue> 
			<fields> <field> <name>IPR_N0</name> <description>IPR_N0</description> <bitOffset>0</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N1</name> <description>IPR_N1</description> 
			<bitOffset>8</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> 
			<description>IPR_N2</description> <bitOffset>16</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N3</name> <description>IPR_N3</description> <bitOffset>24</bitOffset> 
			<bitWidth>8</bitWidth> </field> </fields> </register> <register> <name>IPR4</name> 
			<displayName>IPR4</displayName> <description>Interrupt Priority Register</description> 
			<addressOffset>0x410</addressOffset> <size>0x20</size> <access>read-write</access> 
			<resetValue>0x00000000</resetValue> <fields> <field> <name>IPR_N0</name> 
			<description>IPR_N0</description> <bitOffset>0</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N1</name> <description>IPR_N1</description> <bitOffset>8</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> <description>IPR_N2</description> 
			<bitOffset>16</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N3</name> 
			<description>IPR_N3</description> <bitOffset>24</bitOffset> <bitWidth>8</bitWidth> 
			</field> </fields> </register> <register> <name>IPR5</name> <displayName>IPR5</displayName> 
			<description>Interrupt Priority Register</description> <addressOffset>0x414</addressOffset> 
			<size>0x20</size> <access>read-write</access> <resetValue>0x00000000</resetValue> 
			<fields> <field> <name>IPR_N0</name> <description>IPR_N0</description> <bitOffset>0</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N1</name> <description>IPR_N1</description> 
			<bitOffset>8</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> 
			<description>IPR_N2</description> <bitOffset>16</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N3</name> <description>IPR_N3</description> <bitOffset>24</bitOffset> 
			<bitWidth>8</bitWidth> </field> </fields> </register> <register> <name>IPR6</name> 
			<displayName>IPR6</displayName> <description>Interrupt Priority Register</description> 
			<addressOffset>0x418</addressOffset> <size>0x20</size> <access>read-write</access> 
			<resetValue>0x00000000</resetValue> <fields> <field> <name>IPR_N0</name> 
			<description>IPR_N0</description> <bitOffset>0</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N1</name> <description>IPR_N1</description> <bitOffset>8</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> <description>IPR_N2</description> 
			<bitOffset>16</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N3</name> 
			<description>IPR_N3</description> <bitOffset>24</bitOffset> <bitWidth>8</bitWidth> 
			</field> </fields> </register> <register> <name>IPR7</name> <displayName>IPR7</displayName> 
			<description>Interrupt Priority Register</description> <addressOffset>0x41C</addressOffset> 
			<size>0x20</size> <access>read-write</access> <resetValue>0x00000000</resetValue> 
			<fields> <field> <name>IPR_N0</name> <description>IPR_N0</description> <bitOffset>0</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N1</name> <description>IPR_N1</description> 
			<bitOffset>8</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> 
			<description>IPR_N2</description> <bitOffset>16</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N3</name> <description>IPR_N3</description> <bitOffset>24</bitOffset> 
			<bitWidth>8</bitWidth> </field> </fields> </register> <register> <name>IPR8</name> 
			<displayName>IPR8</displayName> <description>Interrupt Priority Register</description> 
			<addressOffset>0x420</addressOffset> <size>0x20</size> <access>read-write</access> 
			<resetValue>0x00000000</resetValue> <fields> <field> <name>IPR_N0</name> 
			<description>IPR_N0</description> <bitOffset>0</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N1</name> <description>IPR_N1</description> <bitOffset>8</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> <description>IPR_N2</description> 
			<bitOffset>16</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N3</name> 
			<description>IPR_N3</description> <bitOffset>24</bitOffset> <bitWidth>8</bitWidth> 
			</field> </fields> </register> <register> <name>IPR9</name> <displayName>IPR9</displayName> 
			<description>Interrupt Priority Register</description> <addressOffset>0x424</addressOffset> 
			<size>0x20</size> <access>read-write</access> <resetValue>0x00000000</resetValue> 
			<fields> <field> <name>IPR_N0</name> <description>IPR_N0</description> <bitOffset>0</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N1</name> <description>IPR_N1</description> 
			<bitOffset>8</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> 
			<description>IPR_N2</description> <bitOffset>16</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N3</name> <description>IPR_N3</description> <bitOffset>24</bitOffset> 
			<bitWidth>8</bitWidth> </field> </fields> </register> <register> <name>IPR10</name> 
			<displayName>IPR10</displayName> <description>Interrupt Priority Register</description> 
			<addressOffset>0x428</addressOffset> <size>0x20</size> <access>read-write</access> 
			<resetValue>0x00000000</resetValue> <fields> <field> <name>IPR_N0</name> 
			<description>IPR_N0</description> <bitOffset>0</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N1</name> <description>IPR_N1</description> <bitOffset>8</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> <description>IPR_N2</description> 
			<bitOffset>16</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N3</name> 
			<description>IPR_N3</description> <bitOffset>24</bitOffset> <bitWidth>8</bitWidth> 
			</field> </fields> </register> <register> <name>IPR11</name> <displayName>IPR11</displayName> 
			<description>Interrupt Priority Register</description> <addressOffset>0x42C</addressOffset> 
			<size>0x20</size> <access>read-write</access> <resetValue>0x00000000</resetValue> 
			<fields> <field> <name>IPR_N0</name> <description>IPR_N0</description> <bitOffset>0</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N1</name> <description>IPR_N1</description> 
			<bitOffset>8</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> 
			<description>IPR_N2</description> <bitOffset>16</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N3</name> <description>IPR_N3</description> <bitOffset>24</bitOffset> 
			<bitWidth>8</bitWidth> </field> </fields> </register> <register> <name>IPR12</name> 
			<displayName>IPR12</displayName> <description>Interrupt Priority Register</description> 
			<addressOffset>0x430</addressOffset> <size>0x20</size> <access>read-write</access> 
			<resetValue>0x00000000</resetValue> <fields> <field> <name>IPR_N0</name> 
			<description>IPR_N0</description> <bitOffset>0</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N1</name> <description>IPR_N1</description> <bitOffset>8</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> <description>IPR_N2</description> 
			<bitOffset>16</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N3</name> 
			<description>IPR_N3</description> <bitOffset>24</bitOffset> <bitWidth>8</bitWidth> 
			</field> </fields> </register> <register> <name>IPR13</name> <displayName>IPR13</displayName> 
			<description>Interrupt Priority Register</description> <addressOffset>0x434</addressOffset> 
			<size>0x20</size> <access>read-write</access> <resetValue>0x00000000</resetValue> 
			<fields> <field> <name>IPR_N0</name> <description>IPR_N0</description> <bitOffset>0</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N1</name> <description>IPR_N1</description> 
			<bitOffset>8</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> 
			<description>IPR_N2</description> <bitOffset>16</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N3</name> <description>IPR_N3</description> <bitOffset>24</bitOffset> 
			<bitWidth>8</bitWidth> </field> </fields> </register> <register> <name>IPR14</name> 
			<displayName>IPR14</displayName> <description>Interrupt Priority Register</description> 
			<addressOffset>0x438</addressOffset> <size>0x20</size> <access>read-write</access> 
			<resetValue>0x00000000</resetValue> <fields> <field> <name>IPR_N0</name> 
			<description>IPR_N0</description> <bitOffset>0</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N1</name> <description>IPR_N1</description> <bitOffset>8</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> <description>IPR_N2</description> 
			<bitOffset>16</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N3</name> 
			<description>IPR_N3</description> <bitOffset>24</bitOffset> <bitWidth>8</bitWidth> 
			</field> </fields> </register> <register> <name>IPR15</name> <displayName>IPR15</displayName> 
			<description>Interrupt Priority Register</description> <addressOffset>0x43C</addressOffset> 
			<size>0x20</size> <access>read-write</access> <resetValue>0x00000000</resetValue> 
			<fields> <field> <name>IPR_N0</name> <description>IPR_N0</description> <bitOffset>0</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N1</name> <description>IPR_N1</description> 
			<bitOffset>8</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> 
			<description>IPR_N2</description> <bitOffset>16</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N3</name> <description>IPR_N3</description> <bitOffset>24</bitOffset> 
			<bitWidth>8</bitWidth> </field> </fields> </register> <register> <name>IPR16</name> 
			<displayName>IPR16</displayName> <description>Interrupt Priority Register</description> 
			<addressOffset>0x440</addressOffset> <size>0x20</size> <access>read-write</access> 
			<resetValue>0x00000000</resetValue> <fields> <field> <name>IPR_N0</name> 
			<description>IPR_N0</description> <bitOffset>0</bitOffset> <bitWidth>8</bitWidth> 
			</field> <field> <name>IPR_N1</name> <description>IPR_N1</description> <bitOffset>8</bitOffset> 
			<bitWidth>8</bitWidth> </field> <field> <name>IPR_N2</name> <description>IPR_N2</description> 
			<bitOffset>16</bitOffset> <bitWidth>8</bitWidth> </field> <field> <name>IPR_N3</name> 
			<description>IPR_N3</description> <bitOffset>24</bitOffset> <bitWidth>8</bitWidth> 
			</field> </fields> </register> </registers> </peripheral> -->
	</peripherals>
</device>
