$date
	Thu May 09 07:13:03 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_prioencoder $end
$var wire 3 ! out [2:0] $end
$var integer 32 " i [31:0] $end
$var reg 8 # in [7:0] $end
$scope module prioencoder $end
$var wire 8 $ in [7:0] $end
$var integer 32 % i [31:0] $end
$var reg 3 & out [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b1000 %
b1 $
b1 #
b0 "
b0 !
$end
#10
b1 &
b1 !
b1000 %
b10 #
b10 $
b1 "
#20
b1000 %
b10 &
b10 !
b100 #
b100 $
b10 "
#30
b1000 %
b11 &
b11 !
b1000 #
b1000 $
b11 "
#40
b1000 %
b100 &
b100 !
b10000 #
b10000 $
b100 "
#50
b1000 %
b101 &
b101 !
b100000 #
b100000 $
b101 "
#60
b1000 %
b110 &
b110 !
b1000000 #
b1000000 $
b110 "
#70
b1000 %
b111 &
b111 !
b10000000 #
b10000000 $
b111 "
#80
b1000 "
#90
b1000 %
b11 &
b11 !
b1101 #
b1101 $
