--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system1.twx
system1.ncd system1.pcf

Design file:              system1.ncd
Physical constraint file: system1.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock plb_v46_0_PLB_Clk_pin
---------------------+------------+------------+---------------------------+--------+
                     |Max Setup to|Max Hold to |                           | Clock  |
Source               | clk (edge) | clk (edge) |Internal Clock(s)          | Phase  |
---------------------+------------+------------+---------------------------+--------+
plb_v46_0_SYS_Rst_pin|    3.651(R)|   -0.268(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
xps_uartlite_0_RX_pin|    3.342(R)|   -1.221(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
---------------------+------------+------------+---------------------------+--------+

Clock plb_v46_0_PLB_Clk_pin to Pad
--------------------------+------------+---------------------------+--------+
                          | clk (edge) |                           | Clock  |
Destination               |   to PAD   |Internal Clock(s)          | Phase  |
--------------------------+------------+---------------------------+--------+
coprocesador_0_leds_pin<0>|   10.499(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
coprocesador_0_leds_pin<1>|   10.758(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
coprocesador_0_leds_pin<2>|   10.834(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
coprocesador_0_leds_pin<3>|   11.091(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
coprocesador_0_leds_pin<4>|   12.028(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
coprocesador_0_leds_pin<5>|   11.910(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
coprocesador_0_leds_pin<6>|   11.160(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
coprocesador_0_leds_pin<7>|   10.950(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
xps_uartlite_0_TX_pin     |    6.523(R)|plb_v46_0_PLB_Clk_pin_BUFGP|   0.000|
--------------------------+------------+---------------------------+--------+

Clock to Setup on destination clock plb_v46_0_PLB_Clk_pin
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
plb_v46_0_PLB_Clk_pin|    9.712|         |         |         |
---------------------+---------+---------+---------+---------+

Pad to Pad
------------------------------+--------------------------+---------+
Source Pad                    |Destination Pad           |  Delay  |
------------------------------+--------------------------+---------+
coprocesador_0_switches_pin<0>|coprocesador_0_leds_pin<0>|   13.400|
coprocesador_0_switches_pin<0>|coprocesador_0_leds_pin<1>|   13.538|
coprocesador_0_switches_pin<0>|coprocesador_0_leds_pin<2>|   13.379|
coprocesador_0_switches_pin<0>|coprocesador_0_leds_pin<3>|   13.027|
coprocesador_0_switches_pin<0>|coprocesador_0_leds_pin<4>|   13.352|
coprocesador_0_switches_pin<0>|coprocesador_0_leds_pin<5>|   12.306|
coprocesador_0_switches_pin<0>|coprocesador_0_leds_pin<6>|   11.260|
coprocesador_0_switches_pin<0>|coprocesador_0_leds_pin<7>|   11.502|
coprocesador_0_switches_pin<1>|coprocesador_0_leds_pin<0>|    9.671|
coprocesador_0_switches_pin<1>|coprocesador_0_leds_pin<1>|   10.323|
coprocesador_0_switches_pin<1>|coprocesador_0_leds_pin<2>|    9.453|
coprocesador_0_switches_pin<1>|coprocesador_0_leds_pin<3>|    9.827|
coprocesador_0_switches_pin<1>|coprocesador_0_leds_pin<4>|   12.173|
coprocesador_0_switches_pin<1>|coprocesador_0_leds_pin<5>|   11.717|
coprocesador_0_switches_pin<1>|coprocesador_0_leds_pin<6>|   10.976|
coprocesador_0_switches_pin<1>|coprocesador_0_leds_pin<7>|   10.382|
coprocesador_0_switches_pin<2>|coprocesador_0_leds_pin<0>|   11.058|
coprocesador_0_switches_pin<2>|coprocesador_0_leds_pin<1>|   11.945|
coprocesador_0_switches_pin<2>|coprocesador_0_leds_pin<2>|   11.041|
coprocesador_0_switches_pin<2>|coprocesador_0_leds_pin<3>|   11.601|
coprocesador_0_switches_pin<2>|coprocesador_0_leds_pin<4>|   13.531|
coprocesador_0_switches_pin<2>|coprocesador_0_leds_pin<5>|   13.021|
coprocesador_0_switches_pin<2>|coprocesador_0_leds_pin<6>|   11.742|
coprocesador_0_switches_pin<2>|coprocesador_0_leds_pin<7>|   11.453|
coprocesador_0_switches_pin<3>|coprocesador_0_leds_pin<0>|   11.353|
coprocesador_0_switches_pin<3>|coprocesador_0_leds_pin<1>|   12.240|
coprocesador_0_switches_pin<3>|coprocesador_0_leds_pin<2>|   11.336|
coprocesador_0_switches_pin<3>|coprocesador_0_leds_pin<3>|   11.896|
coprocesador_0_switches_pin<3>|coprocesador_0_leds_pin<4>|   13.826|
coprocesador_0_switches_pin<3>|coprocesador_0_leds_pin<5>|   13.316|
coprocesador_0_switches_pin<3>|coprocesador_0_leds_pin<6>|   12.037|
coprocesador_0_switches_pin<3>|coprocesador_0_leds_pin<7>|   11.748|
------------------------------+--------------------------+---------+


Analysis completed Wed Nov 18 16:47:39 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4543 MB



