Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Apr 14 13:33:13 2022
| Host         : DESKTOP-H1KDTUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (13088)
8. checking generated_clocks (0)
9. checking loops (41)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 25 register/latch pins with no clock driven by root clock pin: i_spi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (13088)
----------------------------------
 There are 13088 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (41)
----------------------
 There are 41 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.611       -1.611                      1                29904        0.008        0.000                      0                29888        3.000        0.000                       0                 13096  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
i_clk_100mhz               {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0    {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0     {0.000 92.574}       185.149         5.401           
sys_clk_pin                {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  o_clk_25mhz_clk_wiz_0_1  {0.000 19.802}       39.604          25.250          
  o_clk_5mhz_clk_wiz_0_1   {0.000 92.574}       185.149         5.401           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_100mhz                                                                                                                                                                 3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                        17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0         15.986        0.000                      0                18542        0.181        0.000                      0                18542       18.822        0.000                       0                  9323  
  o_clk_5mhz_clk_wiz_0          28.542        0.000                      0                10782        0.008        0.000                      0                10782       28.211        0.000                       0                  3769  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                      17.845        0.000                       0                     3  
  o_clk_25mhz_clk_wiz_0_1       15.992        0.000                      0                18542        0.181        0.000                      0                18542       18.822        0.000                       0                  9323  
  o_clk_5mhz_clk_wiz_0_1        28.551        0.000                      0                10782        0.017        0.000                      0                10782       28.211        0.000                       0                  3769  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0        183.508        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         15.986        0.000                      0                18542        0.043        0.000                      0                18542  
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0        183.508        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0          -1.611       -1.611                      1                    9        0.153        0.000                      0                    1  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0          -1.611       -1.611                      1                    9        0.153        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          28.542        0.000                      0                10782        0.008        0.000                      0                10782  
o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       15.986        0.000                      0                18542        0.043        0.000                      0                18542  
o_clk_5mhz_clk_wiz_0     o_clk_25mhz_clk_wiz_0_1      183.508        0.000                      0                    8                                                                        
o_clk_5mhz_clk_wiz_0_1   o_clk_25mhz_clk_wiz_0_1      183.508        0.000                      0                    8                                                                        
o_clk_25mhz_clk_wiz_0    o_clk_5mhz_clk_wiz_0_1        -1.602       -1.602                      1                    9        0.162        0.000                      0                    1  
o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        28.542        0.000                      0                10782        0.008        0.000                      0                10782  
o_clk_25mhz_clk_wiz_0_1  o_clk_5mhz_clk_wiz_0_1        -1.602       -1.602                      1                    9        0.162        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0         35.493        0.000                      0                   60        0.687        0.000                      0                   60  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0         35.493        0.000                      0                   60        0.549        0.000                      0                   60  
**async_default**        o_clk_25mhz_clk_wiz_0    o_clk_25mhz_clk_wiz_0_1       35.493        0.000                      0                   60        0.549        0.000                      0                   60  
**async_default**        o_clk_25mhz_clk_wiz_0_1  o_clk_25mhz_clk_wiz_0_1       35.498        0.000                      0                   60        0.687        0.000                      0                   60  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0          81.629        0.000                      0                  503        3.040        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0          81.629        0.000                      0                  503        2.857        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0     o_clk_5mhz_clk_wiz_0_1        81.629        0.000                      0                  503        2.857        0.000                      0                  503  
**async_default**        o_clk_5mhz_clk_wiz_0_1   o_clk_5mhz_clk_wiz_0_1        81.637        0.000                      0                  503        3.040        0.000                      0                  503  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_100mhz
  To Clock:  i_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.986ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[191][15]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.209ns  (logic 2.702ns (11.642%)  route 20.507ns (88.358%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.096 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=359, routed)        16.267    17.856    debuggerTop/video_fifo/w_fifo_pixel_x[5]
    SLICE_X48Y132        LUT5 (Prop_lut5_I1_O)        0.124    17.980 r  debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2/O
                         net (fo=2, routed)           0.674    18.654    debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2_n_2
    SLICE_X48Y132        LUT3 (Prop_lut3_I1_O)        0.124    18.778 r  debuggerTop/video_fifo/r_linebuffer0[191][23]_i_1/O
                         net (fo=12, routed)          3.566    22.343    debuggerTop/video_output/r_linebuffer0_reg[191][4]_0[0]
    SLICE_X63Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.512    38.096    debuggerTop/video_output/o_clk_25mhz
    SLICE_X63Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][15]/C
                         clock pessimism              0.576    38.672    
                         clock uncertainty           -0.138    38.534    
    SLICE_X63Y98         FDCE (Setup_fdce_C_CE)      -0.205    38.329    debuggerTop/video_output/r_linebuffer0_reg[191][15]
  -------------------------------------------------------------------
                         required time                         38.329    
                         arrival time                         -22.343    
  -------------------------------------------------------------------
                         slack                                 15.986    

Slack (MET) :             16.328ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[191][7]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.847ns  (logic 2.702ns (11.826%)  route 20.145ns (88.174%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=359, routed)        16.267    17.856    debuggerTop/video_fifo/w_fifo_pixel_x[5]
    SLICE_X48Y132        LUT5 (Prop_lut5_I1_O)        0.124    17.980 r  debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2/O
                         net (fo=2, routed)           0.674    18.654    debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2_n_2
    SLICE_X48Y132        LUT3 (Prop_lut3_I1_O)        0.124    18.778 r  debuggerTop/video_fifo/r_linebuffer0[191][23]_i_1/O
                         net (fo=12, routed)          3.204    21.982    debuggerTop/video_output/r_linebuffer0_reg[191][4]_0[0]
    SLICE_X59Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.510    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][7]/C
                         clock pessimism              0.559    38.653    
                         clock uncertainty           -0.138    38.515    
    SLICE_X59Y97         FDCE (Setup_fdce_C_CE)      -0.205    38.310    debuggerTop/video_output/r_linebuffer0_reg[191][7]
  -------------------------------------------------------------------
                         required time                         38.310    
                         arrival time                         -21.982    
  -------------------------------------------------------------------
                         slack                                 16.328    

Slack (MET) :             16.392ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[59][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.827ns  (logic 2.454ns (10.751%)  route 20.373ns (89.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.373    21.962    debuggerTop/video_output/D[0]
    SLICE_X15Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][4]/C
                         clock pessimism              0.480    38.573    
                         clock uncertainty           -0.138    38.435    
    SLICE_X15Y101        FDCE (Setup_fdce_C_D)       -0.081    38.354    debuggerTop/video_output/r_linebuffer2_reg[59][4]
  -------------------------------------------------------------------
                         required time                         38.354    
                         arrival time                         -21.962    
  -------------------------------------------------------------------
                         slack                                 16.392    

Slack (MET) :             16.476ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[191][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.698ns  (logic 2.702ns (11.904%)  route 19.996ns (88.096%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.093 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=359, routed)        16.267    17.856    debuggerTop/video_fifo/w_fifo_pixel_x[5]
    SLICE_X48Y132        LUT5 (Prop_lut5_I1_O)        0.124    17.980 r  debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2/O
                         net (fo=2, routed)           0.674    18.654    debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2_n_2
    SLICE_X48Y132        LUT3 (Prop_lut3_I1_O)        0.124    18.778 r  debuggerTop/video_fifo/r_linebuffer0[191][23]_i_1/O
                         net (fo=12, routed)          3.055    21.833    debuggerTop/video_output/r_linebuffer0_reg[191][4]_0[0]
    SLICE_X61Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.509    38.093    debuggerTop/video_output/o_clk_25mhz
    SLICE_X61Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][12]/C
                         clock pessimism              0.559    38.652    
                         clock uncertainty           -0.138    38.514    
    SLICE_X61Y96         FDCE (Setup_fdce_C_CE)      -0.205    38.309    debuggerTop/video_output/r_linebuffer0_reg[191][12]
  -------------------------------------------------------------------
                         required time                         38.309    
                         arrival time                         -21.833    
  -------------------------------------------------------------------
                         slack                                 16.476    

Slack (MET) :             16.482ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[253][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.772ns  (logic 2.454ns (10.776%)  route 20.318ns (89.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.318    21.907    debuggerTop/video_output/D[0]
    SLICE_X58Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[253][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X58Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[253][4]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y104        FDCE (Setup_fdce_C_D)       -0.030    38.389    debuggerTop/video_output/r_linebuffer0_reg[253][4]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                         -21.907    
  -------------------------------------------------------------------
                         slack                                 16.482    

Slack (MET) :             16.521ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[249][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.697ns  (logic 2.454ns (10.812%)  route 20.243ns (89.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.243    21.832    debuggerTop/video_output/D[0]
    SLICE_X55Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[249][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.488    38.071    debuggerTop/video_output/o_clk_25mhz
    SLICE_X55Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[249][4]/C
                         clock pessimism              0.480    38.552    
                         clock uncertainty           -0.138    38.414    
    SLICE_X55Y103        FDCE (Setup_fdce_C_D)       -0.061    38.353    debuggerTop/video_output/r_linebuffer0_reg[249][4]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                         -21.832    
  -------------------------------------------------------------------
                         slack                                 16.521    

Slack (MET) :             16.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[248][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.711ns  (logic 2.454ns (10.805%)  route 20.257ns (89.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.257    21.846    debuggerTop/video_output/D[0]
    SLICE_X54Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[248][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/video_output/o_clk_25mhz
    SLICE_X54Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[248][4]/C
                         clock pessimism              0.480    38.553    
                         clock uncertainty           -0.138    38.415    
    SLICE_X54Y102        FDCE (Setup_fdce_C_D)       -0.028    38.387    debuggerTop/video_output/r_linebuffer0_reg[248][4]
  -------------------------------------------------------------------
                         required time                         38.387    
                         arrival time                         -21.846    
  -------------------------------------------------------------------
                         slack                                 16.541    

Slack (MET) :             16.542ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[252][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.699ns  (logic 2.454ns (10.811%)  route 20.245ns (89.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.245    21.833    debuggerTop/video_output/D[0]
    SLICE_X59Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[252][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[252][4]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X59Y103        FDCE (Setup_fdce_C_D)       -0.043    38.376    debuggerTop/video_output/r_linebuffer0_reg[252][4]
  -------------------------------------------------------------------
                         required time                         38.376    
                         arrival time                         -21.833    
  -------------------------------------------------------------------
                         slack                                 16.542    

Slack (MET) :             16.557ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[61][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.676ns  (logic 2.454ns (10.822%)  route 20.222ns (89.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.222    21.811    debuggerTop/video_output/D[0]
    SLICE_X15Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[61][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[61][4]/C
                         clock pessimism              0.480    38.573    
                         clock uncertainty           -0.138    38.435    
    SLICE_X15Y102        FDCE (Setup_fdce_C_D)       -0.067    38.368    debuggerTop/video_output/r_linebuffer2_reg[61][4]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                         -21.811    
  -------------------------------------------------------------------
                         slack                                 16.557    

Slack (MET) :             16.643ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[254][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.583ns  (logic 2.454ns (10.867%)  route 20.129ns (89.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.129    21.717    debuggerTop/video_output/D[0]
    SLICE_X59Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[254][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[254][4]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X59Y104        FDCE (Setup_fdce_C_D)       -0.058    38.361    debuggerTop/video_output/r_linebuffer0_reg[254][4]
  -------------------------------------------------------------------
                         required time                         38.361    
                         arrival time                         -21.717    
  -------------------------------------------------------------------
                         slack                                 16.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.885%)  route 0.281ns (63.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.281    -0.153    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.881    -0.792    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X61Y100        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070    -0.405    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X61Y100        LUT2 (Prop_lut2_I0_O)        0.099    -0.306 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.306    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X61Y100        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X61Y100        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.238    -0.603    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.091    -0.512    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.806%)  route 0.140ns (52.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.140    -0.330    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X65Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.017    -0.542    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.040%)  route 0.158ns (45.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.158    -0.298    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[0]
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[0]
    SLICE_X69Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X69Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X69Y91         FDRE (Hold_fdre_C_D)         0.091    -0.468    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.547%)  route 0.086ns (27.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.128    -0.487 r  debuggerTop/video_output/r_linebuffer_write_reg[0]_rep/Q
                         net (fo=121, routed)         0.086    -0.401    debuggerTop/video_output/r_linebuffer_write_reg[0]_rep_0
    SLICE_X51Y128        LUT3 (Prop_lut3_I0_O)        0.099    -0.302 r  debuggerTop/video_output/r_linebuffer_write[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.302    debuggerTop/video_output/r_linebuffer_write[1]_rep__0_i_1_n_2
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0/C
                         clock pessimism              0.241    -0.615    
    SLICE_X51Y128        FDCE (Hold_fdce_C_D)         0.091    -0.524    debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.148ns (34.222%)  route 0.284ns (65.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.284    -0.165    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.881    -0.792    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.388    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.226ns (63.923%)  route 0.128ns (36.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.128    -0.342    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X67Y92         LUT5 (Prop_lut5_I0_O)        0.098    -0.244 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X67Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X67Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.092    -0.467    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.152%)  route 0.165ns (53.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.291    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X64Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.066    -0.515    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.447%)  route 0.137ns (39.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.137    -0.296    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X66Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X66Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.840    -0.833    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X66Y93         FDRE (Hold_fdre_C_D)         0.121    -0.475    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.973%)  route 0.194ns (51.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.553    -0.611    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y131        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  debuggerTop/vga_generator/r_y_reg[4]/Q
                         net (fo=8, routed)           0.194    -0.276    debuggerTop/vga_generator/r_y_reg[10]_0[3]
    SLICE_X50Y130        LUT6 (Prop_lut6_I0_O)        0.045    -0.231 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X50Y130        FDCE (Hold_fdce_C_D)         0.120    -0.459    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y36     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X70Y100    debuggerTop/video_output/r_linebuffer0_reg[231][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X80Y97     debuggerTop/video_output/r_linebuffer0_reg[231][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X72Y97     debuggerTop/video_output/r_linebuffer0_reg[231][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X80Y97     debuggerTop/video_output/r_linebuffer0_reg[231][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X72Y97     debuggerTop/video_output/r_linebuffer0_reg[231][22]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X69Y97     debuggerTop/video_output/r_linebuffer0_reg[231][23]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X80Y97     debuggerTop/video_output/r_linebuffer0_reg[231][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X58Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X58Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y125    debuggerTop/video_output/r_linebuffer0_reg[23][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y125    debuggerTop/video_output/r_linebuffer0_reg[23][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y125    debuggerTop/video_output/r_linebuffer0_reg[23][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y125    debuggerTop/video_output/r_linebuffer0_reg[23][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y118    debuggerTop/video_output/r_linebuffer2_reg[192][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X48Y120    debuggerTop/video_output/r_linebuffer2_reg[201][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X50Y119    debuggerTop/video_output/r_linebuffer2_reg[201][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X50Y119    debuggerTop/video_output/r_linebuffer2_reg[201][14]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X58Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X58Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X70Y100    debuggerTop/video_output/r_linebuffer0_reg[231][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X80Y97     debuggerTop/video_output/r_linebuffer0_reg[231][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X72Y97     debuggerTop/video_output/r_linebuffer0_reg[231][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X80Y97     debuggerTop/video_output/r_linebuffer0_reg[231][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X72Y97     debuggerTop/video_output/r_linebuffer0_reg[231][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X69Y97     debuggerTop/video_output/r_linebuffer0_reg[231][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X80Y97     debuggerTop/video_output/r_linebuffer0_reg[231][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X72Y97     debuggerTop/video_output/r_linebuffer0_reg[231][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.542ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        63.287ns  (logic 11.383ns (17.986%)  route 51.904ns (82.014%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 183.857 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.711   155.134    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.729   183.857    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.425    
                         clock uncertainty           -0.183   184.242    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.676    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.676    
                         arrival time                        -155.135    
  -------------------------------------------------------------------
                         slack                                 28.542    

Slack (MET) :             28.614ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        63.178ns  (logic 11.383ns (18.017%)  route 51.795ns (81.982%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 183.892 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.602   155.025    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.764   183.892    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.388    
                         clock uncertainty           -0.183   184.205    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.639    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.639    
                         arrival time                        -155.025    
  -------------------------------------------------------------------
                         slack                                 28.614    

Slack (MET) :             28.781ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        63.005ns  (logic 11.383ns (18.067%)  route 51.622ns (81.933%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 183.887 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.430   154.853    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.759   183.887    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.383    
                         clock uncertainty           -0.183   184.200    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.634    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.634    
                         arrival time                        -154.853    
  -------------------------------------------------------------------
                         slack                                 28.781    

Slack (MET) :             28.836ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.987ns  (logic 11.383ns (18.072%)  route 51.604ns (81.928%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 183.852 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.412   154.835    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.724   183.852    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.568   184.420    
                         clock uncertainty           -0.183   184.237    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.671    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.671    
                         arrival time                        -154.835    
  -------------------------------------------------------------------
                         slack                                 28.836    

Slack (MET) :             28.980ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.761ns  (logic 11.383ns (18.137%)  route 51.378ns (81.863%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 183.841 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.185   154.608    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.713   183.841    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.337    
                         clock uncertainty           -0.183   184.154    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.588    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.588    
                         arrival time                        -154.608    
  -------------------------------------------------------------------
                         slack                                 28.980    

Slack (MET) :             29.138ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.598ns  (logic 11.383ns (18.184%)  route 51.215ns (81.816%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 183.836 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.022   154.445    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.708   183.836    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.332    
                         clock uncertainty           -0.183   184.149    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.583    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.583    
                         arrival time                        -154.446    
  -------------------------------------------------------------------
                         slack                                 29.138    

Slack (MET) :             29.169ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.649ns  (logic 11.383ns (18.169%)  route 51.266ns (81.831%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 183.847 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.074   154.497    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.719   183.847    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.415    
                         clock uncertainty           -0.183   184.232    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.666    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.666    
                         arrival time                        -154.497    
  -------------------------------------------------------------------
                         slack                                 29.169    

Slack (MET) :             29.219ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.608ns  (logic 11.383ns (18.181%)  route 51.225ns (81.819%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 183.855 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.032   154.455    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.727   183.855    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.423    
                         clock uncertainty           -0.183   184.240    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.674    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.674    
                         arrival time                        -154.456    
  -------------------------------------------------------------------
                         slack                                 29.219    

Slack (MET) :             29.261ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.560ns  (logic 11.383ns (18.195%)  route 51.177ns (81.805%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 183.850 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          1.985   154.408    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.722   183.850    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.568   184.418    
                         clock uncertainty           -0.183   184.235    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.669    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.669    
                         arrival time                        -154.408    
  -------------------------------------------------------------------
                         slack                                 29.261    

Slack (MET) :             29.284ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.547ns  (logic 11.383ns (18.199%)  route 51.163ns (81.801%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 183.859 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          1.971   154.394    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.731   183.859    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.568   184.427    
                         clock uncertainty           -0.183   184.244    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.678    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.678    
                         arrival time                        -154.394    
  -------------------------------------------------------------------
                         slack                                 29.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.775ns  (logic 0.116ns (6.535%)  route 1.659ns (93.465%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 91.814 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.749    92.160    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X26Y36         LUT6 (Prop_lut6_I4_O)        0.045    92.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_2/O
                         net (fo=2, routed)           0.411    92.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_reg_1
    SLICE_X26Y38         LUT6 (Prop_lut6_I1_O)        0.045    92.661 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.661    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_4
    SLICE_X26Y38         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.913    91.814    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X26Y38         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.371    
                         clock uncertainty            0.183    92.554    
    SLICE_X26Y38         FDCE (Hold_fdce_C_D)         0.099    92.653    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.653    
                         arrival time                          92.661    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.116ns (6.281%)  route 1.731ns (93.719%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.759    -0.404    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X28Y39         LUT6 (Prop_lut6_I4_O)        0.045    -0.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3/O
                         net (fo=8, routed)           0.472     0.113    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3_n_2
    SLICE_X26Y41         LUT5 (Prop_lut5_I4_O)        0.045     0.158 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.158    debuggerTop/nes/cpu2A03/cpu6502/alu/D[0]
    SLICE_X26Y41         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.914    -0.759    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X26Y41         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.183    -0.020    
    SLICE_X26Y41         FDCE (Hold_fdce_C_D)         0.091     0.071    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.863ns  (logic 0.116ns (6.226%)  route 1.747ns (93.774%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 91.814 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.875    92.285    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.045    92.330 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.257    92.588    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.045    92.633 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=6, routed)           0.116    92.749    debuggerTop/nes/cpu2A03/cpu6502/ac/D[4]
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.913    91.814    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.371    
                         clock uncertainty            0.183    92.554    
    SLICE_X28Y43         FDCE (Hold_fdce_C_D)         0.077    92.631    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.631    
                         arrival time                          92.749    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.116ns (6.140%)  route 1.773ns (93.860%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.877    -0.287    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X25Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.242 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.151    -0.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X26Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=3, routed)           0.247     0.201    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[0]
    SLICE_X36Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X36Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.183    -0.023    
    SLICE_X36Y43         FDCE (Hold_fdce_C_D)         0.070     0.047    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.116ns (6.137%)  route 1.774ns (93.863%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.875    -0.289    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.045    -0.244 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.219    -0.025    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.045     0.020 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.182     0.201    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[4]
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.183    -0.023    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.066     0.043    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.206ns (10.742%)  route 1.712ns (89.258%))
  Logic Levels:           5  (BUFG=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.876    -0.288    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.045    -0.243 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.188    -0.055    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.045    -0.010 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_1/O
                         net (fo=4, routed)           0.073     0.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5][1]
    SLICE_X29Y42         LUT5 (Prop_lut5_I2_O)        0.045     0.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_4/O
                         net (fo=4, routed)           0.076     0.184    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_4_n_2
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.045     0.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_1/O
                         net (fo=1, routed)           0.000     0.229    debuggerTop/nes/cpu2A03/cpu6502/alu/D[2]
    SLICE_X29Y42         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.912    -0.761    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X29Y42         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.183    -0.022    
    SLICE_X29Y42         FDCE (Hold_fdce_C_D)         0.091     0.069    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.116ns (6.139%)  route 1.773ns (93.861%))
  Logic Levels:           3  (BUFG=1 LUT5=2)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.876    -0.288    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.045    -0.243 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.153    -0.090    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X33Y44         LUT5 (Prop_lut5_I4_O)        0.045    -0.045 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1/O
                         net (fo=3, routed)           0.246     0.201    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[1]
    SLICE_X34Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.183    -0.023    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.059     0.036    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.206ns (10.506%)  route 1.755ns (89.494%))
  Logic Levels:           5  (BUFG=1 LUT6=4)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.751    -0.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X24Y42         LUT6 (Prop_lut6_I4_O)        0.045    -0.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[2]_i_9/O
                         net (fo=1, routed)           0.103    -0.265    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[2]_i_9_n_2
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[2]_i_7/O
                         net (fo=1, routed)           0.143    -0.077    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.032 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_2/O
                         net (fo=3, routed)           0.259     0.227    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_2_n_2
    SLICE_X30Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.272 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_1/O
                         net (fo=1, routed)           0.000     0.272    debuggerTop/nes/cpu2A03/cpu6502/alu/D[1]
    SLICE_X30Y41         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X30Y41         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.183    -0.023    
    SLICE_X30Y41         FDCE (Hold_fdce_C_D)         0.120     0.097    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.926ns  (logic 0.116ns (6.022%)  route 1.810ns (93.978%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 91.816 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.724    92.134    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.045    92.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.296    92.476    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[0]_3
    SLICE_X27Y43         LUT6 (Prop_lut6_I1_O)        0.045    92.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[0]_i_1__0/O
                         net (fo=4, routed)           0.291    92.812    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]_0[0]
    SLICE_X27Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.915    91.816    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X27Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.373    
                         clock uncertainty            0.183    92.556    
    SLICE_X27Y43         FDCE (Hold_fdce_C_D)         0.077    92.633    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -92.633    
                         arrival time                          92.812    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.947ns  (logic 0.161ns (8.270%)  route 1.786ns (91.730%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 91.813 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.876    92.286    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.045    92.331 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.188    92.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.045    92.564 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_1/O
                         net (fo=4, routed)           0.223    92.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5][1]
    SLICE_X28Y41         LUT6 (Prop_lut6_I1_O)        0.045    92.832 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_z_i_1/O
                         net (fo=1, routed)           0.000    92.832    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg_1
    SLICE_X28Y41         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.912    91.813    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X28Y41         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.370    
                         clock uncertainty            0.183    92.553    
    SLICE_X28Y41         FDCE (Hold_fdce_C_D)         0.098    92.651    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg
  -------------------------------------------------------------------
                         required time                        -92.651    
                         arrival time                          92.832    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y13     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y11     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y17     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y17     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y7      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y13     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y5      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y3      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y16     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y14     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X56Y95     debuggerTop/nes/ppu/r_oam_reg[103][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X56Y96     debuggerTop/nes/ppu/r_oam_reg[103][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X56Y95     debuggerTop/nes/ppu/r_oam_reg[103][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X56Y95     debuggerTop/nes/ppu/r_oam_reg[103][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X56Y95     debuggerTop/nes/ppu/r_oam_reg[103][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X54Y92     debuggerTop/nes/ppu/r_oam_reg[104][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X54Y92     debuggerTop/nes/ppu/r_oam_reg[104][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X54Y92     debuggerTop/nes/ppu/r_oam_reg[104][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X54Y92     debuggerTop/nes/ppu/r_oam_reg[104][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X36Y65     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[6][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X36Y65     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[6][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X29Y68     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[7][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   pll/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.992ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[191][15]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.209ns  (logic 2.702ns (11.642%)  route 20.507ns (88.358%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.096 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=359, routed)        16.267    17.856    debuggerTop/video_fifo/w_fifo_pixel_x[5]
    SLICE_X48Y132        LUT5 (Prop_lut5_I1_O)        0.124    17.980 r  debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2/O
                         net (fo=2, routed)           0.674    18.654    debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2_n_2
    SLICE_X48Y132        LUT3 (Prop_lut3_I1_O)        0.124    18.778 r  debuggerTop/video_fifo/r_linebuffer0[191][23]_i_1/O
                         net (fo=12, routed)          3.566    22.343    debuggerTop/video_output/r_linebuffer0_reg[191][4]_0[0]
    SLICE_X63Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.512    38.096    debuggerTop/video_output/o_clk_25mhz
    SLICE_X63Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][15]/C
                         clock pessimism              0.576    38.672    
                         clock uncertainty           -0.132    38.540    
    SLICE_X63Y98         FDCE (Setup_fdce_C_CE)      -0.205    38.335    debuggerTop/video_output/r_linebuffer0_reg[191][15]
  -------------------------------------------------------------------
                         required time                         38.335    
                         arrival time                         -22.343    
  -------------------------------------------------------------------
                         slack                                 15.992    

Slack (MET) :             16.334ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[191][7]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.847ns  (logic 2.702ns (11.826%)  route 20.145ns (88.174%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=359, routed)        16.267    17.856    debuggerTop/video_fifo/w_fifo_pixel_x[5]
    SLICE_X48Y132        LUT5 (Prop_lut5_I1_O)        0.124    17.980 r  debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2/O
                         net (fo=2, routed)           0.674    18.654    debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2_n_2
    SLICE_X48Y132        LUT3 (Prop_lut3_I1_O)        0.124    18.778 r  debuggerTop/video_fifo/r_linebuffer0[191][23]_i_1/O
                         net (fo=12, routed)          3.204    21.982    debuggerTop/video_output/r_linebuffer0_reg[191][4]_0[0]
    SLICE_X59Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.510    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][7]/C
                         clock pessimism              0.559    38.653    
                         clock uncertainty           -0.132    38.521    
    SLICE_X59Y97         FDCE (Setup_fdce_C_CE)      -0.205    38.316    debuggerTop/video_output/r_linebuffer0_reg[191][7]
  -------------------------------------------------------------------
                         required time                         38.316    
                         arrival time                         -21.982    
  -------------------------------------------------------------------
                         slack                                 16.334    

Slack (MET) :             16.398ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[59][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.827ns  (logic 2.454ns (10.751%)  route 20.373ns (89.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.373    21.962    debuggerTop/video_output/D[0]
    SLICE_X15Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][4]/C
                         clock pessimism              0.480    38.573    
                         clock uncertainty           -0.132    38.440    
    SLICE_X15Y101        FDCE (Setup_fdce_C_D)       -0.081    38.359    debuggerTop/video_output/r_linebuffer2_reg[59][4]
  -------------------------------------------------------------------
                         required time                         38.359    
                         arrival time                         -21.962    
  -------------------------------------------------------------------
                         slack                                 16.398    

Slack (MET) :             16.482ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[191][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.698ns  (logic 2.702ns (11.904%)  route 19.996ns (88.096%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.093 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=359, routed)        16.267    17.856    debuggerTop/video_fifo/w_fifo_pixel_x[5]
    SLICE_X48Y132        LUT5 (Prop_lut5_I1_O)        0.124    17.980 r  debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2/O
                         net (fo=2, routed)           0.674    18.654    debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2_n_2
    SLICE_X48Y132        LUT3 (Prop_lut3_I1_O)        0.124    18.778 r  debuggerTop/video_fifo/r_linebuffer0[191][23]_i_1/O
                         net (fo=12, routed)          3.055    21.833    debuggerTop/video_output/r_linebuffer0_reg[191][4]_0[0]
    SLICE_X61Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.509    38.093    debuggerTop/video_output/o_clk_25mhz
    SLICE_X61Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][12]/C
                         clock pessimism              0.559    38.652    
                         clock uncertainty           -0.132    38.520    
    SLICE_X61Y96         FDCE (Setup_fdce_C_CE)      -0.205    38.315    debuggerTop/video_output/r_linebuffer0_reg[191][12]
  -------------------------------------------------------------------
                         required time                         38.315    
                         arrival time                         -21.833    
  -------------------------------------------------------------------
                         slack                                 16.482    

Slack (MET) :             16.488ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[253][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.772ns  (logic 2.454ns (10.776%)  route 20.318ns (89.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.318    21.907    debuggerTop/video_output/D[0]
    SLICE_X58Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[253][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X58Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[253][4]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.132    38.424    
    SLICE_X58Y104        FDCE (Setup_fdce_C_D)       -0.030    38.394    debuggerTop/video_output/r_linebuffer0_reg[253][4]
  -------------------------------------------------------------------
                         required time                         38.394    
                         arrival time                         -21.907    
  -------------------------------------------------------------------
                         slack                                 16.488    

Slack (MET) :             16.527ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[249][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.697ns  (logic 2.454ns (10.812%)  route 20.243ns (89.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.243    21.832    debuggerTop/video_output/D[0]
    SLICE_X55Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[249][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.488    38.071    debuggerTop/video_output/o_clk_25mhz
    SLICE_X55Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[249][4]/C
                         clock pessimism              0.480    38.552    
                         clock uncertainty           -0.132    38.419    
    SLICE_X55Y103        FDCE (Setup_fdce_C_D)       -0.061    38.358    debuggerTop/video_output/r_linebuffer0_reg[249][4]
  -------------------------------------------------------------------
                         required time                         38.358    
                         arrival time                         -21.832    
  -------------------------------------------------------------------
                         slack                                 16.527    

Slack (MET) :             16.547ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[248][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.711ns  (logic 2.454ns (10.805%)  route 20.257ns (89.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.257    21.846    debuggerTop/video_output/D[0]
    SLICE_X54Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[248][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/video_output/o_clk_25mhz
    SLICE_X54Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[248][4]/C
                         clock pessimism              0.480    38.553    
                         clock uncertainty           -0.132    38.420    
    SLICE_X54Y102        FDCE (Setup_fdce_C_D)       -0.028    38.392    debuggerTop/video_output/r_linebuffer0_reg[248][4]
  -------------------------------------------------------------------
                         required time                         38.392    
                         arrival time                         -21.846    
  -------------------------------------------------------------------
                         slack                                 16.547    

Slack (MET) :             16.548ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[252][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.699ns  (logic 2.454ns (10.811%)  route 20.245ns (89.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.245    21.833    debuggerTop/video_output/D[0]
    SLICE_X59Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[252][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[252][4]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.132    38.424    
    SLICE_X59Y103        FDCE (Setup_fdce_C_D)       -0.043    38.381    debuggerTop/video_output/r_linebuffer0_reg[252][4]
  -------------------------------------------------------------------
                         required time                         38.381    
                         arrival time                         -21.833    
  -------------------------------------------------------------------
                         slack                                 16.548    

Slack (MET) :             16.562ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[61][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.676ns  (logic 2.454ns (10.822%)  route 20.222ns (89.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.222    21.811    debuggerTop/video_output/D[0]
    SLICE_X15Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[61][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[61][4]/C
                         clock pessimism              0.480    38.573    
                         clock uncertainty           -0.132    38.440    
    SLICE_X15Y102        FDCE (Setup_fdce_C_D)       -0.067    38.373    debuggerTop/video_output/r_linebuffer2_reg[61][4]
  -------------------------------------------------------------------
                         required time                         38.373    
                         arrival time                         -21.811    
  -------------------------------------------------------------------
                         slack                                 16.562    

Slack (MET) :             16.649ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[254][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.583ns  (logic 2.454ns (10.867%)  route 20.129ns (89.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.129    21.717    debuggerTop/video_output/D[0]
    SLICE_X59Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[254][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[254][4]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.132    38.424    
    SLICE_X59Y104        FDCE (Setup_fdce_C_D)       -0.058    38.366    debuggerTop/video_output/r_linebuffer0_reg[254][4]
  -------------------------------------------------------------------
                         required time                         38.366    
                         arrival time                         -21.717    
  -------------------------------------------------------------------
                         slack                                 16.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.885%)  route 0.281ns (63.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.281    -0.153    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.881    -0.792    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X61Y100        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070    -0.405    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X61Y100        LUT2 (Prop_lut2_I0_O)        0.099    -0.306 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.306    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X61Y100        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X61Y100        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.238    -0.603    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.091    -0.512    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.806%)  route 0.140ns (52.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.140    -0.330    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X65Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.017    -0.542    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.040%)  route 0.158ns (45.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.158    -0.298    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[0]
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[0]
    SLICE_X69Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X69Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X69Y91         FDRE (Hold_fdre_C_D)         0.091    -0.468    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.547%)  route 0.086ns (27.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.128    -0.487 r  debuggerTop/video_output/r_linebuffer_write_reg[0]_rep/Q
                         net (fo=121, routed)         0.086    -0.401    debuggerTop/video_output/r_linebuffer_write_reg[0]_rep_0
    SLICE_X51Y128        LUT3 (Prop_lut3_I0_O)        0.099    -0.302 r  debuggerTop/video_output/r_linebuffer_write[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.302    debuggerTop/video_output/r_linebuffer_write[1]_rep__0_i_1_n_2
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0/C
                         clock pessimism              0.241    -0.615    
    SLICE_X51Y128        FDCE (Hold_fdce_C_D)         0.091    -0.524    debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.148ns (34.222%)  route 0.284ns (65.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.284    -0.165    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.881    -0.792    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.388    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.226ns (63.923%)  route 0.128ns (36.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.128    -0.342    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X67Y92         LUT5 (Prop_lut5_I0_O)        0.098    -0.244 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X67Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X67Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.092    -0.467    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.152%)  route 0.165ns (53.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.291    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X64Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.066    -0.515    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.447%)  route 0.137ns (39.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.137    -0.296    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X66Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X66Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.840    -0.833    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.237    -0.596    
    SLICE_X66Y93         FDRE (Hold_fdre_C_D)         0.121    -0.475    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.973%)  route 0.194ns (51.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.553    -0.611    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y131        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  debuggerTop/vga_generator/r_y_reg[4]/Q
                         net (fo=8, routed)           0.194    -0.276    debuggerTop/vga_generator/r_y_reg[10]_0[3]
    SLICE_X50Y130        LUT6 (Prop_lut6_I0_O)        0.045    -0.231 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.275    -0.579    
    SLICE_X50Y130        FDCE (Hold_fdce_C_D)         0.120    -0.459    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.802 }
Period(ns):         39.604
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         39.604      37.028     RAMB18_X1Y36     debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         39.604      37.449     BUFGCTRL_X0Y16   pll/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.604      38.355     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X70Y100    debuggerTop/video_output/r_linebuffer0_reg[231][14]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X80Y97     debuggerTop/video_output/r_linebuffer0_reg[231][15]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X72Y97     debuggerTop/video_output/r_linebuffer0_reg[231][20]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X80Y97     debuggerTop/video_output/r_linebuffer0_reg[231][21]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X72Y97     debuggerTop/video_output/r_linebuffer0_reg[231][22]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X69Y97     debuggerTop/video_output/r_linebuffer0_reg[231][23]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.604      38.604     SLICE_X80Y97     debuggerTop/video_output/r_linebuffer0_reg[231][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.604      173.756    MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X58Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X58Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y125    debuggerTop/video_output/r_linebuffer0_reg[23][14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y125    debuggerTop/video_output/r_linebuffer0_reg[23][22]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y125    debuggerTop/video_output/r_linebuffer0_reg[23][23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X68Y125    debuggerTop/video_output/r_linebuffer0_reg[23][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X53Y118    debuggerTop/video_output/r_linebuffer2_reg[192][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X48Y120    debuggerTop/video_output/r_linebuffer2_reg[201][12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X50Y119    debuggerTop/video_output/r_linebuffer2_reg[201][13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X50Y119    debuggerTop/video_output/r_linebuffer2_reg[201][14]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X58Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.802      18.822     SLICE_X58Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X70Y100    debuggerTop/video_output/r_linebuffer0_reg[231][14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X80Y97     debuggerTop/video_output/r_linebuffer0_reg[231][15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X72Y97     debuggerTop/video_output/r_linebuffer0_reg[231][20]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X80Y97     debuggerTop/video_output/r_linebuffer0_reg[231][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X72Y97     debuggerTop/video_output/r_linebuffer0_reg[231][22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X69Y97     debuggerTop/video_output/r_linebuffer0_reg[231][23]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X80Y97     debuggerTop/video_output/r_linebuffer0_reg[231][4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.802      19.302     SLICE_X72Y97     debuggerTop/video_output/r_linebuffer0_reg[231][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       28.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.551ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        63.287ns  (logic 11.383ns (17.986%)  route 51.904ns (82.014%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 183.857 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.711   155.134    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.729   183.857    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.425    
                         clock uncertainty           -0.174   184.251    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.685    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.685    
                         arrival time                        -155.135    
  -------------------------------------------------------------------
                         slack                                 28.551    

Slack (MET) :             28.623ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        63.178ns  (logic 11.383ns (18.017%)  route 51.795ns (81.982%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 183.892 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.602   155.025    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.764   183.892    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.388    
                         clock uncertainty           -0.174   184.214    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.648    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.648    
                         arrival time                        -155.025    
  -------------------------------------------------------------------
                         slack                                 28.623    

Slack (MET) :             28.790ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        63.005ns  (logic 11.383ns (18.067%)  route 51.622ns (81.933%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 183.887 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.430   154.853    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.759   183.887    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.383    
                         clock uncertainty           -0.174   184.209    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.643    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.643    
                         arrival time                        -154.853    
  -------------------------------------------------------------------
                         slack                                 28.790    

Slack (MET) :             28.845ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.987ns  (logic 11.383ns (18.072%)  route 51.604ns (81.928%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 183.852 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.412   154.835    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.724   183.852    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.568   184.420    
                         clock uncertainty           -0.174   184.246    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.680    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.680    
                         arrival time                        -154.835    
  -------------------------------------------------------------------
                         slack                                 28.845    

Slack (MET) :             28.989ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.761ns  (logic 11.383ns (18.137%)  route 51.378ns (81.863%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 183.841 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.185   154.608    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.713   183.841    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.337    
                         clock uncertainty           -0.174   184.163    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.597    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.597    
                         arrival time                        -154.608    
  -------------------------------------------------------------------
                         slack                                 28.989    

Slack (MET) :             29.147ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.598ns  (logic 11.383ns (18.184%)  route 51.215ns (81.816%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 183.836 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.022   154.445    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.708   183.836    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.332    
                         clock uncertainty           -0.174   184.158    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.592    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.592    
                         arrival time                        -154.446    
  -------------------------------------------------------------------
                         slack                                 29.147    

Slack (MET) :             29.178ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.649ns  (logic 11.383ns (18.169%)  route 51.266ns (81.831%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 183.847 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.074   154.497    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.719   183.847    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.415    
                         clock uncertainty           -0.174   184.241    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.675    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.675    
                         arrival time                        -154.497    
  -------------------------------------------------------------------
                         slack                                 29.178    

Slack (MET) :             29.228ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.608ns  (logic 11.383ns (18.181%)  route 51.225ns (81.819%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 183.855 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.032   154.455    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.727   183.855    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.423    
                         clock uncertainty           -0.174   184.249    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.683    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.683    
                         arrival time                        -154.456    
  -------------------------------------------------------------------
                         slack                                 29.228    

Slack (MET) :             29.270ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.560ns  (logic 11.383ns (18.195%)  route 51.177ns (81.805%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 183.850 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          1.985   154.408    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.722   183.850    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.568   184.418    
                         clock uncertainty           -0.174   184.244    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.678    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.678    
                         arrival time                        -154.408    
  -------------------------------------------------------------------
                         slack                                 29.270    

Slack (MET) :             29.293ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.547ns  (logic 11.383ns (18.199%)  route 51.163ns (81.801%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 183.859 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          1.971   154.394    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.731   183.859    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.568   184.427    
                         clock uncertainty           -0.174   184.253    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.687    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.687    
                         arrival time                        -154.394    
  -------------------------------------------------------------------
                         slack                                 29.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.775ns  (logic 0.116ns (6.535%)  route 1.659ns (93.465%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 91.814 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.749    92.160    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X26Y36         LUT6 (Prop_lut6_I4_O)        0.045    92.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_2/O
                         net (fo=2, routed)           0.411    92.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_reg_1
    SLICE_X26Y38         LUT6 (Prop_lut6_I1_O)        0.045    92.661 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.661    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_4
    SLICE_X26Y38         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.913    91.814    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X26Y38         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.371    
                         clock uncertainty            0.174    92.545    
    SLICE_X26Y38         FDCE (Hold_fdce_C_D)         0.099    92.644    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.644    
                         arrival time                          92.661    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.116ns (6.281%)  route 1.731ns (93.719%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.759    -0.404    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X28Y39         LUT6 (Prop_lut6_I4_O)        0.045    -0.359 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3/O
                         net (fo=8, routed)           0.472     0.113    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[7]_i_3_n_2
    SLICE_X26Y41         LUT5 (Prop_lut5_I4_O)        0.045     0.158 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[0]_i_1/O
                         net (fo=1, routed)           0.000     0.158    debuggerTop/nes/cpu2A03/cpu6502/alu/D[0]
    SLICE_X26Y41         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.914    -0.759    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X26Y41         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]/C
                         clock pessimism              0.557    -0.203    
                         clock uncertainty            0.174    -0.029    
    SLICE_X26Y41         FDCE (Hold_fdce_C_D)         0.091     0.062    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.863ns  (logic 0.116ns (6.226%)  route 1.747ns (93.774%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 91.814 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.875    92.285    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.045    92.330 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.257    92.588    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X28Y43         LUT6 (Prop_lut6_I4_O)        0.045    92.633 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[4]_i_1__0/O
                         net (fo=6, routed)           0.116    92.749    debuggerTop/nes/cpu2A03/cpu6502/ac/D[4]
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.913    91.814    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.371    
                         clock uncertainty            0.174    92.545    
    SLICE_X28Y43         FDCE (Hold_fdce_C_D)         0.077    92.622    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.622    
                         arrival time                          92.749    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.116ns (6.140%)  route 1.773ns (93.860%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.877    -0.287    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X25Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.242 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.151    -0.091    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[0]
    SLICE_X26Y41         LUT6 (Prop_lut6_I2_O)        0.045    -0.046 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[0]_i_1/O
                         net (fo=3, routed)           0.247     0.201    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[0]
    SLICE_X36Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X36Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.174    -0.032    
    SLICE_X36Y43         FDCE (Hold_fdce_C_D)         0.070     0.038    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.038    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.116ns (6.137%)  route 1.774ns (93.863%))
  Logic Levels:           3  (BUFG=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.875    -0.289    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X35Y44         LUT5 (Prop_lut5_I1_O)        0.045    -0.244 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.219    -0.025    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.045     0.020 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.182     0.201    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[4]
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.174    -0.032    
    SLICE_X37Y44         FDCE (Hold_fdce_C_D)         0.066     0.034    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.206ns (10.742%)  route 1.712ns (89.258%))
  Logic Levels:           5  (BUFG=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.876    -0.288    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.045    -0.243 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.188    -0.055    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.045    -0.010 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_1/O
                         net (fo=4, routed)           0.073     0.063    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5][1]
    SLICE_X29Y42         LUT5 (Prop_lut5_I2_O)        0.045     0.108 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_4/O
                         net (fo=4, routed)           0.076     0.184    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_4_n_2
    SLICE_X29Y42         LUT6 (Prop_lut6_I2_O)        0.045     0.229 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_1/O
                         net (fo=1, routed)           0.000     0.229    debuggerTop/nes/cpu2A03/cpu6502/alu/D[2]
    SLICE_X29Y42         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.912    -0.761    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X29Y42         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]/C
                         clock pessimism              0.557    -0.205    
                         clock uncertainty            0.174    -0.031    
    SLICE_X29Y42         FDCE (Hold_fdce_C_D)         0.091     0.060    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.116ns (6.139%)  route 1.773ns (93.861%))
  Logic Levels:           3  (BUFG=1 LUT5=2)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.876    -0.288    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.045    -0.243 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.153    -0.090    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X33Y44         LUT5 (Prop_lut5_I4_O)        0.045    -0.045 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_1/O
                         net (fo=3, routed)           0.246     0.201    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[1]
    SLICE_X34Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.174    -0.032    
    SLICE_X34Y44         FDCE (Hold_fdce_C_D)         0.059     0.027    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.027    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.206ns (10.506%)  route 1.755ns (89.494%))
  Logic Levels:           5  (BUFG=1 LUT6=4)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -1.689ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.751    -0.413    debuggerTop/nes/cpu2A03/cpu6502/tcu/o_clk_5mhz
    SLICE_X24Y42         LUT6 (Prop_lut6_I4_O)        0.045    -0.368 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[2]_i_9/O
                         net (fo=1, routed)           0.103    -0.265    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[2]_i_9_n_2
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add[2]_i_7/O
                         net (fo=1, routed)           0.143    -0.077    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add_reg[1]_0
    SLICE_X26Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.032 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_2/O
                         net (fo=3, routed)           0.259     0.227    debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[2]_i_2_n_2
    SLICE_X30Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.272 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_add[1]_i_1/O
                         net (fo=1, routed)           0.000     0.272    debuggerTop/nes/cpu2A03/cpu6502/alu/D[1]
    SLICE_X30Y41         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/alu/o_clk_5mhz
    SLICE_X30Y41         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]/C
                         clock pessimism              0.557    -0.206    
                         clock uncertainty            0.174    -0.032    
    SLICE_X30Y41         FDCE (Hold_fdce_C_D)         0.120     0.088    debuggerTop/nes/cpu2A03/cpu6502/alu/r_add_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.272    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.926ns  (logic 0.116ns (6.022%)  route 1.810ns (93.978%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.487ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 91.816 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.724    92.134    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X27Y42         LUT6 (Prop_lut6_I4_O)        0.045    92.179 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[0]_i_3/O
                         net (fo=2, routed)           0.296    92.476    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[0]_3
    SLICE_X27Y43         LUT6 (Prop_lut6_I1_O)        0.045    92.521 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[0]_i_1__0/O
                         net (fo=4, routed)           0.291    92.812    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[7]_0[0]
    SLICE_X27Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.915    91.816    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X27Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.557    92.373    
                         clock uncertainty            0.174    92.547    
    SLICE_X27Y43         FDCE (Hold_fdce_C_D)         0.077    92.624    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                        -92.624    
                         arrival time                          92.812    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.947ns  (logic 0.161ns (8.270%)  route 1.786ns (91.730%))
  Logic Levels:           4  (BUFG=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 91.813 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.876    92.286    debuggerTop/nes/cpu2A03/cpu6502/dl/o_clk_5mhz
    SLICE_X31Y44         LUT5 (Prop_lut5_I1_O)        0.045    92.331 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.188    92.519    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[1]_1
    SLICE_X29Y42         LUT6 (Prop_lut6_I4_O)        0.045    92.564 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[1]_i_1/O
                         net (fo=4, routed)           0.223    92.787    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5][1]
    SLICE_X28Y41         LUT6 (Prop_lut6_I1_O)        0.045    92.832 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_z_i_1/O
                         net (fo=1, routed)           0.000    92.832    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg_1
    SLICE_X28Y41         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.912    91.813    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X28Y41         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.370    
                         clock uncertainty            0.174    92.544    
    SLICE_X28Y41         FDCE (Hold_fdce_C_D)         0.098    92.642    debuggerTop/nes/cpu2A03/cpu6502/p/r_z_reg
  -------------------------------------------------------------------
                         required time                        -92.642    
                         arrival time                          92.832    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_clk_5mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 92.574 }
Period(ns):         185.149
Sources:            { pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y13     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y11     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y17     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y17     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y7      debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X1Y13     debuggerTop/memory_prg/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y5      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X2Y3      debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X0Y16     debuggerTop/memory_nametable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         185.149     182.257    RAMB36_X3Y14     debuggerTop/memory_patterntable/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       185.149     28.211     MMCME2_ADV_X1Y2  pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X56Y95     debuggerTop/nes/ppu/r_oam_reg[103][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X56Y96     debuggerTop/nes/ppu/r_oam_reg[103][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X56Y95     debuggerTop/nes/ppu/r_oam_reg[103][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X56Y95     debuggerTop/nes/ppu/r_oam_reg[103][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X56Y95     debuggerTop/nes/ppu/r_oam_reg[103][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X54Y92     debuggerTop/nes/ppu/r_oam_reg[104][0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         92.574      91.594     SLICE_X56Y100    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X54Y92     debuggerTop/nes/ppu/r_oam_reg[104][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X54Y92     debuggerTop/nes/ppu/r_oam_reg[104][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X54Y92     debuggerTop/nes/ppu/r_oam_reg[104][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X36Y65     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[6][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X36Y65     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[6][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         92.574      92.074     SLICE_X29Y68     debuggerTop/nes/ppu/sprites/r_fetch_sprite_field_xcoord_reg[7][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.508ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.508ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.536ns  (logic 0.456ns (29.689%)  route 1.080ns (70.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.080     1.536    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X65Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X65Y92         FDRE (Setup_fdre_C_D)       -0.105   185.044    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.044    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                183.508    

Slack (MET) :             183.829ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.814%)  route 0.633ns (60.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.633     1.052    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                183.829    

Slack (MET) :             183.834ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.661%)  route 0.665ns (61.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.665     1.084    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X66Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X66Y92         FDRE (Setup_fdre_C_D)       -0.231   184.918    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.918    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                183.834    

Slack (MET) :             183.962ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.746%)  route 0.636ns (58.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.636     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                183.962    

Slack (MET) :             183.985ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.900ns  (logic 0.419ns (46.565%)  route 0.481ns (53.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.481     0.900    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.264   184.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.885    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                183.985    

Slack (MET) :             184.010ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.683%)  route 0.588ns (56.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.044    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                184.010    

Slack (MET) :             184.018ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.863ns  (logic 0.419ns (48.549%)  route 0.444ns (51.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.444     0.863    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X64Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                184.018    

Slack (MET) :             184.115ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.941ns  (logic 0.456ns (48.473%)  route 0.485ns (51.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.485     0.941    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                184.115    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.986ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[191][15]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        23.209ns  (logic 2.702ns (11.642%)  route 20.507ns (88.358%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.096 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=359, routed)        16.267    17.856    debuggerTop/video_fifo/w_fifo_pixel_x[5]
    SLICE_X48Y132        LUT5 (Prop_lut5_I1_O)        0.124    17.980 r  debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2/O
                         net (fo=2, routed)           0.674    18.654    debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2_n_2
    SLICE_X48Y132        LUT3 (Prop_lut3_I1_O)        0.124    18.778 r  debuggerTop/video_fifo/r_linebuffer0[191][23]_i_1/O
                         net (fo=12, routed)          3.566    22.343    debuggerTop/video_output/r_linebuffer0_reg[191][4]_0[0]
    SLICE_X63Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.512    38.096    debuggerTop/video_output/o_clk_25mhz
    SLICE_X63Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][15]/C
                         clock pessimism              0.576    38.672    
                         clock uncertainty           -0.138    38.534    
    SLICE_X63Y98         FDCE (Setup_fdce_C_CE)      -0.205    38.329    debuggerTop/video_output/r_linebuffer0_reg[191][15]
  -------------------------------------------------------------------
                         required time                         38.329    
                         arrival time                         -22.343    
  -------------------------------------------------------------------
                         slack                                 15.986    

Slack (MET) :             16.328ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[191][7]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.847ns  (logic 2.702ns (11.826%)  route 20.145ns (88.174%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=359, routed)        16.267    17.856    debuggerTop/video_fifo/w_fifo_pixel_x[5]
    SLICE_X48Y132        LUT5 (Prop_lut5_I1_O)        0.124    17.980 r  debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2/O
                         net (fo=2, routed)           0.674    18.654    debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2_n_2
    SLICE_X48Y132        LUT3 (Prop_lut3_I1_O)        0.124    18.778 r  debuggerTop/video_fifo/r_linebuffer0[191][23]_i_1/O
                         net (fo=12, routed)          3.204    21.982    debuggerTop/video_output/r_linebuffer0_reg[191][4]_0[0]
    SLICE_X59Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.510    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][7]/C
                         clock pessimism              0.559    38.653    
                         clock uncertainty           -0.138    38.515    
    SLICE_X59Y97         FDCE (Setup_fdce_C_CE)      -0.205    38.310    debuggerTop/video_output/r_linebuffer0_reg[191][7]
  -------------------------------------------------------------------
                         required time                         38.310    
                         arrival time                         -21.982    
  -------------------------------------------------------------------
                         slack                                 16.328    

Slack (MET) :             16.392ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[59][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.827ns  (logic 2.454ns (10.751%)  route 20.373ns (89.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.373    21.962    debuggerTop/video_output/D[0]
    SLICE_X15Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][4]/C
                         clock pessimism              0.480    38.573    
                         clock uncertainty           -0.138    38.435    
    SLICE_X15Y101        FDCE (Setup_fdce_C_D)       -0.081    38.354    debuggerTop/video_output/r_linebuffer2_reg[59][4]
  -------------------------------------------------------------------
                         required time                         38.354    
                         arrival time                         -21.962    
  -------------------------------------------------------------------
                         slack                                 16.392    

Slack (MET) :             16.476ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[191][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.698ns  (logic 2.702ns (11.904%)  route 19.996ns (88.096%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.093 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=359, routed)        16.267    17.856    debuggerTop/video_fifo/w_fifo_pixel_x[5]
    SLICE_X48Y132        LUT5 (Prop_lut5_I1_O)        0.124    17.980 r  debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2/O
                         net (fo=2, routed)           0.674    18.654    debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2_n_2
    SLICE_X48Y132        LUT3 (Prop_lut3_I1_O)        0.124    18.778 r  debuggerTop/video_fifo/r_linebuffer0[191][23]_i_1/O
                         net (fo=12, routed)          3.055    21.833    debuggerTop/video_output/r_linebuffer0_reg[191][4]_0[0]
    SLICE_X61Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.509    38.093    debuggerTop/video_output/o_clk_25mhz
    SLICE_X61Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][12]/C
                         clock pessimism              0.559    38.652    
                         clock uncertainty           -0.138    38.514    
    SLICE_X61Y96         FDCE (Setup_fdce_C_CE)      -0.205    38.309    debuggerTop/video_output/r_linebuffer0_reg[191][12]
  -------------------------------------------------------------------
                         required time                         38.309    
                         arrival time                         -21.833    
  -------------------------------------------------------------------
                         slack                                 16.476    

Slack (MET) :             16.482ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[253][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.772ns  (logic 2.454ns (10.776%)  route 20.318ns (89.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.318    21.907    debuggerTop/video_output/D[0]
    SLICE_X58Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[253][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X58Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[253][4]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y104        FDCE (Setup_fdce_C_D)       -0.030    38.389    debuggerTop/video_output/r_linebuffer0_reg[253][4]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                         -21.907    
  -------------------------------------------------------------------
                         slack                                 16.482    

Slack (MET) :             16.521ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[249][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.697ns  (logic 2.454ns (10.812%)  route 20.243ns (89.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.243    21.832    debuggerTop/video_output/D[0]
    SLICE_X55Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[249][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.488    38.071    debuggerTop/video_output/o_clk_25mhz
    SLICE_X55Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[249][4]/C
                         clock pessimism              0.480    38.552    
                         clock uncertainty           -0.138    38.414    
    SLICE_X55Y103        FDCE (Setup_fdce_C_D)       -0.061    38.353    debuggerTop/video_output/r_linebuffer0_reg[249][4]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                         -21.832    
  -------------------------------------------------------------------
                         slack                                 16.521    

Slack (MET) :             16.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[248][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.711ns  (logic 2.454ns (10.805%)  route 20.257ns (89.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.257    21.846    debuggerTop/video_output/D[0]
    SLICE_X54Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[248][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/video_output/o_clk_25mhz
    SLICE_X54Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[248][4]/C
                         clock pessimism              0.480    38.553    
                         clock uncertainty           -0.138    38.415    
    SLICE_X54Y102        FDCE (Setup_fdce_C_D)       -0.028    38.387    debuggerTop/video_output/r_linebuffer0_reg[248][4]
  -------------------------------------------------------------------
                         required time                         38.387    
                         arrival time                         -21.846    
  -------------------------------------------------------------------
                         slack                                 16.541    

Slack (MET) :             16.542ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[252][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.699ns  (logic 2.454ns (10.811%)  route 20.245ns (89.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.245    21.833    debuggerTop/video_output/D[0]
    SLICE_X59Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[252][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[252][4]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X59Y103        FDCE (Setup_fdce_C_D)       -0.043    38.376    debuggerTop/video_output/r_linebuffer0_reg[252][4]
  -------------------------------------------------------------------
                         required time                         38.376    
                         arrival time                         -21.833    
  -------------------------------------------------------------------
                         slack                                 16.542    

Slack (MET) :             16.557ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[61][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.676ns  (logic 2.454ns (10.822%)  route 20.222ns (89.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.222    21.811    debuggerTop/video_output/D[0]
    SLICE_X15Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[61][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[61][4]/C
                         clock pessimism              0.480    38.573    
                         clock uncertainty           -0.138    38.435    
    SLICE_X15Y102        FDCE (Setup_fdce_C_D)       -0.067    38.368    debuggerTop/video_output/r_linebuffer2_reg[61][4]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                         -21.811    
  -------------------------------------------------------------------
                         slack                                 16.557    

Slack (MET) :             16.643ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[254][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.583ns  (logic 2.454ns (10.867%)  route 20.129ns (89.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.129    21.717    debuggerTop/video_output/D[0]
    SLICE_X59Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[254][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[254][4]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X59Y104        FDCE (Setup_fdce_C_D)       -0.058    38.361    debuggerTop/video_output/r_linebuffer0_reg[254][4]
  -------------------------------------------------------------------
                         required time                         38.361    
                         arrival time                         -21.717    
  -------------------------------------------------------------------
                         slack                                 16.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.885%)  route 0.281ns (63.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.281    -0.153    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.881    -0.792    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
                         clock uncertainty            0.138    -0.379    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.196    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X61Y100        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070    -0.405    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X61Y100        LUT2 (Prop_lut2_I0_O)        0.099    -0.306 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.306    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X61Y100        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X61Y100        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.091    -0.374    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.806%)  route 0.140ns (52.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.140    -0.330    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X65Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.138    -0.422    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.017    -0.405    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.040%)  route 0.158ns (45.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.158    -0.298    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[0]
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[0]
    SLICE_X69Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X69Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.138    -0.422    
    SLICE_X69Y91         FDRE (Hold_fdre_C_D)         0.091    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.547%)  route 0.086ns (27.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.128    -0.487 r  debuggerTop/video_output/r_linebuffer_write_reg[0]_rep/Q
                         net (fo=121, routed)         0.086    -0.401    debuggerTop/video_output/r_linebuffer_write_reg[0]_rep_0
    SLICE_X51Y128        LUT3 (Prop_lut3_I0_O)        0.099    -0.302 r  debuggerTop/video_output/r_linebuffer_write[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.302    debuggerTop/video_output/r_linebuffer_write[1]_rep__0_i_1_n_2
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0/C
                         clock pessimism              0.241    -0.615    
                         clock uncertainty            0.138    -0.477    
    SLICE_X51Y128        FDCE (Hold_fdce_C_D)         0.091    -0.386    debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.148ns (34.222%)  route 0.284ns (65.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.284    -0.165    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.881    -0.792    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
                         clock uncertainty            0.138    -0.379    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.250    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.226ns (63.923%)  route 0.128ns (36.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.128    -0.342    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X67Y92         LUT5 (Prop_lut5_I0_O)        0.098    -0.244 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X67Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X67Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.138    -0.422    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.092    -0.330    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.152%)  route 0.165ns (53.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.291    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X64Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.138    -0.444    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.066    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.447%)  route 0.137ns (39.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.137    -0.296    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X66Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X66Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.840    -0.833    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.138    -0.459    
    SLICE_X66Y93         FDRE (Hold_fdre_C_D)         0.121    -0.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.973%)  route 0.194ns (51.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.553    -0.611    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y131        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  debuggerTop/vga_generator/r_y_reg[4]/Q
                         net (fo=8, routed)           0.194    -0.276    debuggerTop/vga_generator/r_y_reg[10]_0[3]
    SLICE_X50Y130        LUT6 (Prop_lut6_I0_O)        0.045    -0.231 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.138    -0.441    
    SLICE_X50Y130        FDCE (Hold_fdce_C_D)         0.120    -0.321    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      183.508ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.508ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.536ns  (logic 0.456ns (29.689%)  route 1.080ns (70.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.080     1.536    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X65Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X65Y92         FDRE (Setup_fdre_C_D)       -0.105   185.044    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.044    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                183.508    

Slack (MET) :             183.829ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.814%)  route 0.633ns (60.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.633     1.052    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                183.829    

Slack (MET) :             183.834ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.661%)  route 0.665ns (61.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.665     1.084    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X66Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X66Y92         FDRE (Setup_fdre_C_D)       -0.231   184.918    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.918    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                183.834    

Slack (MET) :             183.962ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.746%)  route 0.636ns (58.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.636     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                183.962    

Slack (MET) :             183.985ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.900ns  (logic 0.419ns (46.565%)  route 0.481ns (53.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.481     0.900    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.264   184.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.885    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                183.985    

Slack (MET) :             184.010ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.683%)  route 0.588ns (56.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.044    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                184.010    

Slack (MET) :             184.018ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.863ns  (logic 0.419ns (48.549%)  route 0.444ns (51.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.444     0.863    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X64Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                184.018    

Slack (MET) :             184.115ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.941ns  (logic 0.456ns (48.473%)  route 0.485ns (51.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.485     0.941    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                184.115    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.611ns,  Total Violation       -1.611ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        2.056ns  (logic 0.456ns (22.178%)  route 1.600ns (77.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 553.905 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 553.511 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.596   553.511    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y125        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.456   553.967 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.600   555.568    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.480   553.905    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.300    
                         clock uncertainty           -0.303   553.997    
    SLICE_X51Y126        FDCE (Setup_fdce_C_D)       -0.040   553.957    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.957    
                         arrival time                        -555.567    
  -------------------------------------------------------------------
                         slack                                 -1.611    

Slack (MET) :             38.284ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.731%)  route 0.636ns (60.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.636     1.055    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 38.284    

Slack (MET) :             38.345ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.992ns  (logic 0.419ns (42.258%)  route 0.573ns (57.742%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.573     0.992    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 38.345    

Slack (MET) :             38.350ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.576%)  route 0.565ns (57.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.565     0.984    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X77Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y90         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 38.350    

Slack (MET) :             38.434ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.411%)  route 0.619ns (57.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.619     1.075    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 38.434    

Slack (MET) :             38.474ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.035ns  (logic 0.456ns (44.078%)  route 0.579ns (55.922%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.579     1.035    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X77Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y88         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                 38.474    

Slack (MET) :             38.475ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.861ns  (logic 0.419ns (48.654%)  route 0.442ns (51.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.442     0.861    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X77Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y88         FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 38.475    

Slack (MET) :             38.486ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.025ns  (logic 0.456ns (44.480%)  route 0.569ns (55.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.569     1.025    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 38.486    

Slack (MET) :             38.528ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.981ns  (logic 0.456ns (46.471%)  route 0.525ns (53.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.525     0.981    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X72Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X72Y91         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                 38.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.141ns (16.607%)  route 0.708ns (83.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.546    -0.618    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y125        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.708     0.231    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.814    -0.859    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.303    
                         clock uncertainty            0.303     0.000    
    SLICE_X51Y126        FDCE (Hold_fdce_C_D)         0.078     0.078    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.611ns,  Total Violation       -1.611ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        2.056ns  (logic 0.456ns (22.178%)  route 1.600ns (77.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 553.905 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 553.511 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.596   553.511    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y125        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.456   553.967 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.600   555.568    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.480   553.905    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.300    
                         clock uncertainty           -0.303   553.997    
    SLICE_X51Y126        FDCE (Setup_fdce_C_D)       -0.040   553.957    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.957    
                         arrival time                        -555.567    
  -------------------------------------------------------------------
                         slack                                 -1.611    

Slack (MET) :             38.284ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.731%)  route 0.636ns (60.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.636     1.055    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 38.284    

Slack (MET) :             38.345ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.992ns  (logic 0.419ns (42.258%)  route 0.573ns (57.742%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.573     0.992    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 38.345    

Slack (MET) :             38.350ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.576%)  route 0.565ns (57.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.565     0.984    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X77Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y90         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 38.350    

Slack (MET) :             38.434ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.411%)  route 0.619ns (57.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.619     1.075    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 38.434    

Slack (MET) :             38.474ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.035ns  (logic 0.456ns (44.078%)  route 0.579ns (55.922%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.579     1.035    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X77Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y88         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                 38.474    

Slack (MET) :             38.475ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.861ns  (logic 0.419ns (48.654%)  route 0.442ns (51.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.442     0.861    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X77Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y88         FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 38.475    

Slack (MET) :             38.486ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.025ns  (logic 0.456ns (44.480%)  route 0.569ns (55.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.569     1.025    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 38.486    

Slack (MET) :             38.528ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.981ns  (logic 0.456ns (46.471%)  route 0.525ns (53.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.525     0.981    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X72Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X72Y91         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                 38.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.141ns (16.607%)  route 0.708ns (83.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.303ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.546    -0.618    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y125        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.708     0.231    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.814    -0.859    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.303    
                         clock uncertainty            0.303     0.000    
    SLICE_X51Y126        FDCE (Hold_fdce_C_D)         0.078     0.078    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.542ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        63.287ns  (logic 11.383ns (17.986%)  route 51.904ns (82.014%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 183.857 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.711   155.134    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.729   183.857    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.425    
                         clock uncertainty           -0.183   184.242    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.676    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.676    
                         arrival time                        -155.135    
  -------------------------------------------------------------------
                         slack                                 28.542    

Slack (MET) :             28.614ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        63.178ns  (logic 11.383ns (18.017%)  route 51.795ns (81.982%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 183.892 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.602   155.025    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.764   183.892    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.388    
                         clock uncertainty           -0.183   184.205    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.639    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.639    
                         arrival time                        -155.025    
  -------------------------------------------------------------------
                         slack                                 28.614    

Slack (MET) :             28.781ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        63.005ns  (logic 11.383ns (18.067%)  route 51.622ns (81.933%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 183.887 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.430   154.853    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.759   183.887    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.383    
                         clock uncertainty           -0.183   184.200    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.634    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.634    
                         arrival time                        -154.853    
  -------------------------------------------------------------------
                         slack                                 28.781    

Slack (MET) :             28.836ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.987ns  (logic 11.383ns (18.072%)  route 51.604ns (81.928%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 183.852 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.412   154.835    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.724   183.852    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.568   184.420    
                         clock uncertainty           -0.183   184.237    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.671    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.671    
                         arrival time                        -154.835    
  -------------------------------------------------------------------
                         slack                                 28.836    

Slack (MET) :             28.980ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.761ns  (logic 11.383ns (18.137%)  route 51.378ns (81.863%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 183.841 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.185   154.608    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.713   183.841    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.337    
                         clock uncertainty           -0.183   184.154    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.588    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.588    
                         arrival time                        -154.608    
  -------------------------------------------------------------------
                         slack                                 28.980    

Slack (MET) :             29.138ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.598ns  (logic 11.383ns (18.184%)  route 51.215ns (81.816%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 183.836 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.022   154.445    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.708   183.836    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.332    
                         clock uncertainty           -0.183   184.149    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.583    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.583    
                         arrival time                        -154.446    
  -------------------------------------------------------------------
                         slack                                 29.138    

Slack (MET) :             29.169ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.649ns  (logic 11.383ns (18.169%)  route 51.266ns (81.831%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 183.847 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.074   154.497    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.719   183.847    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.415    
                         clock uncertainty           -0.183   184.232    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.666    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.666    
                         arrival time                        -154.497    
  -------------------------------------------------------------------
                         slack                                 29.169    

Slack (MET) :             29.219ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.608ns  (logic 11.383ns (18.181%)  route 51.225ns (81.819%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 183.855 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.032   154.455    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.727   183.855    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.423    
                         clock uncertainty           -0.183   184.240    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.674    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.674    
                         arrival time                        -154.456    
  -------------------------------------------------------------------
                         slack                                 29.219    

Slack (MET) :             29.261ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.560ns  (logic 11.383ns (18.195%)  route 51.177ns (81.805%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 183.850 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          1.985   154.408    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.722   183.850    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.568   184.418    
                         clock uncertainty           -0.183   184.235    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.669    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.669    
                         arrival time                        -154.408    
  -------------------------------------------------------------------
                         slack                                 29.261    

Slack (MET) :             29.284ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 rise@185.149ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        62.547ns  (logic 11.383ns (18.199%)  route 51.163ns (81.801%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 183.859 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          1.971   154.394    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.731   183.859    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.568   184.427    
                         clock uncertainty           -0.183   184.244    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.678    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.678    
                         arrival time                        -154.394    
  -------------------------------------------------------------------
                         slack                                 29.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0_1'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        1.775ns  (logic 0.116ns (6.535%)  route 1.659ns (93.465%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 91.814 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.749    92.160    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X26Y36         LUT6 (Prop_lut6_I4_O)        0.045    92.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_2/O
                         net (fo=2, routed)           0.411    92.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_reg_1
    SLICE_X26Y38         LUT6 (Prop_lut6_I1_O)        0.045    92.661 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.661    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_4
    SLICE_X26Y38         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.913    91.814    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X26Y38         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.371    
                         clock uncertainty            0.183    92.554    
    SLICE_X26Y38         FDCE (Hold_fdce_C_D)         0.099    92.653    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.653    
                         arrival time                          92.661    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.332ns  (logic 0.191ns (57.500%)  route 0.141ns (42.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 91.734 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 91.974 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.564    91.974    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X43Y63         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.146    92.120 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/Q
                         net (fo=1, routed)           0.141    92.261    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg_n_2_[4]
    SLICE_X42Y64         LUT6 (Prop_lut6_I4_O)        0.045    92.306 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[5]_i_1__1/O
                         net (fo=1, routed)           0.000    92.306    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[5]_i_1__1_n_2
    SLICE_X42Y64         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    91.734    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X42Y64         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.255    91.989    
                         clock uncertainty            0.183    92.172    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.124    92.296    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.296    
                         arrival time                          92.306    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_t_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/r_v_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.564ns  (logic 0.281ns (49.840%)  route 0.283ns (50.161%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 91.730 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 91.972 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.562    91.972    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X51Y62         FDCE                                         r  debuggerTop/nes/ppu/background/r_t_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDCE (Prop_fdce_C_Q)         0.146    92.118 r  debuggerTop/nes/ppu/background/r_t_reg[2]/Q
                         net (fo=1, routed)           0.150    92.268    debuggerTop/nes/ppu/background/r_t_reg_n_2_[2]
    SLICE_X53Y63         LUT5 (Prop_lut5_I3_O)        0.045    92.313 r  debuggerTop/nes/ppu/background/r_v[2]_i_3/O
                         net (fo=1, routed)           0.082    92.394    debuggerTop/nes/ppu/background/ppuIncrementX/r_v_reg[2]_1
    SLICE_X53Y63         LUT6 (Prop_lut6_I5_O)        0.045    92.439 r  debuggerTop/nes/ppu/background/ppuIncrementX/r_v[2]_i_2/O
                         net (fo=1, routed)           0.051    92.491    debuggerTop/nes/ppu/background/ppuIncrementX/r_v[2]_i_2_n_2
    SLICE_X53Y63         LUT6 (Prop_lut6_I5_O)        0.045    92.536 r  debuggerTop/nes/ppu/background/ppuIncrementX/r_v[2]_i_1/O
                         net (fo=1, routed)           0.000    92.536    debuggerTop/nes/ppu/background/ppuIncrementX_n_14
    SLICE_X53Y63         FDCE                                         r  debuggerTop/nes/ppu/background/r_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.829    91.730    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X53Y63         FDCE                                         r  debuggerTop/nes/ppu/background/r_v_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.504    92.234    
                         clock uncertainty            0.183    92.417    
    SLICE_X53Y63         FDCE (Hold_fdce_C_D)         0.098    92.515    debuggerTop/nes/ppu/background/r_v_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.515    
                         arrival time                          92.536    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.319ns  (logic 0.191ns (59.842%)  route 0.128ns (40.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 91.734 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 91.974 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.564    91.974    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X45Y63         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.146    92.120 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[4]/Q
                         net (fo=1, routed)           0.128    92.248    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[4]
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.045    92.293 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000    92.293    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[4]_i_1__1_n_2
    SLICE_X43Y63         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    91.734    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X43Y63         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.255    91.989    
                         clock uncertainty            0.183    92.172    
    SLICE_X43Y63         FDCE (Hold_fdce_C_D)         0.099    92.271    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.271    
                         arrival time                          92.293    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.877%)  route 0.172ns (54.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 91.736 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 91.976 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.566    91.976    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y60         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.146    92.122 r  debuggerTop/nes/ppu/r_ppuaddr_reg[6]/Q
                         net (fo=2, routed)           0.172    92.294    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[4]
    SLICE_X46Y60         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.835    91.736    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y60         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.011    
                         clock uncertainty            0.183    92.194    
    SLICE_X46Y60         FDRE (Hold_fdre_C_D)         0.068    92.262    debuggerTop/nes/ppu/r_video_address_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.262    
                         arrival time                          92.294    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.358%)  route 0.177ns (55.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.598    -0.566    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.177    -0.248    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[1]
    SLICE_X76Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.869    -0.804    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.183    -0.346    
    SLICE_X76Y90         FDRE (Hold_fdre_C_D)         0.060    -0.286    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.778%)  route 0.181ns (56.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.598    -0.566    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/Q
                         net (fo=2, routed)           0.181    -0.244    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4]
    SLICE_X76Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.869    -0.804    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.183    -0.346    
    SLICE_X76Y90         FDRE (Hold_fdre_C_D)         0.064    -0.282    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.362ns  (logic 0.250ns (69.028%)  route 0.112ns (30.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 91.734 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 91.974 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.564    91.974    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X42Y63         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.151    92.125 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[6]/Q
                         net (fo=1, routed)           0.112    92.237    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[6]
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.099    92.336 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000    92.336    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[6]_i_1__1_n_2
    SLICE_X42Y64         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    91.734    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X42Y64         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.255    91.989    
                         clock uncertainty            0.183    92.172    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.125    92.297    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.297    
                         arrival time                          92.336    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.751%)  route 0.180ns (55.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 91.736 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 91.976 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.566    91.976    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y60         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.146    92.122 r  debuggerTop/nes/ppu/r_ppuaddr_reg[7]/Q
                         net (fo=2, routed)           0.180    92.302    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[5]
    SLICE_X46Y60         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.835    91.736    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y60         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.011    
                         clock uncertainty            0.183    92.194    
    SLICE_X46Y60         FDRE (Hold_fdre_C_D)         0.068    92.262    debuggerTop/nes/ppu/r_video_address_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.262    
                         arrival time                          92.302    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 fall@92.574ns)
  Data Path Delay:        0.337ns  (logic 0.191ns (56.647%)  route 0.146ns (43.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 91.739 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( 91.979 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.569    91.979    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X29Y62         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDCE (Prop_fdce_C_Q)         0.146    92.125 r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[2]/Q
                         net (fo=1, routed)           0.146    92.271    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data__6[2]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.045    92.316 r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data[3]_i_1__6/O
                         net (fo=1, routed)           0.000    92.316    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data[3]_i_1__6_n_2
    SLICE_X28Y62         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.838    91.739    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X28Y62         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.253    91.992    
                         clock uncertainty            0.183    92.175    
    SLICE_X28Y62         FDCE (Hold_fdce_C_D)         0.098    92.273    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.273    
                         arrival time                          92.316    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.986ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[191][15]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.209ns  (logic 2.702ns (11.642%)  route 20.507ns (88.358%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 38.096 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=359, routed)        16.267    17.856    debuggerTop/video_fifo/w_fifo_pixel_x[5]
    SLICE_X48Y132        LUT5 (Prop_lut5_I1_O)        0.124    17.980 r  debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2/O
                         net (fo=2, routed)           0.674    18.654    debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2_n_2
    SLICE_X48Y132        LUT3 (Prop_lut3_I1_O)        0.124    18.778 r  debuggerTop/video_fifo/r_linebuffer0[191][23]_i_1/O
                         net (fo=12, routed)          3.566    22.343    debuggerTop/video_output/r_linebuffer0_reg[191][4]_0[0]
    SLICE_X63Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.512    38.096    debuggerTop/video_output/o_clk_25mhz
    SLICE_X63Y98         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][15]/C
                         clock pessimism              0.576    38.672    
                         clock uncertainty           -0.138    38.534    
    SLICE_X63Y98         FDCE (Setup_fdce_C_CE)      -0.205    38.329    debuggerTop/video_output/r_linebuffer0_reg[191][15]
  -------------------------------------------------------------------
                         required time                         38.329    
                         arrival time                         -22.343    
  -------------------------------------------------------------------
                         slack                                 15.986    

Slack (MET) :             16.328ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[191][7]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.847ns  (logic 2.702ns (11.826%)  route 20.145ns (88.174%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.094 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=359, routed)        16.267    17.856    debuggerTop/video_fifo/w_fifo_pixel_x[5]
    SLICE_X48Y132        LUT5 (Prop_lut5_I1_O)        0.124    17.980 r  debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2/O
                         net (fo=2, routed)           0.674    18.654    debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2_n_2
    SLICE_X48Y132        LUT3 (Prop_lut3_I1_O)        0.124    18.778 r  debuggerTop/video_fifo/r_linebuffer0[191][23]_i_1/O
                         net (fo=12, routed)          3.204    21.982    debuggerTop/video_output/r_linebuffer0_reg[191][4]_0[0]
    SLICE_X59Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.510    38.094    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y97         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][7]/C
                         clock pessimism              0.559    38.653    
                         clock uncertainty           -0.138    38.515    
    SLICE_X59Y97         FDCE (Setup_fdce_C_CE)      -0.205    38.310    debuggerTop/video_output/r_linebuffer0_reg[191][7]
  -------------------------------------------------------------------
                         required time                         38.310    
                         arrival time                         -21.982    
  -------------------------------------------------------------------
                         slack                                 16.328    

Slack (MET) :             16.392ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[59][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.827ns  (logic 2.454ns (10.751%)  route 20.373ns (89.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.373    21.962    debuggerTop/video_output/D[0]
    SLICE_X15Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y101        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[59][4]/C
                         clock pessimism              0.480    38.573    
                         clock uncertainty           -0.138    38.435    
    SLICE_X15Y101        FDCE (Setup_fdce_C_D)       -0.081    38.354    debuggerTop/video_output/r_linebuffer2_reg[59][4]
  -------------------------------------------------------------------
                         required time                         38.354    
                         arrival time                         -21.962    
  -------------------------------------------------------------------
                         slack                                 16.392    

Slack (MET) :             16.476ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[191][12]/CE
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.698ns  (logic 2.702ns (11.904%)  route 19.996ns (88.096%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 38.093 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[12])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[12]
                         net (fo=359, routed)        16.267    17.856    debuggerTop/video_fifo/w_fifo_pixel_x[5]
    SLICE_X48Y132        LUT5 (Prop_lut5_I1_O)        0.124    17.980 r  debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2/O
                         net (fo=2, routed)           0.674    18.654    debuggerTop/video_fifo/r_linebuffer1[191][23]_i_2_n_2
    SLICE_X48Y132        LUT3 (Prop_lut3_I1_O)        0.124    18.778 r  debuggerTop/video_fifo/r_linebuffer0[191][23]_i_1/O
                         net (fo=12, routed)          3.055    21.833    debuggerTop/video_output/r_linebuffer0_reg[191][4]_0[0]
    SLICE_X61Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.509    38.093    debuggerTop/video_output/o_clk_25mhz
    SLICE_X61Y96         FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[191][12]/C
                         clock pessimism              0.559    38.652    
                         clock uncertainty           -0.138    38.514    
    SLICE_X61Y96         FDCE (Setup_fdce_C_CE)      -0.205    38.309    debuggerTop/video_output/r_linebuffer0_reg[191][12]
  -------------------------------------------------------------------
                         required time                         38.309    
                         arrival time                         -21.833    
  -------------------------------------------------------------------
                         slack                                 16.476    

Slack (MET) :             16.482ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[253][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.772ns  (logic 2.454ns (10.776%)  route 20.318ns (89.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.318    21.907    debuggerTop/video_output/D[0]
    SLICE_X58Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[253][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X58Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[253][4]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X58Y104        FDCE (Setup_fdce_C_D)       -0.030    38.389    debuggerTop/video_output/r_linebuffer0_reg[253][4]
  -------------------------------------------------------------------
                         required time                         38.389    
                         arrival time                         -21.907    
  -------------------------------------------------------------------
                         slack                                 16.482    

Slack (MET) :             16.521ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[249][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.697ns  (logic 2.454ns (10.812%)  route 20.243ns (89.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.243    21.832    debuggerTop/video_output/D[0]
    SLICE_X55Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[249][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.488    38.071    debuggerTop/video_output/o_clk_25mhz
    SLICE_X55Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[249][4]/C
                         clock pessimism              0.480    38.552    
                         clock uncertainty           -0.138    38.414    
    SLICE_X55Y103        FDCE (Setup_fdce_C_D)       -0.061    38.353    debuggerTop/video_output/r_linebuffer0_reg[249][4]
  -------------------------------------------------------------------
                         required time                         38.353    
                         arrival time                         -21.832    
  -------------------------------------------------------------------
                         slack                                 16.521    

Slack (MET) :             16.541ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[248][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.711ns  (logic 2.454ns (10.805%)  route 20.257ns (89.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.257    21.846    debuggerTop/video_output/D[0]
    SLICE_X54Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[248][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/video_output/o_clk_25mhz
    SLICE_X54Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[248][4]/C
                         clock pessimism              0.480    38.553    
                         clock uncertainty           -0.138    38.415    
    SLICE_X54Y102        FDCE (Setup_fdce_C_D)       -0.028    38.387    debuggerTop/video_output/r_linebuffer0_reg[248][4]
  -------------------------------------------------------------------
                         required time                         38.387    
                         arrival time                         -21.846    
  -------------------------------------------------------------------
                         slack                                 16.541    

Slack (MET) :             16.542ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[252][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.699ns  (logic 2.454ns (10.811%)  route 20.245ns (89.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.245    21.833    debuggerTop/video_output/D[0]
    SLICE_X59Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[252][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y103        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[252][4]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X59Y103        FDCE (Setup_fdce_C_D)       -0.043    38.376    debuggerTop/video_output/r_linebuffer0_reg[252][4]
  -------------------------------------------------------------------
                         required time                         38.376    
                         arrival time                         -21.833    
  -------------------------------------------------------------------
                         slack                                 16.542    

Slack (MET) :             16.557ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer2_reg[61][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.676ns  (logic 2.454ns (10.822%)  route 20.222ns (89.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.092 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.222    21.811    debuggerTop/video_output/D[0]
    SLICE_X15Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[61][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.509    38.092    debuggerTop/video_output/o_clk_25mhz
    SLICE_X15Y102        FDCE                                         r  debuggerTop/video_output/r_linebuffer2_reg[61][4]/C
                         clock pessimism              0.480    38.573    
                         clock uncertainty           -0.138    38.435    
    SLICE_X15Y102        FDCE (Setup_fdce_C_D)       -0.067    38.368    debuggerTop/video_output/r_linebuffer2_reg[61][4]
  -------------------------------------------------------------------
                         required time                         38.368    
                         arrival time                         -21.811    
  -------------------------------------------------------------------
                         slack                                 16.557    

Slack (MET) :             16.643ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer0_reg[254][4]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.583ns  (logic 2.454ns (10.867%)  route 20.129ns (89.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.076 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.675    -0.865    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.589 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[4]
                         net (fo=765, routed)        20.129    21.717    debuggerTop/video_output/D[0]
    SLICE_X59Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[254][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.493    38.076    debuggerTop/video_output/o_clk_25mhz
    SLICE_X59Y104        FDCE                                         r  debuggerTop/video_output/r_linebuffer0_reg[254][4]/C
                         clock pessimism              0.480    38.557    
                         clock uncertainty           -0.138    38.419    
    SLICE_X59Y104        FDCE (Setup_fdce_C_D)       -0.058    38.361    debuggerTop/video_output/r_linebuffer0_reg[254][4]
  -------------------------------------------------------------------
                         required time                         38.361    
                         arrival time                         -21.717    
  -------------------------------------------------------------------
                         slack                                 16.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.885%)  route 0.281ns (63.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.281    -0.153    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.881    -0.792    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
                         clock uncertainty            0.138    -0.379    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.196    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.561    -0.603    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X61Y100        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070    -0.405    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/RSTB_SHFT_REG[0]
    SLICE_X61Y100        LUT2 (Prop_lut2_I0_O)        0.099    -0.306 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    -0.306    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/POR_B0
    SLICE_X61Y100        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.832    -0.841    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X61Y100        FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.138    -0.465    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.091    -0.374    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.128ns (47.806%)  route 0.140ns (52.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/Q
                         net (fo=6, routed)           0.140    -0.330    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][7]
    SLICE_X65Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.138    -0.422    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.017    -0.405    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.040%)  route 0.158ns (45.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           0.158    -0.298    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_in_bin[0]
    SLICE_X69Y91         LUT2 (Prop_lut2_I1_O)        0.045    -0.253 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/gray_enc[0]
    SLICE_X69Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X69Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.138    -0.422    
    SLICE_X69Y91         FDRE (Hold_fdre_C_D)         0.091    -0.331    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_linebuffer_write_reg[0]_rep/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.547%)  route 0.086ns (27.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.549    -0.615    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y128        FDCE (Prop_fdce_C_Q)         0.128    -0.487 r  debuggerTop/video_output/r_linebuffer_write_reg[0]_rep/Q
                         net (fo=121, routed)         0.086    -0.401    debuggerTop/video_output/r_linebuffer_write_reg[0]_rep_0
    SLICE_X51Y128        LUT3 (Prop_lut3_I0_O)        0.099    -0.302 r  debuggerTop/video_output/r_linebuffer_write[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    -0.302    debuggerTop/video_output/r_linebuffer_write[1]_rep__0_i_1_n_2
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/video_output/o_clk_25mhz
    SLICE_X51Y128        FDCE                                         r  debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0/C
                         clock pessimism              0.241    -0.615    
                         clock uncertainty            0.138    -0.477    
    SLICE_X51Y128        FDCE (Hold_fdce_C_D)         0.091    -0.386    debuggerTop/video_output/r_linebuffer_write_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.148ns (34.222%)  route 0.284ns (65.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.449 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=4, routed)           0.284    -0.165    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.881    -0.792    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X1Y36         RAMB18E1                                     r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.275    -0.517    
                         clock uncertainty            0.138    -0.379    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.129    -0.250    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.226ns (63.923%)  route 0.128ns (36.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.567    -0.597    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y92         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/Q
                         net (fo=2, routed)           0.128    -0.342    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[1][3]
    SLICE_X67Y92         LUT5 (Prop_lut5_I0_O)        0.098    -0.244 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/binval[3]
    SLICE_X67Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X67Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]/C
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.138    -0.422    
    SLICE_X67Y92         FDRE (Hold_fdre_C_D)         0.092    -0.330    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_out_bin_ff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.152%)  route 0.165ns (53.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=4, routed)           0.165    -0.291    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X64Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.839    -0.834    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X64Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.138    -0.444    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.066    -0.378    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.447%)  route 0.137ns (39.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.568    -0.596    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/Q
                         net (fo=4, routed)           0.137    -0.296    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X66Y93         LUT6 (Prop_lut6_I5_O)        0.045    -0.251 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp[5]
    SLICE_X66Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.840    -0.833    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X66Y93         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.237    -0.596    
                         clock uncertainty            0.138    -0.459    
    SLICE_X66Y93         FDRE (Hold_fdre_C_D)         0.121    -0.338    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 debuggerTop/vga_generator/r_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_y_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.973%)  route 0.194ns (51.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.553    -0.611    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X49Y131        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y131        FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  debuggerTop/vga_generator/r_y_reg[4]/Q
                         net (fo=8, routed)           0.194    -0.276    debuggerTop/vga_generator/r_y_reg[10]_0[3]
    SLICE_X50Y130        LUT6 (Prop_lut6_I0_O)        0.045    -0.231 r  debuggerTop/vga_generator/r_y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    debuggerTop/vga_generator/r_y[5]_i_1_n_2
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.819    -0.854    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y130        FDCE                                         r  debuggerTop/vga_generator/r_y_reg[5]/C
                         clock pessimism              0.275    -0.579    
                         clock uncertainty            0.138    -0.441    
    SLICE_X50Y130        FDCE (Hold_fdce_C_D)         0.120    -0.321    debuggerTop/vga_generator/r_y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.090    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.508ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.508ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.536ns  (logic 0.456ns (29.689%)  route 1.080ns (70.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.080     1.536    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X65Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X65Y92         FDRE (Setup_fdre_C_D)       -0.105   185.044    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.044    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                183.508    

Slack (MET) :             183.829ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.814%)  route 0.633ns (60.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.633     1.052    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                183.829    

Slack (MET) :             183.834ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.661%)  route 0.665ns (61.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.665     1.084    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X66Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X66Y92         FDRE (Setup_fdre_C_D)       -0.231   184.918    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.918    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                183.834    

Slack (MET) :             183.962ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.746%)  route 0.636ns (58.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.636     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                183.962    

Slack (MET) :             183.985ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.900ns  (logic 0.419ns (46.565%)  route 0.481ns (53.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.481     0.900    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.264   184.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.885    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                183.985    

Slack (MET) :             184.010ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.683%)  route 0.588ns (56.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.044    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                184.010    

Slack (MET) :             184.018ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.863ns  (logic 0.419ns (48.549%)  route 0.444ns (51.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.444     0.863    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X64Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                184.018    

Slack (MET) :             184.115ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.941ns  (logic 0.456ns (48.473%)  route 0.485ns (51.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.485     0.941    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                184.115    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      183.508ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             183.508ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.536ns  (logic 0.456ns (29.689%)  route 1.080ns (70.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.080     1.536    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X65Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X65Y92         FDRE (Setup_fdre_C_D)       -0.105   185.044    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                        185.044    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                183.508    

Slack (MET) :             183.829ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.814%)  route 0.633ns (60.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.633     1.052    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                183.829    

Slack (MET) :             183.834ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.084ns  (logic 0.419ns (38.661%)  route 0.665ns (61.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X67Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.665     1.084    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X66Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X66Y92         FDRE (Setup_fdre_C_D)       -0.231   184.918    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                        184.918    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                183.834    

Slack (MET) :             183.962ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.746%)  route 0.636ns (58.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.636     1.092    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                183.962    

Slack (MET) :             183.985ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.900ns  (logic 0.419ns (46.565%)  route 0.481ns (53.435%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.481     0.900    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.264   184.885    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        184.885    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                183.985    

Slack (MET) :             184.010ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.683%)  route 0.588ns (56.317%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.588     1.044    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X64Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)       -0.095   185.054    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        185.054    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                184.010    

Slack (MET) :             184.018ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.863ns  (logic 0.419ns (48.549%)  route 0.444ns (51.451%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.444     0.863    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X64Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)       -0.268   184.881    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        184.881    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                184.018    

Slack (MET) :             184.115ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             o_clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            185.149ns  (MaxDelay Path 185.149ns)
  Data Path Delay:        0.941ns  (logic 0.456ns (48.473%)  route 0.485ns (51.527%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 185.149ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X68Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.485     0.941    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X68Y92         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  185.149   185.149    
    SLICE_X68Y92         FDRE (Setup_fdre_C_D)       -0.093   185.056    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        185.056    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                184.115    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.602ns,  Total Violation       -1.602ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.602ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0 rise@554.456ns)
  Data Path Delay:        2.056ns  (logic 0.456ns (22.178%)  route 1.600ns (77.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 553.905 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 553.511 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.596   553.511    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y125        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.456   553.967 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.600   555.568    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.480   553.905    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.300    
                         clock uncertainty           -0.294   554.006    
    SLICE_X51Y126        FDCE (Setup_fdce_C_D)       -0.040   553.966    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.966    
                         arrival time                        -555.567    
  -------------------------------------------------------------------
                         slack                                 -1.602    

Slack (MET) :             38.284ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.731%)  route 0.636ns (60.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.636     1.055    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 38.284    

Slack (MET) :             38.345ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.992ns  (logic 0.419ns (42.258%)  route 0.573ns (57.742%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.573     0.992    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 38.345    

Slack (MET) :             38.350ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.576%)  route 0.565ns (57.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.565     0.984    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X77Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y90         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 38.350    

Slack (MET) :             38.434ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.411%)  route 0.619ns (57.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.619     1.075    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 38.434    

Slack (MET) :             38.474ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.035ns  (logic 0.456ns (44.078%)  route 0.579ns (55.922%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.579     1.035    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X77Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y88         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                 38.474    

Slack (MET) :             38.475ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.861ns  (logic 0.419ns (48.654%)  route 0.442ns (51.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.442     0.861    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X77Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y88         FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 38.475    

Slack (MET) :             38.486ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.025ns  (logic 0.456ns (44.480%)  route 0.569ns (55.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.569     1.025    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 38.486    

Slack (MET) :             38.528ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.981ns  (logic 0.456ns (46.471%)  route 0.525ns (53.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.525     0.981    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X72Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X72Y91         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                 38.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.141ns (16.607%)  route 0.708ns (83.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.546    -0.618    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y125        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.708     0.231    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.814    -0.859    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.303    
                         clock uncertainty            0.294    -0.009    
    SLICE_X51Y126        FDCE (Hold_fdce_C_D)         0.078     0.069    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       28.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.542ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        63.287ns  (logic 11.383ns (17.986%)  route 51.904ns (82.014%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 183.857 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.711   155.134    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.729   183.857    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.425    
                         clock uncertainty           -0.183   184.242    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.676    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.676    
                         arrival time                        -155.135    
  -------------------------------------------------------------------
                         slack                                 28.542    

Slack (MET) :             28.614ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        63.178ns  (logic 11.383ns (18.017%)  route 51.795ns (81.982%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 183.892 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.602   155.025    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.764   183.892    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.388    
                         clock uncertainty           -0.183   184.205    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.639    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.639    
                         arrival time                        -155.025    
  -------------------------------------------------------------------
                         slack                                 28.614    

Slack (MET) :             28.781ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        63.005ns  (logic 11.383ns (18.067%)  route 51.622ns (81.933%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 183.887 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.430   154.853    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.759   183.887    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.383    
                         clock uncertainty           -0.183   184.200    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.634    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.634    
                         arrival time                        -154.853    
  -------------------------------------------------------------------
                         slack                                 28.781    

Slack (MET) :             28.836ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.987ns  (logic 11.383ns (18.072%)  route 51.604ns (81.928%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 183.852 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.412   154.835    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.724   183.852    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.568   184.420    
                         clock uncertainty           -0.183   184.237    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.671    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.671    
                         arrival time                        -154.835    
  -------------------------------------------------------------------
                         slack                                 28.836    

Slack (MET) :             28.980ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.761ns  (logic 11.383ns (18.137%)  route 51.378ns (81.863%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 183.841 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.185   154.608    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.713   183.841    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.496   184.337    
                         clock uncertainty           -0.183   184.154    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.588    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.588    
                         arrival time                        -154.608    
  -------------------------------------------------------------------
                         slack                                 28.980    

Slack (MET) :             29.138ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.598ns  (logic 11.383ns (18.184%)  route 51.215ns (81.816%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 183.836 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.022   154.445    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X1Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.708   183.836    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.496   184.332    
                         clock uncertainty           -0.183   184.149    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.583    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.583    
                         arrival time                        -154.446    
  -------------------------------------------------------------------
                         slack                                 29.138    

Slack (MET) :             29.169ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.649ns  (logic 11.383ns (18.169%)  route 51.266ns (81.831%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 183.847 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.074   154.497    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.719   183.847    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.415    
                         clock uncertainty           -0.183   184.232    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.666    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.666    
                         arrival time                        -154.497    
  -------------------------------------------------------------------
                         slack                                 29.169    

Slack (MET) :             29.219ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.608ns  (logic 11.383ns (18.181%)  route 51.225ns (81.819%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 183.855 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          2.032   154.455    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.727   183.855    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.568   184.423    
                         clock uncertainty           -0.183   184.240    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.674    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        183.674    
                         arrival time                        -154.456    
  -------------------------------------------------------------------
                         slack                                 29.219    

Slack (MET) :             29.261ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.560ns  (logic 11.383ns (18.195%)  route 51.177ns (81.805%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 183.850 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          1.985   154.408    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.722   183.850    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.568   184.418    
                         clock uncertainty           -0.183   184.235    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.669    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.669    
                         arrival time                        -154.408    
  -------------------------------------------------------------------
                         slack                                 29.261    

Slack (MET) :             29.284ns  (required time - arrival time)
  Source:                 debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 rise@185.149ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        62.547ns  (logic 11.383ns (18.199%)  route 51.163ns (81.801%))
  Logic Levels:           72  (LUT2=4 LUT3=9 LUT4=12 LUT5=15 LUT6=32)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 183.859 - 185.149 ) 
    Source Clock Delay      (SCD):    -0.727ns = ( 91.848 - 92.574 ) 
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    94.056 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    95.289    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    88.219 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    89.938    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    90.034 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.813    91.848    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X32Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.459    92.307 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]/Q
                         net (fo=174, routed)         1.782    94.089    debuggerTop/nes/cpu2A03/cpu6502/ir/Q[0]
    SLICE_X15Y30         LUT4 (Prop_lut4_I0_O)        0.152    94.241 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_i_i_5/O
                         net (fo=15, routed)          1.013    95.254    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[0]_8
    SLICE_X23Y32         LUT6 (Prop_lut6_I1_O)        0.326    95.580 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18/O
                         net (fo=1, routed)           0.433    96.013    debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_18_n_2
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124    96.137 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_tristate_enable_i_5/O
                         net (fo=1, routed)           0.424    96.561    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_reg
    SLICE_X25Y31         LUT6 (Prop_lut6_I0_O)        0.124    96.685 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2/O
                         net (fo=1, routed)           0.263    96.948    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_2_n_2
    SLICE_X25Y31         LUT6 (Prop_lut6_I1_O)        0.124    97.072 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tristate_enable_i_1/O
                         net (fo=3, routed)           1.366    98.437    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_tcu_reg[3]_7
    SLICE_X41Y45         LUT3 (Prop_lut3_I0_O)        0.150    98.587 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[30]_i_1/O
                         net (fo=57, routed)          0.400    98.987    debuggerTop/nes/cpu2A03/cpu6502/dor/r_ir_reg[0]
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326    99.313 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][3]_i_5/O
                         net (fo=6, routed)           0.978   100.292    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_palette_reg[29][3]_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I4_O)        0.124   100.416 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[3]_i_2/O
                         net (fo=6, routed)           0.842   101.258    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]_4
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.124   101.382 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[3]_i_5/O
                         net (fo=4, routed)           0.618   102.000    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[3]_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I4_O)        0.124   102.124 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[3]_i_1__0/O
                         net (fo=6, routed)           1.149   103.273    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[2]
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.152   103.425 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][6]_i_11/O
                         net (fo=1, routed)           0.624   104.048    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam_reg[191][6]
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.326   104.374 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_6/O
                         net (fo=6, routed)           0.697   105.071    debuggerTop/nes/cpu2A03/cpu6502/abl/r_oamdma_address_reg[7]_1
    SLICE_X42Y45         LUT6 (Prop_lut6_I1_O)        0.124   105.195 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][7]_i_10/O
                         net (fo=1, routed)           0.552   105.747    debuggerTop/nes/clockEnable/r_palette_reg[29][2]
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.118   105.865 f  debuggerTop/nes/clockEnable/r_oam[255][7]_i_6/O
                         net (fo=25, routed)          0.698   106.563    debuggerTop/nes/clockEnable/r_counter_reg[0]_0
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.326   106.889 r  debuggerTop/nes/clockEnable/r_oam[191][2]_i_1/O
                         net (fo=112, routed)         0.964   107.852    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir_reg[2]
    SLICE_X32Y45         LUT4 (Prop_lut4_I1_O)        0.124   107.976 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3__0/O
                         net (fo=4, routed)           0.625   108.602    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[2]
    SLICE_X29Y41         LUT6 (Prop_lut6_I2_O)        0.124   108.726 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3/O
                         net (fo=1, routed)           0.404   109.130    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_3_n_2
    SLICE_X29Y40         LUT6 (Prop_lut6_I0_O)        0.124   109.254 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[2]_i_2/O
                         net (fo=4, routed)           0.758   110.012    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[2]
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.124   110.136 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2/O
                         net (fo=6, routed)           0.441   110.577    debuggerTop/nes/cpu2A03/cpu6502/abl/r_nes_write_address[2]_i_2_n_2
    SLICE_X40Y44         LUT6 (Prop_lut6_I5_O)        0.124   110.701 f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_oam[255][6]_i_4/O
                         net (fo=3, routed)           0.562   111.263    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[191][6]_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I2_O)        0.124   111.387 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[63][6]_i_1/O
                         net (fo=67, routed)          0.451   111.837    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_10
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.124   111.961 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[6]_i_1/O
                         net (fo=4, routed)           0.644   112.606    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_1[5]
    SLICE_X35Y44         LUT3 (Prop_lut3_I1_O)        0.124   112.730 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_3/O
                         net (fo=4, routed)           0.567   113.297    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[6]_0
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.118   113.415 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[6]_i_3__0/O
                         net (fo=1, routed)           0.310   113.725    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[6]_2
    SLICE_X28Y44         LUT6 (Prop_lut6_I1_O)        0.326   114.051 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[6]_i_1__0/O
                         net (fo=7, routed)           0.474   114.525    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[7]_0[3]
    SLICE_X33Y43         LUT3 (Prop_lut3_I1_O)        0.124   114.649 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[6]_i_1/O
                         net (fo=4, routed)           0.592   115.241    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write_reg[14]_1[0]
    SLICE_X37Y43         LUT3 (Prop_lut3_I1_O)        0.124   115.365 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][6]_i_5/O
                         net (fo=6, routed)           0.677   116.042    debuggerTop/nes/cpu2A03/cpu6502/ir/w_address_cpu[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.124   116.166 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[14]_i_1/O
                         net (fo=4, routed)           0.435   116.601    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir_reg[3]_0[2]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.124   116.725 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_oam[255][4]_i_4/O
                         net (fo=29, routed)          0.586   117.311    debuggerTop/nes/cpu2A03/cpu6502/ir/r_oamdma_address_reg[14]
    SLICE_X46Y47         LUT6 (Prop_lut6_I1_O)        0.124   117.435 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_t[14]_i_4/O
                         net (fo=124, routed)         0.702   118.137    debuggerTop/nes/ppu/background/w_rs_ppu[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.261 f  debuggerTop/nes/ppu/background/r_ir[5]_i_9/O
                         net (fo=1, routed)           0.493   118.753    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124   118.877 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7/O
                         net (fo=1, routed)           0.545   119.423    debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_7_n_2
    SLICE_X45Y50         LUT6 (Prop_lut6_I4_O)        0.124   119.547 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_ir[5]_i_4/O
                         net (fo=1, routed)           0.309   119.856    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][5]
    SLICE_X46Y50         LUT5 (Prop_lut5_I3_O)        0.124   119.980 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2/O
                         net (fo=288, routed)         1.156   121.135    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_ir[5]_i_2_2
    SLICE_X32Y44         LUT4 (Prop_lut4_I1_O)        0.124   121.259 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[5]_i_3__0/O
                         net (fo=4, routed)           0.589   121.848    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[5]_4
    SLICE_X31Y44         LUT2 (Prop_lut2_I1_O)        0.124   121.972 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_data[5]_i_3/O
                         net (fo=1, routed)           0.264   122.236    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_2
    SLICE_X31Y44         LUT6 (Prop_lut6_I1_O)        0.124   122.360 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[5]_i_1__0/O
                         net (fo=9, routed)           0.776   123.137    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data_reg[5]_0
    SLICE_X36Y43         LUT5 (Prop_lut5_I0_O)        0.150   123.287 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2/O
                         net (fo=2, routed)           0.706   123.992    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_2_n_2
    SLICE_X41Y45         LUT4 (Prop_lut4_I0_O)        0.326   124.318 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[13]_i_1/O
                         net (fo=32, routed)          0.446   124.764    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[1]_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124   124.888 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_3/O
                         net (fo=11, routed)          0.635   125.523    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[1]_13
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.124   125.647 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_en_i_2__1/O
                         net (fo=34, routed)          0.410   126.057    debuggerTop/mcu_ram/i_nes_en00_out
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.124   126.181 f  debuggerTop/mcu_ram/r_sample_data_write[20]_i_2/O
                         net (fo=2, routed)           0.600   126.781    debuggerTop/nes/cpu2A03/cpu6502/tcu/w_nes_ram_data_rd[1]
    SLICE_X48Y49         LUT5 (Prop_lut5_I2_O)        0.124   126.905 f  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][4]_i_5/O
                         net (fo=4, routed)           0.586   127.491    debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_write_data_reg[4]_2
    SLICE_X48Y50         LUT6 (Prop_lut6_I5_O)        0.124   127.615 f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_ir[4]_i_2/O
                         net (fo=5, routed)           0.813   128.429    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[4]_0
    SLICE_X35Y44         LUT5 (Prop_lut5_I4_O)        0.124   128.553 f  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[4]_i_4/O
                         net (fo=4, routed)           0.590   129.142    debuggerTop/nes/cpu2A03/cpu6502/ir/r_address_reg[4]_3
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124   129.266 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[4]_i_1__0/O
                         net (fo=3, routed)           0.452   129.718    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[4]_0[1]
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.124   129.842 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2/O
                         net (fo=2, routed)           0.600   130.442    debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_2_n_2
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.124   130.566 f  debuggerTop/nes/cpu2A03/cpu6502/ir/r_sample_data_write[12]_i_1/O
                         net (fo=3, routed)           0.471   131.037    debuggerTop/nes/clockEnable/D[1]
    SLICE_X46Y47         LUT3 (Prop_lut3_I1_O)        0.124   131.161 f  debuggerTop/nes/clockEnable/r_video_buffer[7]_i_3/O
                         net (fo=25, routed)          1.220   132.382    debuggerTop/nes/clockEnable/FSM_sequential_r_state_reg[1]
    SLICE_X51Y58         LUT6 (Prop_lut6_I5_O)        0.124   132.506 r  debuggerTop/nes/clockEnable/r_oam[255][7]_i_12/O
                         net (fo=1, routed)           1.051   133.557    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam_reg[255][7][0]
    SLICE_X51Y46         LUT6 (Prop_lut6_I3_O)        0.124   133.681 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7/O
                         net (fo=3, routed)           0.470   134.150    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[255][7]_i_7_n_2
    SLICE_X49Y48         LUT4 (Prop_lut4_I1_O)        0.124   134.274 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_oam[191][7]_i_3/O
                         net (fo=159, routed)         0.833   135.107    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_counter_reg[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I0_O)        0.124   135.231 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_data[7]_i_9__2/O
                         net (fo=5, routed)           0.639   135.871    debuggerTop/nes/cpu2A03/cpu6502/ir/r_data_reg[7]_2
    SLICE_X30Y43         LUT4 (Prop_lut4_I2_O)        0.150   136.021 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_address[7]_i_9__0/O
                         net (fo=1, routed)           0.452   136.473    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[7]_3
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.328   136.801 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[7]_i_2/O
                         net (fo=5, routed)           1.075   137.876    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_2[7]
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124   138.000 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_nes_read_data[7]_i_2/O
                         net (fo=10, routed)          0.705   138.705    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_0
    SLICE_X50Y50         LUT5 (Prop_lut5_I1_O)        0.124   138.829 r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_oam[255][0]_i_2/O
                         net (fo=5, routed)           0.767   139.596    debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette_reg[0][0]
    SLICE_X46Y48         LUT6 (Prop_lut6_I1_O)        0.124   139.720 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_palette[29][0]_i_1/O
                         net (fo=37, routed)          1.101   140.821    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[0]
    SLICE_X25Y42         LUT5 (Prop_lut5_I3_O)        0.124   140.945 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[0]_i_3/O
                         net (fo=3, routed)           0.313   141.259    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[0]_1
    SLICE_X26Y42         LUT6 (Prop_lut6_I2_O)        0.124   141.383 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[0]_i_2/O
                         net (fo=5, routed)           1.269   142.652    debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write_reg[0]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I2_O)        0.148   142.800 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_2/O
                         net (fo=5, routed)           0.918   143.718    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.354   144.072 r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_sample_data_write[0]_i_1/O
                         net (fo=4, routed)           0.678   144.750    debuggerTop/nes/clockEnable/D[0]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.328   145.078 r  debuggerTop/nes/clockEnable/r_t[14]_i_5/O
                         net (fo=142, routed)         0.748   145.826    debuggerTop/nes/clockEnable/w_rs_ppu[0]
    SLICE_X44Y56         LUT5 (Prop_lut5_I1_O)        0.124   145.950 r  debuggerTop/nes/clockEnable/r_oam[255][1]_i_6/O
                         net (fo=1, routed)           0.836   146.786    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data[1]
    SLICE_X44Y51         LUT6 (Prop_lut6_I4_O)        0.124   146.910 f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3/O
                         net (fo=4, routed)           0.480   147.390    debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[255][1]_i_3_n_2
    SLICE_X46Y51         LUT6 (Prop_lut6_I2_O)        0.124   147.514 r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_oam[63][1]_i_1/O
                         net (fo=97, routed)          1.045   148.559    debuggerTop/nes/cpu2A03/cpu6502/dl/r_address_reg[1]
    SLICE_X31Y44         LUT5 (Prop_lut5_I4_O)        0.124   148.683 r  debuggerTop/nes/cpu2A03/cpu6502/dl/r_address[1]_i_4/O
                         net (fo=3, routed)           0.491   149.174    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]_2
    SLICE_X28Y42         LUT6 (Prop_lut6_I2_O)        0.124   149.298 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address[1]_i_2/O
                         net (fo=6, routed)           0.798   150.096    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_add_reg[2][1]
    SLICE_X40Y43         LUT3 (Prop_lut3_I0_O)        0.124   150.220 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_2/O
                         net (fo=2, routed)           0.654   150.874    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_address_reg[1]
    SLICE_X41Y43         LUT4 (Prop_lut4_I0_O)        0.124   150.998 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_sample_data_write[1]_i_1/O
                         net (fo=4, routed)           0.758   151.756    debuggerTop/nes/cpu2A03/cpu6502/tcu/FSM_sequential_r_state_reg[0]
    SLICE_X51Y45         LUT6 (Prop_lut6_I0_O)        0.124   151.880 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_nes_write_address[1]_i_1__0/O
                         net (fo=2, routed)           0.419   152.299    debuggerTop/mcu_ram/D[1]
    SLICE_X51Y45         LUT6 (Prop_lut6_I5_O)        0.124   152.423 r  debuggerTop/mcu_ram/blockRam_i_17__0/O
                         net (fo=16, routed)          1.971   154.394    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    185.149   185.149 r  
    E3                                                0.000   185.149 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   185.149    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   186.560 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   187.722    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   180.398 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   182.037    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   182.128 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.731   183.859    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.568   184.427    
                         clock uncertainty           -0.183   184.244    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   183.678    debuggerTop/memory_ram/blockRam/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        183.678    
                         arrival time                        -154.394    
  -------------------------------------------------------------------
                         slack                                 29.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 pll/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'o_clk_5mhz_clk_wiz_0'  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        1.775ns  (logic 0.116ns (6.535%)  route 1.659ns (93.465%))
  Logic Levels:           3  (BUFG=1 LUT6=2)
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 91.814 - 92.574 ) 
    Source Clock Delay      (SCD):    -1.689ns = ( 90.885 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.749    92.160    debuggerTop/nes/cpu2A03/cpu6502/ir/o_clk_5mhz
    SLICE_X26Y36         LUT6 (Prop_lut6_I4_O)        0.045    92.205 r  debuggerTop/nes/cpu2A03/cpu6502/ir/r_n_i_2/O
                         net (fo=2, routed)           0.411    92.616    debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_reg_1
    SLICE_X26Y38         LUT6 (Prop_lut6_I1_O)        0.045    92.661 r  debuggerTop/nes/cpu2A03/cpu6502/tcu/r_n_i_1/O
                         net (fo=1, routed)           0.000    92.661    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_4
    SLICE_X26Y38         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.913    91.814    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X26Y38         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg/C  (IS_INVERTED)
                         clock pessimism              0.557    92.371    
                         clock uncertainty            0.183    92.554    
    SLICE_X26Y38         FDCE (Hold_fdce_C_D)         0.099    92.653    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg
  -------------------------------------------------------------------
                         required time                        -92.653    
                         arrival time                          92.661    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.332ns  (logic 0.191ns (57.500%)  route 0.141ns (42.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 91.734 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 91.974 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.564    91.974    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X43Y63         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDCE (Prop_fdce_C_Q)         0.146    92.120 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/Q
                         net (fo=1, routed)           0.141    92.261    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg_n_2_[4]
    SLICE_X42Y64         LUT6 (Prop_lut6_I4_O)        0.045    92.306 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[5]_i_1__1/O
                         net (fo=1, routed)           0.000    92.306    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[5]_i_1__1_n_2
    SLICE_X42Y64         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    91.734    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X42Y64         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.255    91.989    
                         clock uncertainty            0.183    92.172    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.124    92.296    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                        -92.296    
                         arrival time                          92.306    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_t_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/r_v_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.564ns  (logic 0.281ns (49.840%)  route 0.283ns (50.161%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 91.730 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 91.972 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.562    91.972    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X51Y62         FDCE                                         r  debuggerTop/nes/ppu/background/r_t_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDCE (Prop_fdce_C_Q)         0.146    92.118 r  debuggerTop/nes/ppu/background/r_t_reg[2]/Q
                         net (fo=1, routed)           0.150    92.268    debuggerTop/nes/ppu/background/r_t_reg_n_2_[2]
    SLICE_X53Y63         LUT5 (Prop_lut5_I3_O)        0.045    92.313 r  debuggerTop/nes/ppu/background/r_v[2]_i_3/O
                         net (fo=1, routed)           0.082    92.394    debuggerTop/nes/ppu/background/ppuIncrementX/r_v_reg[2]_1
    SLICE_X53Y63         LUT6 (Prop_lut6_I5_O)        0.045    92.439 r  debuggerTop/nes/ppu/background/ppuIncrementX/r_v[2]_i_2/O
                         net (fo=1, routed)           0.051    92.491    debuggerTop/nes/ppu/background/ppuIncrementX/r_v[2]_i_2_n_2
    SLICE_X53Y63         LUT6 (Prop_lut6_I5_O)        0.045    92.536 r  debuggerTop/nes/ppu/background/ppuIncrementX/r_v[2]_i_1/O
                         net (fo=1, routed)           0.000    92.536    debuggerTop/nes/ppu/background/ppuIncrementX_n_14
    SLICE_X53Y63         FDCE                                         r  debuggerTop/nes/ppu/background/r_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.829    91.730    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X53Y63         FDCE                                         r  debuggerTop/nes/ppu/background/r_v_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.504    92.234    
                         clock uncertainty            0.183    92.417    
    SLICE_X53Y63         FDCE (Hold_fdce_C_D)         0.098    92.515    debuggerTop/nes/ppu/background/r_v_reg[2]
  -------------------------------------------------------------------
                         required time                        -92.515    
                         arrival time                          92.536    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.319ns  (logic 0.191ns (59.842%)  route 0.128ns (40.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 91.734 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 91.974 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.564    91.974    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X45Y63         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y63         FDCE (Prop_fdce_C_Q)         0.146    92.120 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[4]/Q
                         net (fo=1, routed)           0.128    92.248    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[4]
    SLICE_X43Y63         LUT6 (Prop_lut6_I5_O)        0.045    92.293 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[4]_i_1__1/O
                         net (fo=1, routed)           0.000    92.293    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[4]_i_1__1_n_2
    SLICE_X43Y63         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    91.734    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X43Y63         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.255    91.989    
                         clock uncertainty            0.183    92.172    
    SLICE_X43Y63         FDCE (Hold_fdce_C_D)         0.099    92.271    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                        -92.271    
                         arrival time                          92.293    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.318ns  (logic 0.146ns (45.877%)  route 0.172ns (54.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 91.736 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 91.976 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.566    91.976    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y60         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.146    92.122 r  debuggerTop/nes/ppu/r_ppuaddr_reg[6]/Q
                         net (fo=2, routed)           0.172    92.294    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[4]
    SLICE_X46Y60         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.835    91.736    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y60         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.011    
                         clock uncertainty            0.183    92.194    
    SLICE_X46Y60         FDRE (Hold_fdre_C_D)         0.068    92.262    debuggerTop/nes/ppu/r_video_address_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.262    
                         arrival time                          92.294    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.358%)  route 0.177ns (55.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.598    -0.566    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.177    -0.248    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[1]
    SLICE_X76Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.869    -0.804    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.183    -0.346    
    SLICE_X76Y90         FDRE (Hold_fdre_C_D)         0.060    -0.286    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.778%)  route 0.181ns (56.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.598    -0.566    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X79Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/Q
                         net (fo=2, routed)           0.181    -0.244    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4]
    SLICE_X76Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.869    -0.804    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X76Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]/C
                         clock pessimism              0.275    -0.529    
                         clock uncertainty            0.183    -0.346    
    SLICE_X76Y90         FDRE (Hold_fdre_C_D)         0.064    -0.282    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.362ns  (logic 0.250ns (69.028%)  route 0.112ns (30.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 91.734 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 91.974 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.564    91.974    debuggerTop/nes/ppu/background/o_clk_5mhz
    SLICE_X42Y63         FDCE                                         r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDCE (Prop_fdce_C_Q)         0.151    92.125 r  debuggerTop/nes/ppu/background/r_video_background_pattern_low_reg[6]/Q
                         net (fo=1, routed)           0.112    92.237    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/Q[6]
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.099    92.336 r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000    92.336    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data[6]_i_1__1_n_2
    SLICE_X42Y64         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.833    91.734    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/o_clk_5mhz
    SLICE_X42Y64         FDCE                                         r  debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.255    91.989    
                         clock uncertainty            0.183    92.172    
    SLICE_X42Y64         FDCE (Hold_fdce_C_D)         0.125    92.297    debuggerTop/nes/ppu/background/backgroundShiftPatternTableLow/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                        -92.297    
                         arrival time                          92.336    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/r_ppuaddr_reg[7]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/r_video_address_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.326ns  (logic 0.146ns (44.751%)  route 0.180ns (55.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 91.736 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 91.976 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.566    91.976    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X45Y60         FDCE                                         r  debuggerTop/nes/ppu/r_ppuaddr_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.146    92.122 r  debuggerTop/nes/ppu/r_ppuaddr_reg[7]/Q
                         net (fo=2, routed)           0.180    92.302    debuggerTop/nes/ppu/r_ppuaddr_reg[15]_0[5]
    SLICE_X46Y60         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.835    91.736    debuggerTop/nes/ppu/o_clk_5mhz
    SLICE_X46Y60         FDRE                                         r  debuggerTop/nes/ppu/r_video_address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.275    92.011    
                         clock uncertainty            0.183    92.194    
    SLICE_X46Y60         FDRE (Hold_fdre_C_D)         0.068    92.262    debuggerTop/nes/ppu/r_video_address_reg[7]
  -------------------------------------------------------------------
                         required time                        -92.262    
                         arrival time                          92.302    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 fall@92.574ns)
  Data Path Delay:        0.337ns  (logic 0.191ns (56.647%)  route 0.146ns (43.353%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns = ( 91.739 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.595ns = ( 91.979 - 92.574 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250    92.824 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    93.264    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    90.885 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    91.384    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    91.410 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.569    91.979    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X29Y62         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDCE (Prop_fdce_C_Q)         0.146    92.125 r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[2]/Q
                         net (fo=1, routed)           0.146    92.271    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data__6[2]
    SLICE_X28Y62         LUT5 (Prop_lut5_I4_O)        0.045    92.316 r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data[3]_i_1__6/O
                         net (fo=1, routed)           0.000    92.316    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data[3]_i_1__6_n_2
    SLICE_X28Y62         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438    93.012 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    93.492    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    90.329 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    90.872    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    90.901 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.838    91.739    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/o_clk_5mhz
    SLICE_X28Y62         FDCE                                         r  debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.253    91.992    
                         clock uncertainty            0.183    92.175    
    SLICE_X28Y62         FDCE (Hold_fdce_C_D)         0.098    92.273    debuggerTop/nes/ppu/sprites/genblk1[3].shiftTileHi/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                        -92.273    
                         arrival time                          92.316    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.602ns,  Total Violation       -1.602ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.602ns  (required time - arrival time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.990ns  (o_clk_5mhz_clk_wiz_0_1 rise@555.445ns - o_clk_25mhz_clk_wiz_0_1 rise@554.456ns)
  Data Path Delay:        2.056ns  (logic 0.456ns (22.178%)  route 1.600ns (77.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 553.905 - 555.445 ) 
    Source Clock Delay      (SCD):    -0.944ns = ( 553.511 - 554.456 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                    554.456   554.456 r  
    E3                                                0.000   554.456 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   554.456    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482   555.937 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   557.170    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070   550.100 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719   551.819    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   551.915 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.596   553.511    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y125        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.456   553.967 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           1.600   555.568    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                    555.445   555.445 r  
    E3                                                0.000   555.445 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000   555.445    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411   556.857 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   558.019    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   550.695 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   552.334    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   552.425 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.480   553.905    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.395   554.300    
                         clock uncertainty           -0.294   554.006    
    SLICE_X51Y126        FDCE (Setup_fdce_C_D)       -0.040   553.966    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                        553.966    
                         arrival time                        -555.567    
  -------------------------------------------------------------------
                         slack                                 -1.602    

Slack (MET) :             38.284ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.055ns  (logic 0.419ns (39.731%)  route 0.636ns (60.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.636     1.055    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.265    39.339    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         39.339    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 38.284    

Slack (MET) :             38.345ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.992ns  (logic 0.419ns (42.258%)  route 0.573ns (57.742%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.573     0.992    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.267    39.337    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         39.337    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                 38.345    

Slack (MET) :             38.350ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.576%)  route 0.565ns (57.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.565     0.984    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X77Y90         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y90         FDRE (Setup_fdre_C_D)       -0.270    39.334    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         39.334    
                         arrival time                          -0.984    
  -------------------------------------------------------------------
                         slack                                 38.350    

Slack (MET) :             38.434ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.075ns  (logic 0.456ns (42.411%)  route 0.619ns (57.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.619     1.075    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 38.434    

Slack (MET) :             38.474ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.035ns  (logic 0.456ns (44.078%)  route 0.579ns (55.922%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.579     1.035    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X77Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y88         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                 38.474    

Slack (MET) :             38.475ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.861ns  (logic 0.419ns (48.654%)  route 0.442ns (51.346%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y90         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.442     0.861    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X77Y88         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y88         FDRE (Setup_fdre_C_D)       -0.268    39.336    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         39.336    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                 38.475    

Slack (MET) :             38.486ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        1.025ns  (logic 0.456ns (44.480%)  route 0.569ns (55.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y90                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X75Y90         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.569     1.025    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X77Y89         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X77Y89         FDRE (Setup_fdre_C_D)       -0.093    39.511    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         39.511    
                         arrival time                          -1.025    
  -------------------------------------------------------------------
                         slack                                 38.486    

Slack (MET) :             38.528ns  (required time - arrival time)
  Source:                 debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.604ns  (MaxDelay Path 39.604ns)
  Data Path Delay:        0.981ns  (logic 0.456ns (46.471%)  route 0.525ns (53.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 39.604ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91                                      0.000     0.000 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.525     0.981    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X72Y91         FDRE                                         r  debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   39.604    39.604    
    SLICE_X72Y91         FDRE (Setup_fdre_C_D)       -0.095    39.509    debuggerTop/video_fifo/fifo_ip/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         39.509    
                         arrival time                          -0.981    
  -------------------------------------------------------------------
                         slack                                 38.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 debuggerTop/video_output_sync/r_data_0_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/video_output_sync/r_data_1_reg/D
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             o_clk_5mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.141ns (16.607%)  route 0.708ns (83.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.546    -0.618    debuggerTop/video_output_sync/o_clk_25mhz
    SLICE_X51Y125        FDCE                                         r  debuggerTop/video_output_sync/r_data_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y125        FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  debuggerTop/video_output_sync/r_data_0_reg/Q
                         net (fo=1, routed)           0.708     0.231    debuggerTop/video_output_sync/r_data_0
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.814    -0.859    debuggerTop/video_output_sync/o_clk_5mhz
    SLICE_X51Y126        FDCE                                         r  debuggerTop/video_output_sync/r_data_1_reg/C
                         clock pessimism              0.557    -0.303    
                         clock uncertainty            0.294    -0.009    
    SLICE_X51Y126        FDCE (Hold_fdce_C_D)         0.078     0.069    debuggerTop/video_output_sync/r_data_1_reg
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__8/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__8
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__9/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__9
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.605ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__15/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.138    38.512    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.107    debuggerTop/vga_generator/r_x_reg[1]_rep__15
  -------------------------------------------------------------------
                         required time                         38.107    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.605    

Slack (MET) :             35.605ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__5/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.138    38.512    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.107    debuggerTop/vga_generator/r_x_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         38.107    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.605    

Slack (MET) :             35.605ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.138    38.512    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.107    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                         38.107    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.605    

Slack (MET) :             35.605ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__9/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.138    38.512    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.107    debuggerTop/vga_generator/r_x_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                         38.107    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.605    

Slack (MET) :             35.745ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.673%)  route 2.702ns (82.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.862     2.343    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X51Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                 35.745    

Slack (MET) :             35.756ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.580ns (17.622%)  route 2.711ns (82.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.871     2.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.491    38.074    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.577    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X48Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 35.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.584%)  route 0.422ns (69.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.119    -0.006    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X47Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.254    -0.601    
    SLICE_X47Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.693    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.504    -0.352    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.419    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__13/C
                         clock pessimism              0.504    -0.352    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.419    debuggerTop/vga_generator/r_x_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.504    -0.352    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.419    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.504    -0.352    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.419    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.504    -0.352    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.419    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.504    -0.351    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.504    -0.351    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__13/C
                         clock pessimism              0.504    -0.351    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    debuggerTop/vga_generator/r_x_reg[2]_rep__13
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__14/C
                         clock pessimism              0.504    -0.351    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    debuggerTop/vga_generator/r_x_reg[2]_rep__14
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.831    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__8/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__8
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__9/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__9
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.605ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__15/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.138    38.512    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.107    debuggerTop/vga_generator/r_x_reg[1]_rep__15
  -------------------------------------------------------------------
                         required time                         38.107    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.605    

Slack (MET) :             35.605ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__5/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.138    38.512    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.107    debuggerTop/vga_generator/r_x_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         38.107    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.605    

Slack (MET) :             35.605ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.138    38.512    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.107    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                         38.107    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.605    

Slack (MET) :             35.605ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__9/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.138    38.512    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.107    debuggerTop/vga_generator/r_x_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                         38.107    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.605    

Slack (MET) :             35.745ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.673%)  route 2.702ns (82.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.862     2.343    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X51Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                 35.745    

Slack (MET) :             35.756ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.580ns (17.622%)  route 2.711ns (82.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.871     2.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.491    38.074    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.577    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X48Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 35.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.584%)  route 0.422ns (69.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.119    -0.006    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X47Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.254    -0.601    
                         clock uncertainty            0.138    -0.463    
    SLICE_X47Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.282    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__13/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.282    debuggerTop/vga_generator/r_x_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.282    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.282    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.282    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.504    -0.351    
                         clock uncertainty            0.138    -0.214    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.281    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.504    -0.351    
                         clock uncertainty            0.138    -0.214    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.281    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__13/C
                         clock pessimism              0.504    -0.351    
                         clock uncertainty            0.138    -0.214    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.281    debuggerTop/vga_generator/r_x_reg[2]_rep__13
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__14/C
                         clock pessimism              0.504    -0.351    
                         clock uncertainty            0.138    -0.214    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.281    debuggerTop/vga_generator/r_x_reg[2]_rep__14
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.693    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.549ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__8/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__8
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.493ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__9/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.138    38.494    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.175    debuggerTop/vga_generator/r_x_reg[2]_rep__9
  -------------------------------------------------------------------
                         required time                         38.175    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.493    

Slack (MET) :             35.605ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__15/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.138    38.512    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.107    debuggerTop/vga_generator/r_x_reg[1]_rep__15
  -------------------------------------------------------------------
                         required time                         38.107    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.605    

Slack (MET) :             35.605ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__5/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.138    38.512    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.107    debuggerTop/vga_generator/r_x_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         38.107    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.605    

Slack (MET) :             35.605ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.138    38.512    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.107    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                         38.107    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.605    

Slack (MET) :             35.605ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__9/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.138    38.512    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.107    debuggerTop/vga_generator/r_x_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                         38.107    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.605    

Slack (MET) :             35.745ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.673%)  route 2.702ns (82.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.862     2.343    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.138    38.493    
    SLICE_X51Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.088    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                 35.745    

Slack (MET) :             35.756ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.580ns (17.622%)  route 2.711ns (82.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.871     2.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.491    38.074    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.577    38.651    
                         clock uncertainty           -0.138    38.513    
    SLICE_X48Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.108    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.108    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 35.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.584%)  route 0.422ns (69.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.119    -0.006    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X47Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.254    -0.601    
                         clock uncertainty            0.138    -0.463    
    SLICE_X47Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.555    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.282    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__13/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.282    debuggerTop/vga_generator/r_x_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.282    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.282    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.504    -0.352    
                         clock uncertainty            0.138    -0.215    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.282    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.504    -0.351    
                         clock uncertainty            0.138    -0.214    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.281    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.504    -0.351    
                         clock uncertainty            0.138    -0.214    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.281    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__13/C
                         clock pessimism              0.504    -0.351    
                         clock uncertainty            0.138    -0.214    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.281    debuggerTop/vga_generator/r_x_reg[2]_rep__13
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__14/C
                         clock pessimism              0.504    -0.351    
                         clock uncertainty            0.138    -0.214    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.281    debuggerTop/vga_generator/r_x_reg[2]_rep__14
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.693    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_25mhz_clk_wiz_0_1
  To Clock:  o_clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.498ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__11/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.132    38.500    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.181    debuggerTop/vga_generator/r_x_reg[2]_rep__11
  -------------------------------------------------------------------
                         required time                         38.181    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.498    

Slack (MET) :             35.498ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__5/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.132    38.500    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.181    debuggerTop/vga_generator/r_x_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                         38.181    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.498    

Slack (MET) :             35.498ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__8/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__8/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.132    38.500    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.181    debuggerTop/vga_generator/r_x_reg[2]_rep__8
  -------------------------------------------------------------------
                         required time                         38.181    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.498    

Slack (MET) :             35.498ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 0.580ns (16.017%)  route 3.041ns (83.983%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 38.072 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.201     2.682    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X50Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.489    38.072    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X50Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__9/C
                         clock pessimism              0.560    38.632    
                         clock uncertainty           -0.132    38.500    
    SLICE_X50Y134        FDCE (Recov_fdce_C_CLR)     -0.319    38.181    debuggerTop/vga_generator/r_x_reg[2]_rep__9
  -------------------------------------------------------------------
                         required time                         38.181    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 35.498    

Slack (MET) :             35.610ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__15/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__15/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.132    38.518    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.113    debuggerTop/vga_generator/r_x_reg[1]_rep__15
  -------------------------------------------------------------------
                         required time                         38.113    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.610    

Slack (MET) :             35.610ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__5/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.132    38.518    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.113    debuggerTop/vga_generator/r_x_reg[1]_rep__5
  -------------------------------------------------------------------
                         required time                         38.113    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.610    

Slack (MET) :             35.610ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__6/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.132    38.518    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.113    debuggerTop/vga_generator/r_x_reg[1]_rep__6
  -------------------------------------------------------------------
                         required time                         38.113    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.610    

Slack (MET) :             35.610ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.441ns  (logic 0.580ns (16.854%)  route 2.861ns (83.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 38.073 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          2.021     2.502    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.490    38.073    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__9/C
                         clock pessimism              0.577    38.650    
                         clock uncertainty           -0.132    38.518    
    SLICE_X48Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.113    debuggerTop/vga_generator/r_x_reg[1]_rep__9
  -------------------------------------------------------------------
                         required time                         38.113    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                 35.610    

Slack (MET) :             35.751ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.580ns (17.673%)  route 2.702ns (82.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 38.071 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.862     2.343    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X51Y133        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.488    38.071    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X51Y133        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__7/C
                         clock pessimism              0.560    38.631    
                         clock uncertainty           -0.132    38.499    
    SLICE_X51Y133        FDCE (Recov_fdce_C_CLR)     -0.405    38.094    debuggerTop/vga_generator/r_x_reg[1]_rep__7
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -2.343    
  -------------------------------------------------------------------
                         slack                                 35.751    

Slack (MET) :             35.761ns  (required time - arrival time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
                            (recovery check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            39.604ns  (o_clk_25mhz_clk_wiz_0_1 rise@39.604ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 0.580ns (17.622%)  route 2.711ns (82.378%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 38.074 - 39.604 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.601    -0.939    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.456    -0.483 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.840     0.357    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.124     0.481 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          1.871     2.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X48Y134        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.604    39.604 r  
    E3                                                0.000    39.604 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    39.604    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.015 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.177    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    34.853 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.492    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.583 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        1.491    38.074    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X48Y134        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__10/C
                         clock pessimism              0.577    38.651    
                         clock uncertainty           -0.132    38.519    
    SLICE_X48Y134        FDCE (Recov_fdce_C_CLR)     -0.405    38.114    debuggerTop/vga_generator/r_x_reg[2]_rep__10
  -------------------------------------------------------------------
                         required time                         38.114    
                         arrival time                          -2.352    
  -------------------------------------------------------------------
                         slack                                 35.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.584%)  route 0.422ns (69.416%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.119    -0.006    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X47Y127        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X47Y127        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__1/C
                         clock pessimism              0.254    -0.601    
    SLICE_X47Y127        FDCE (Remov_fdce_C_CLR)     -0.092    -0.693    debuggerTop/vga_generator/r_x_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__12/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__12/C
                         clock pessimism              0.504    -0.352    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.419    debuggerTop/vga_generator/r_x_reg[1]_rep__12
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__13/C
                         clock pessimism              0.504    -0.352    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.419    debuggerTop/vga_generator/r_x_reg[1]_rep__13
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__2/C
                         clock pessimism              0.504    -0.352    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.419    debuggerTop/vga_generator/r_x_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__3/C
                         clock pessimism              0.504    -0.352    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.419    debuggerTop/vga_generator/r_x_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.186ns (19.260%)  route 0.780ns (80.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.477     0.352    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y120        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.856    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y120        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__4/C
                         clock pessimism              0.504    -0.352    
    SLICE_X54Y120        FDCE (Remov_fdce_C_CLR)     -0.067    -0.419    debuggerTop/vga_generator/r_x_reg[2]_rep__4
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__3/C
                         clock pessimism              0.504    -0.351    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    debuggerTop/vga_generator/r_x_reg[1]_rep__3
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[1]_rep__4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[1]_rep__4/C
                         clock pessimism              0.504    -0.351    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    debuggerTop/vga_generator/r_x_reg[1]_rep__4
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__13/C
                         clock pessimism              0.504    -0.351    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    debuggerTop/vga_generator/r_x_reg[2]_rep__13
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 debuggerTop/video_output/r_vga_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Destination:            debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
                            (removal check against rising-edge clock o_clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.802ns period=39.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_25mhz_clk_wiz_0_1 rise@0.000ns - o_clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.111%)  route 0.841ns (81.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.550    -0.614    debuggerTop/video_output/o_clk_25mhz
    SLICE_X48Y127        FDCE                                         r  debuggerTop/video_output/r_vga_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDCE (Prop_fdce_C_Q)         0.141    -0.473 r  debuggerTop/video_output/r_vga_reset_n_reg/Q
                         net (fo=4, routed)           0.303    -0.170    debuggerTop/video_output/w_vga_reset_n
    SLICE_X47Y127        LUT1 (Prop_lut1_I0_O)        0.045    -0.125 f  debuggerTop/video_output/r_x[10]_i_2/O
                         net (fo=60, routed)          0.538     0.413    debuggerTop/vga_generator/r_x_reg[10]_0
    SLICE_X54Y119        FDCE                                         f  debuggerTop/vga_generator/r_x_reg[2]_rep__14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout2_buf/O
                         net (fo=9321, routed)        0.817    -0.855    debuggerTop/vga_generator/o_clk_25mhz
    SLICE_X54Y119        FDCE                                         r  debuggerTop/vga_generator/r_x_reg[2]_rep__14/C
                         clock pessimism              0.504    -0.351    
    SLICE_X54Y119        FDCE (Remov_fdce_C_CLR)     -0.067    -0.418    debuggerTop/vga_generator/r_x_reg[2]_rep__14
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.831    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       81.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.629ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.263ns  (logic 0.580ns (5.651%)  route 9.683ns (94.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.159     9.522    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]_0
    SLICE_X31Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.686    91.240    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X31Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X31Y44         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                 81.629    

Slack (MET) :             81.781ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.006     9.369    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_3
    SLICE_X27Y40         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.686    91.240    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X27Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X27Y40         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 81.781    

Slack (MET) :             81.781ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.006     9.369    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_3
    SLICE_X27Y40         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.686    91.240    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X27Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X27Y40         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 81.781    

Slack (MET) :             81.782ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.782    

Slack (MET) :             81.782ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.782    

Slack (MET) :             81.782ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.782    

Slack (MET) :             81.782ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.782    

Slack (MET) :             81.782ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.782    

Slack (MET) :             81.786ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.106ns  (logic 0.580ns (5.739%)  route 9.526ns (94.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.002     9.365    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]_1
    SLICE_X29Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X29Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X29Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 81.786    

Slack (MET) :             81.786ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.106ns  (logic 0.580ns (5.739%)  route 9.526ns (94.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.002     9.365    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]_1
    SLICE_X29Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X29Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X29Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 81.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.040ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.186ns (5.778%)  route 3.033ns (94.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.557     2.686    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X40Y47         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X40Y47         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X40Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.040ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.186ns (5.778%)  route 3.033ns (94.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.557     2.686    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X40Y47         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X40Y47         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.501    -0.262    
    SLICE_X40Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.081ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.186ns (5.707%)  route 3.073ns (94.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.597     2.727    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X40Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.910    -0.763    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X40Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.501    -0.263    
    SLICE_X40Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.355    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.150ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.186ns (5.547%)  route 3.167ns (94.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.691     2.821    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X38Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.910    -0.763    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.501    -0.263    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.330    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.158ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.186ns (5.574%)  route 3.151ns (94.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.675     2.805    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X37Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.186ns (5.574%)  route 3.151ns (94.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.675     2.805    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X37Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.186ns (5.574%)  route 3.151ns (94.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.675     2.805    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X37Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.211ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.186ns (5.447%)  route 3.229ns (94.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.753     2.882    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X34Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.329    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.211ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.186ns (5.447%)  route 3.229ns (94.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.753     2.882    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X34Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.329    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.232ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.186ns (5.455%)  route 3.224ns (94.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.748     2.877    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X40Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.910    -0.763    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X40Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.263    
    SLICE_X40Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.355    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  3.232    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       81.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.629ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.263ns  (logic 0.580ns (5.651%)  route 9.683ns (94.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.159     9.522    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]_0
    SLICE_X31Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.686    91.240    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X31Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X31Y44         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                 81.629    

Slack (MET) :             81.781ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.006     9.369    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_3
    SLICE_X27Y40         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.686    91.240    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X27Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X27Y40         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 81.781    

Slack (MET) :             81.781ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.006     9.369    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_3
    SLICE_X27Y40         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.686    91.240    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X27Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X27Y40         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 81.781    

Slack (MET) :             81.782ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.782    

Slack (MET) :             81.782ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.782    

Slack (MET) :             81.782ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.782    

Slack (MET) :             81.782ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.782    

Slack (MET) :             81.782ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.782    

Slack (MET) :             81.786ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.106ns  (logic 0.580ns (5.739%)  route 9.526ns (94.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.002     9.365    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]_1
    SLICE_X29Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X29Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X29Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 81.786    

Slack (MET) :             81.786ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.106ns  (logic 0.580ns (5.739%)  route 9.526ns (94.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.002     9.365    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]_1
    SLICE_X29Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X29Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X29Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 81.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.857ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.186ns (5.778%)  route 3.033ns (94.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.557     2.686    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X40Y47         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X40Y47         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.183    -0.079    
    SLICE_X40Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.171    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.857ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.186ns (5.778%)  route 3.033ns (94.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.557     2.686    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X40Y47         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X40Y47         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.183    -0.079    
    SLICE_X40Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.171    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.898ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.186ns (5.707%)  route 3.073ns (94.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.597     2.727    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X40Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.910    -0.763    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X40Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.501    -0.263    
                         clock uncertainty            0.183    -0.080    
    SLICE_X40Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.172    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.967ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.186ns (5.547%)  route 3.167ns (94.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.691     2.821    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X38Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.910    -0.763    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.501    -0.263    
                         clock uncertainty            0.183    -0.080    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.147    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.975ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.186ns (5.574%)  route 3.151ns (94.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.675     2.805    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X37Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.183    -0.079    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.171    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.186ns (5.574%)  route 3.151ns (94.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.675     2.805    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X37Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.183    -0.079    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.171    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.186ns (5.574%)  route 3.151ns (94.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.675     2.805    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X37Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.183    -0.079    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.171    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.028ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.186ns (5.447%)  route 3.229ns (94.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.753     2.882    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X34Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.183    -0.079    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.146    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.028ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.186ns (5.447%)  route 3.229ns (94.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.753     2.882    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X34Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.183    -0.079    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.146    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.049ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.186ns (5.455%)  route 3.224ns (94.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.748     2.877    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X40Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.910    -0.763    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X40Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.263    
                         clock uncertainty            0.183    -0.080    
    SLICE_X40Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.172    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  3.049    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       81.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.857ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.629ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.263ns  (logic 0.580ns (5.651%)  route 9.683ns (94.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.159     9.522    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]_0
    SLICE_X31Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.686    91.240    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X31Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X31Y44         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                 81.629    

Slack (MET) :             81.781ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.006     9.369    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_3
    SLICE_X27Y40         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.686    91.240    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X27Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X27Y40         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 81.781    

Slack (MET) :             81.781ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.006     9.369    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_3
    SLICE_X27Y40         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.686    91.240    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X27Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.183    91.553    
    SLICE_X27Y40         FDCE (Recov_fdce_C_CLR)     -0.402    91.151    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                         91.151    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 81.781    

Slack (MET) :             81.782ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.782    

Slack (MET) :             81.782ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.782    

Slack (MET) :             81.782ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.782    

Slack (MET) :             81.782ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.782    

Slack (MET) :             81.782ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.782    

Slack (MET) :             81.786ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.106ns  (logic 0.580ns (5.739%)  route 9.526ns (94.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.002     9.365    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]_1
    SLICE_X29Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X29Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X29Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 81.786    

Slack (MET) :             81.786ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.106ns  (logic 0.580ns (5.739%)  route 9.526ns (94.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.002     9.365    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]_1
    SLICE_X29Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X29Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.183    91.554    
    SLICE_X29Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.152    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.152    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 81.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.857ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.186ns (5.778%)  route 3.033ns (94.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.557     2.686    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X40Y47         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X40Y47         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.183    -0.079    
    SLICE_X40Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.171    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.857ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.186ns (5.778%)  route 3.033ns (94.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.557     2.686    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X40Y47         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X40Y47         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.183    -0.079    
    SLICE_X40Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.171    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.898ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.186ns (5.707%)  route 3.073ns (94.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.597     2.727    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X40Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.910    -0.763    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X40Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.501    -0.263    
                         clock uncertainty            0.183    -0.080    
    SLICE_X40Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.172    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             2.967ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.186ns (5.547%)  route 3.167ns (94.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.691     2.821    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X38Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.910    -0.763    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.501    -0.263    
                         clock uncertainty            0.183    -0.080    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.147    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             2.975ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.186ns (5.574%)  route 3.151ns (94.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.675     2.805    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X37Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.183    -0.079    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.171    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.186ns (5.574%)  route 3.151ns (94.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.675     2.805    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X37Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.183    -0.079    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.171    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             2.975ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.186ns (5.574%)  route 3.151ns (94.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.675     2.805    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X37Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.183    -0.079    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.171    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.028ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.186ns (5.447%)  route 3.229ns (94.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.753     2.882    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X34Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.183    -0.079    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.146    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.028ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.186ns (5.447%)  route 3.229ns (94.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.753     2.882    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X34Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.501    -0.262    
                         clock uncertainty            0.183    -0.079    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.146    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  3.028    

Slack (MET) :             3.049ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.186ns (5.455%)  route 3.224ns (94.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.359ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.748     2.877    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X40Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.910    -0.763    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X40Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.263    
                         clock uncertainty            0.183    -0.080    
    SLICE_X40Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.172    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  3.049    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  o_clk_5mhz_clk_wiz_0_1
  To Clock:  o_clk_5mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       81.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.637ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.263ns  (logic 0.580ns (5.651%)  route 9.683ns (94.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.159     9.522    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[0]_0
    SLICE_X31Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.686    91.240    debuggerTop/nes/cpu2A03/cpu6502/x/o_clk_5mhz
    SLICE_X31Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.174    91.562    
    SLICE_X31Y44         FDCE (Recov_fdce_C_CLR)     -0.402    91.160    debuggerTop/nes/cpu2A03/cpu6502/x/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.160    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                 81.637    

Slack (MET) :             81.790ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.006     9.369    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_3
    SLICE_X27Y40         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.686    91.240    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X27Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.174    91.562    
    SLICE_X27Y40         FDCE (Recov_fdce_C_CLR)     -0.402    91.160    debuggerTop/nes/cpu2A03/cpu6502/p/r_i_reg
  -------------------------------------------------------------------
                         required time                         91.160    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 81.790    

Slack (MET) :             81.790ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 91.240 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.006     9.369    debuggerTop/nes/cpu2A03/cpu6502/p/r_n_reg_3
    SLICE_X27Y40         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.686    91.240    debuggerTop/nes/cpu2A03/cpu6502/p/o_clk_5mhz
    SLICE_X27Y40         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg/C  (IS_INVERTED)
                         clock pessimism              0.496    91.736    
                         clock uncertainty           -0.174    91.562    
    SLICE_X27Y40         FDCE (Recov_fdce_C_CLR)     -0.402    91.160    debuggerTop/nes/cpu2A03/cpu6502/p/r_v_reg
  -------------------------------------------------------------------
                         required time                         91.160    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                 81.790    

Slack (MET) :             81.791ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.174    91.563    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.161    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]
  -------------------------------------------------------------------
                         required time                         91.161    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.791    

Slack (MET) :             81.791ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.174    91.563    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.161    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.161    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.791    

Slack (MET) :             81.791ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.174    91.563    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.161    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.161    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.791    

Slack (MET) :             81.791ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.174    91.563    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.161    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[5]
  -------------------------------------------------------------------
                         required time                         91.161    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.791    

Slack (MET) :             81.791ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.110ns  (logic 0.580ns (5.737%)  route 9.530ns (94.263%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.007     9.370    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[0]_0
    SLICE_X28Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/ac/o_clk_5mhz
    SLICE_X28Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.174    91.563    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.161    debuggerTop/nes/cpu2A03/cpu6502/ac/r_data_reg[6]
  -------------------------------------------------------------------
                         required time                         91.161    
                         arrival time                          -9.370    
  -------------------------------------------------------------------
                         slack                                 81.791    

Slack (MET) :             81.795ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.106ns  (logic 0.580ns (5.739%)  route 9.526ns (94.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.002     9.365    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]_1
    SLICE_X29Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X29Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.174    91.563    
    SLICE_X29Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.161    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[3]
  -------------------------------------------------------------------
                         required time                         91.161    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 81.795    

Slack (MET) :             81.795ns  (required time - arrival time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/CLR
                            (recovery check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            92.574ns  (o_clk_5mhz_clk_wiz_0_1 fall@92.574ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.106ns  (logic 0.580ns (5.739%)  route 9.526ns (94.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 91.241 - 92.574 ) 
    Source Clock Delay      (SCD):    -0.741ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.341ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.799    -0.741    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.456    -0.285 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          3.524     3.239    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.124     3.363 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         6.002     9.365    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[7]_1
    SLICE_X29Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 fall edge)
                                                     92.574    92.574 f  
    E3                                                0.000    92.574 f  i_clk_100mhz (IN)
                         net (fo=0)                   0.000    92.574    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    93.985 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    95.147    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    87.824 f  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    89.463    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    89.554 f  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        1.687    91.241    debuggerTop/nes/cpu2A03/cpu6502/s/o_clk_5mhz
    SLICE_X29Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.496    91.737    
                         clock uncertainty           -0.174    91.563    
    SLICE_X29Y43         FDCE (Recov_fdce_C_CLR)     -0.402    91.161    debuggerTop/nes/cpu2A03/cpu6502/s/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                         91.161    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 81.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.040ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.186ns (5.778%)  route 3.033ns (94.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.557     2.686    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X40Y47         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X40Y47         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X40Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    debuggerTop/nes/cpu2A03/cpu6502/dor/r_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.040ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.186ns (5.778%)  route 3.033ns (94.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.557     2.686    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg_2
    SLICE_X40Y47         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/dor/o_clk_5mhz
    SLICE_X40Y47         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg/C
                         clock pessimism              0.501    -0.262    
    SLICE_X40Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    debuggerTop/nes/cpu2A03/cpu6502/dor/r_tristate_enable_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.081ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.259ns  (logic 0.186ns (5.707%)  route 3.073ns (94.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.597     2.727    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X40Y43         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.910    -0.763    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X40Y43         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]/C
                         clock pessimism              0.501    -0.263    
    SLICE_X40Y43         FDCE (Remov_fdce_C_CLR)     -0.092    -0.355    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.150ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.353ns  (logic 0.186ns (5.547%)  route 3.167ns (94.453%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.691     2.821    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X38Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.910    -0.763    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X38Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]/C
                         clock pessimism              0.501    -0.263    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.330    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  3.150    

Slack (MET) :             3.158ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.186ns (5.574%)  route 3.151ns (94.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.675     2.805    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X37Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.186ns (5.574%)  route 3.151ns (94.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.675     2.805    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X37Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.186ns (5.574%)  route 3.151ns (94.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.675     2.805    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X37Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X37Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X37Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.354    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.211ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.186ns (5.447%)  route 3.229ns (94.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.753     2.882    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X34Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.329    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.211ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.186ns (5.447%)  route 3.229ns (94.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.753     2.882    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[7]_4
    SLICE_X34Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.911    -0.762    debuggerTop/nes/cpu2A03/cpu6502/abh/o_clk_5mhz
    SLICE_X34Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]/C
                         clock pessimism              0.501    -0.262    
    SLICE_X34Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.329    debuggerTop/nes/cpu2A03/cpu6502/abh/r_address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.232ns  (arrival time - required time)
  Source:                 debuggerTop/values/r_nes_reset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Destination:            debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
                            (removal check against rising-edge clock o_clk_5mhz_clk_wiz_0_1  {rise@0.000ns fall@92.574ns period=185.149ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_clk_5mhz_clk_wiz_0_1 rise@0.000ns - o_clk_5mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 0.186ns (5.455%)  route 3.224ns (94.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.631    -0.533    debuggerTop/values/o_clk_5mhz
    SLICE_X57Y45         FDCE                                         r  debuggerTop/values/r_nes_reset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  debuggerTop/values/r_nes_reset_n_reg/Q
                         net (fo=17, routed)          1.476     1.084    debuggerTop/values/w_nes_reset_n
    SLICE_X53Y74         LUT2 (Prop_lut2_I0_O)        0.045     1.129 f  debuggerTop/values/r_nmi_n_i_3/O
                         net (fo=503, routed)         1.748     2.877    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[0]_1
    SLICE_X40Y44         FDCE                                         f  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock o_clk_5mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/i_clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    pll/inst/i_clk_100mhz_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    pll/inst/o_clk_5mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  pll/inst/clkout1_buf/O
                         net (fo=3904, routed)        0.910    -0.763    debuggerTop/nes/cpu2A03/cpu6502/abl/o_clk_5mhz
    SLICE_X40Y44         FDCE                                         r  debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]/C
                         clock pessimism              0.501    -0.263    
    SLICE_X40Y44         FDCE (Remov_fdce_C_CLR)     -0.092    -0.355    debuggerTop/nes/cpu2A03/cpu6502/abl/r_address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  3.232    





