// Seed: 368728866
module module_0 (
    output wire id_0,
    output wand id_1,
    output supply1 id_2
);
  wire id_4;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output logic   id_0,
    output supply0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  always @(*) id_0 <= id_3;
endmodule
module module_2 #(
    parameter id_1 = 32'd88
);
  wire _id_1;
  uwire [(  1  ?  id_1 : 1 'b0 ==  id_1  ) : !  id_1] id_2;
  assign id_2 = 1;
endmodule
module module_3 #(
    parameter id_2 = 32'd16
) (
    output wand id_0,
    output tri1 id_1,
    input wire _id_2,
    output uwire id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply0 id_6
    , id_9,
    input tri id_7
);
  logic [7:0] id_10;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_10[id_2] = -1;
endmodule
