Analysis & Synthesis report for VGA_CTL
Mon Jul 15 05:04:26 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: sync_generator:vga_sync_gen
 13. Parameter Settings for Inferred Entity Instance: vga_mode_txt:vga_text_gen|lpm_mult:Mult0
 14. lpm_mult Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "vga_mode_320x240_bmp:vga_bmp_gen"
 16. Port Connectivity Checks: "vga_mode_txt:vga_text_gen"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 15 05:04:26 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; VGA_CTL                                     ;
; Top-level Entity Name              ; VGA_CTL                                     ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,735                                       ;
;     Total combinational functions  ; 1,707                                       ;
;     Dedicated logic registers      ; 93                                          ;
; Total registers                    ; 93                                          ;
; Total pins                         ; 67                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M04SCE144C8G     ;                    ;
; Top-level entity name                                            ; VGA_CTL            ; VGA_CTL            ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+---------+
; VGA_sync_generator.v             ; yes             ; User Verilog HDL File        ; /mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v            ;         ;
; VGA_modes.v                      ; yes             ; User Verilog HDL File        ; /mnt/Keep2/Projects/builds/Diapason/VGA_modes.v                     ;         ;
; VGA_CTL.v                        ; yes             ; User Verilog HDL File        ; /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v                       ;         ;
; Misc.v                           ; yes             ; User Verilog HDL File        ; /mnt/Keep2/Projects/builds/Diapason/Misc.v                          ;         ;
; VGA_PS2.list                     ; yes             ; Auto-Found Unspecified File  ; /mnt/Keep2/Projects/builds/Diapason/VGA_PS2.list                    ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/lpm_mult.tdf       ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/aglobal181.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc    ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/multcore.inc       ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/bypassff.inc       ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/altshift.inc       ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/multcore.tdf       ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/csa_add.inc        ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/mpar_add.inc       ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/muleabz.inc        ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/mul_lfrg.inc       ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/mul_boothc.inc     ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc   ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/dffpipe.inc        ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/mpar_add.tdf       ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; /opt/altera/18.1/quartus/libraries/megafunctions/altshift.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                        ;
+---------------------------------------------+--------------------------------------+
; Resource                                    ; Usage                                ;
+---------------------------------------------+--------------------------------------+
; Estimated Total logic elements              ; 1,735                                ;
;                                             ;                                      ;
; Total combinational functions               ; 1707                                 ;
; Logic element usage by number of LUT inputs ;                                      ;
;     -- 4 input functions                    ; 1440                                 ;
;     -- 3 input functions                    ; 174                                  ;
;     -- <=2 input functions                  ; 93                                   ;
;                                             ;                                      ;
; Logic elements by mode                      ;                                      ;
;     -- normal mode                          ; 1669                                 ;
;     -- arithmetic mode                      ; 38                                   ;
;                                             ;                                      ;
; Total registers                             ; 93                                   ;
;     -- Dedicated logic registers            ; 93                                   ;
;     -- I/O registers                        ; 0                                    ;
;                                             ;                                      ;
; I/O pins                                    ; 67                                   ;
;                                             ;                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                    ;
;                                             ;                                      ;
; Maximum fan-out node                        ; vga_mode_txt:vga_text_gen|mem_val[1] ;
; Maximum fan-out                             ; 539                                  ;
; Total fan-out                               ; 6863                                 ;
; Average fan-out                             ; 3.53                                 ;
+---------------------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                          ;
+----------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------+----------------+--------------+
; Compilation Hierarchy Node       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                  ; Entity Name    ; Library Name ;
+----------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------+----------------+--------------+
; |VGA_CTL                         ; 1707 (28)           ; 93 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 67   ; 0            ; 0          ; |VGA_CTL                                                             ; VGA_CTL        ; work         ;
;    |clk_div_x2:clkgen_stage_1|   ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_CTL|clk_div_x2:clkgen_stage_1                                   ; clk_div_x2     ; work         ;
;    |sync_generator:vga_sync_gen| ; 36 (36)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_CTL|sync_generator:vga_sync_gen                                 ; sync_generator ; work         ;
;    |vga_mode_txt:vga_text_gen|   ; 1642 (52)           ; 54 (54)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_CTL|vga_mode_txt:vga_text_gen                                   ; vga_mode_txt   ; work         ;
;       |charmem:charset_rom|      ; 1585 (1585)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_CTL|vga_mode_txt:vga_text_gen|charmem:charset_rom               ; charmem        ; work         ;
;       |lpm_mult:Mult0|           ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_CTL|vga_mode_txt:vga_text_gen|lpm_mult:Mult0                    ; lpm_mult       ; work         ;
;          |multcore:mult_core|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |VGA_CTL|vga_mode_txt:vga_text_gen|lpm_mult:Mult0|multcore:mult_core ; multcore       ; work         ;
+----------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------+----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+-----------------------------------------------+---------------------------------------------+
; Register name                                 ; Reason for Removal                          ;
+-----------------------------------------------+---------------------------------------------+
; mod_px_address_x[0]                           ; Lost fanout                                 ;
; mod_px_address_y[0]                           ; Lost fanout                                 ;
; vga_mode_txt:vga_text_gen|row[5]              ; Stuck at GND due to stuck port clock_enable ;
; vga_mode_txt:vga_text_gen|address_out[15..23] ; Stuck at GND due to stuck port data_in      ;
; vga_mode_txt:vga_text_gen|column[6]           ; Stuck at GND due to stuck port clock_enable ;
; vga_mode_txt:vga_text_gen|address_out[13,14]  ; Stuck at GND due to stuck port data_in      ;
; mod_px_address_y[9]                           ; Stuck at GND due to stuck port data_in      ;
; vga_mode_txt:vga_text_gen|row[4]              ; Stuck at GND due to stuck port data_in      ;
; vga_mode_txt:vga_text_gen|address_out[12]     ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 18        ;                                             ;
+-----------------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                            ;
+-------------------------------------------+--------------------------------+-------------------------------------------+
; Register name                             ; Reason for Removal             ; Registers Removed due to This Register    ;
+-------------------------------------------+--------------------------------+-------------------------------------------+
; vga_mode_txt:vga_text_gen|row[5]          ; Stuck at GND                   ; vga_mode_txt:vga_text_gen|address_out[12] ;
;                                           ; due to stuck port clock_enable ;                                           ;
; vga_mode_txt:vga_text_gen|address_out[15] ; Stuck at GND                   ; vga_mode_txt:vga_text_gen|row[4]          ;
;                                           ; due to stuck port data_in      ;                                           ;
+-------------------------------------------+--------------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 93    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 38    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |VGA_CTL|vga_mode_txt:vga_text_gen|rgb_out[7] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_generator:vga_sync_gen ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; X_RES          ; 640   ; Signed Integer                                  ;
; Y_RES          ; 480   ; Signed Integer                                  ;
; hpixels        ; 800   ; Signed Integer                                  ;
; vlines         ; 521   ; Signed Integer                                  ;
; hpulse         ; 96    ; Signed Integer                                  ;
; vpulse         ; 2     ; Signed Integer                                  ;
; hbp            ; 752   ; Signed Integer                                  ;
; hfp            ; 656   ; Signed Integer                                  ;
; vbp            ; 492   ; Signed Integer                                  ;
; vfp            ; 490   ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_mode_txt:vga_text_gen|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------------+
; Parameter Name                                 ; Value    ; Type                          ;
+------------------------------------------------+----------+-------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                ;
; LPM_WIDTHA                                     ; 6        ; Untyped                       ;
; LPM_WIDTHB                                     ; 4        ; Untyped                       ;
; LPM_WIDTHP                                     ; 10       ; Untyped                       ;
; LPM_WIDTHR                                     ; 10       ; Untyped                       ;
; LPM_WIDTHS                                     ; 1        ; Untyped                       ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                       ;
; LPM_PIPELINE                                   ; 0        ; Untyped                       ;
; LATENCY                                        ; 0        ; Untyped                       ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped                       ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                       ;
; USE_EAB                                        ; OFF      ; Untyped                       ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                       ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                       ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                       ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                       ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                       ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                       ;
+------------------------------------------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                   ;
+---------------------------------------+------------------------------------------+
; Name                                  ; Value                                    ;
+---------------------------------------+------------------------------------------+
; Number of entity instances            ; 1                                        ;
; Entity Instance                       ; vga_mode_txt:vga_text_gen|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                                        ;
;     -- LPM_WIDTHB                     ; 4                                        ;
;     -- LPM_WIDTHP                     ; 10                                       ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                       ;
;     -- USE_EAB                        ; OFF                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                       ;
+---------------------------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_mode_320x240_bmp:vga_bmp_gen"                                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; rgb_out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mode_config ; Input  ; Info     ; Stuck at GND                                                                        ;
; address_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "vga_mode_txt:vga_text_gen" ;
+-------------------+-------+----------+----------------+
; Port              ; Type  ; Severity ; Details        ;
+-------------------+-------+----------+----------------+
; mode_config[1..0] ; Input ; Info     ; Stuck at VCC   ;
; mode_config[7..2] ; Input ; Info     ; Stuck at GND   ;
+-------------------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 67                          ;
; cycloneiii_ff         ; 93                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 20                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SLD           ; 8                           ;
;     plain             ; 45                          ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 1708                        ;
;     arith             ; 38                          ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 9                           ;
;     normal            ; 1670                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 165                         ;
;         4 data inputs ; 1440                        ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 8.41                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Jul 15 05:04:02 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_CTL -c VGA_CTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 10 processors
Info (12021): Found 1 design units, including 1 entities, in source file VGA_sync_generator.v
    Info (12023): Found entity 1: sync_generator File: /mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file VGA_modes.v
    Info (12023): Found entity 1: vga_mode_txt File: /mnt/Keep2/Projects/builds/Diapason/VGA_modes.v Line: 9
    Info (12023): Found entity 2: vga_mode_320x240_bmp File: /mnt/Keep2/Projects/builds/Diapason/VGA_modes.v Line: 119
Info (12021): Found 2 design units, including 2 entities, in source file VGA_CTL.v
    Info (12023): Found entity 1: VGA_CTL File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 11
    Info (12023): Found entity 2: charmem File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file Misc.v
    Info (12023): Found entity 1: clk_div_x2 File: /mnt/Keep2/Projects/builds/Diapason/Misc.v Line: 3
Info (12127): Elaborating entity "VGA_CTL" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at VGA_CTL.v(75): object "REG_UNUSED_0" assigned a value but never read File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 75
Warning (10036): Verilog HDL or VHDL warning at VGA_CTL.v(76): object "reg_scroll_x_bit9" assigned a value but never read File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 76
Warning (10036): Verilog HDL or VHDL warning at VGA_CTL.v(77): object "reg_scroll_y_bit9" assigned a value but never read File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 77
Warning (10272): Verilog HDL Case Statement warning at VGA_CTL.v(95): case item expression covers a value already covered by a previous case item File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 95
Warning (10272): Verilog HDL Case Statement warning at VGA_CTL.v(96): case item expression covers a value already covered by a previous case item File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 96
Warning (10272): Verilog HDL Case Statement warning at VGA_CTL.v(97): case item expression covers a value already covered by a previous case item File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 97
Warning (10240): Verilog HDL Always Construct warning at VGA_CTL.v(158): inferring latch(es) for variable "reg_scroll_x", which holds its previous value in one or more paths through the always construct File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Warning (10240): Verilog HDL Always Construct warning at VGA_CTL.v(158): inferring latch(es) for variable "reg_scroll_y", which holds its previous value in one or more paths through the always construct File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Warning (10034): Output port "clk_system" at VGA_CTL.v(14) has no driver File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 14
Warning (10034): Output port "vga_interrupt" at VGA_CTL.v(26) has no driver File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 26
Warning (10034): Output port "vga_blank" at VGA_CTL.v(29) has no driver File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 29
Info (10041): Inferred latch for "reg_scroll_y[0]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (10041): Inferred latch for "reg_scroll_y[1]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (10041): Inferred latch for "reg_scroll_y[2]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (10041): Inferred latch for "reg_scroll_y[3]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (10041): Inferred latch for "reg_scroll_y[4]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (10041): Inferred latch for "reg_scroll_y[5]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (10041): Inferred latch for "reg_scroll_y[6]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (10041): Inferred latch for "reg_scroll_y[7]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (10041): Inferred latch for "reg_scroll_x[0]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (10041): Inferred latch for "reg_scroll_x[1]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (10041): Inferred latch for "reg_scroll_x[2]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (10041): Inferred latch for "reg_scroll_x[3]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (10041): Inferred latch for "reg_scroll_x[4]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (10041): Inferred latch for "reg_scroll_x[5]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (10041): Inferred latch for "reg_scroll_x[6]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (10041): Inferred latch for "reg_scroll_x[7]" at VGA_CTL.v(158) File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 158
Info (12128): Elaborating entity "clk_div_x2" for hierarchy "clk_div_x2:clkgen_stage_1" File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 37
Info (12128): Elaborating entity "sync_generator" for hierarchy "sync_generator:vga_sync_gen" File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 131
Warning (10230): Verilog HDL assignment warning at VGA_sync_generator.v(26): truncated value with size 32 to match size of target (1) File: /mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v Line: 26
Warning (10230): Verilog HDL assignment warning at VGA_sync_generator.v(27): truncated value with size 32 to match size of target (1) File: /mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v Line: 27
Warning (10230): Verilog HDL assignment warning at VGA_sync_generator.v(28): truncated value with size 32 to match size of target (1) File: /mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v Line: 28
Warning (10230): Verilog HDL assignment warning at VGA_sync_generator.v(29): truncated value with size 32 to match size of target (1) File: /mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v Line: 29
Warning (10230): Verilog HDL assignment warning at VGA_sync_generator.v(40): truncated value with size 32 to match size of target (10) File: /mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v Line: 40
Warning (10230): Verilog HDL assignment warning at VGA_sync_generator.v(45): truncated value with size 32 to match size of target (10) File: /mnt/Keep2/Projects/builds/Diapason/VGA_sync_generator.v Line: 45
Info (12128): Elaborating entity "vga_mode_txt" for hierarchy "vga_mode_txt:vga_text_gen" File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 143
Warning (10230): Verilog HDL assignment warning at VGA_modes.v(50): truncated value with size 32 to match size of target (24) File: /mnt/Keep2/Projects/builds/Diapason/VGA_modes.v Line: 50
Warning (10230): Verilog HDL assignment warning at VGA_modes.v(55): truncated value with size 32 to match size of target (24) File: /mnt/Keep2/Projects/builds/Diapason/VGA_modes.v Line: 55
Info (12128): Elaborating entity "charmem" for hierarchy "vga_mode_txt:vga_text_gen|charmem:charset_rom" File: /mnt/Keep2/Projects/builds/Diapason/VGA_modes.v Line: 113
Warning (10030): Net "romdata.waddr_a" at VGA_CTL.v(199) has no driver or initial value, using a default initial value '0' File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 199
Warning (10030): Net "romdata.data_a" at VGA_CTL.v(199) has no driver or initial value, using a default initial value '0' File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 199
Warning (10030): Net "romdata.we_a" at VGA_CTL.v(199) has no driver or initial value, using a default initial value '0' File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 199
Info (12128): Elaborating entity "vga_mode_320x240_bmp" for hierarchy "vga_mode_320x240_bmp:vga_bmp_gen" File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 154
Warning (10230): Verilog HDL assignment warning at VGA_modes.v(137): truncated value with size 32 to match size of target (24) File: /mnt/Keep2/Projects/builds/Diapason/VGA_modes.v Line: 137
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "vga_mode_txt:vga_text_gen|charmem:charset_rom|romdata" is uninferred because MIF is not supported for the selected family File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 199
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_mode_txt:vga_text_gen|Mult0" File: /mnt/Keep2/Projects/builds/Diapason/VGA_modes.v Line: 51
Info (12130): Elaborated megafunction instantiation "vga_mode_txt:vga_text_gen|lpm_mult:Mult0" File: /mnt/Keep2/Projects/builds/Diapason/VGA_modes.v Line: 51
Info (12133): Instantiated megafunction "vga_mode_txt:vga_text_gen|lpm_mult:Mult0" with the following parameter: File: /mnt/Keep2/Projects/builds/Diapason/VGA_modes.v Line: 51
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "10"
    Info (12134): Parameter "LPM_WIDTHR" = "10"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "vga_mode_txt:vga_text_gen|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "vga_mode_txt:vga_text_gen|lpm_mult:Mult0" File: /opt/altera/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "vga_mode_txt:vga_text_gen|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga_mode_txt:vga_text_gen|lpm_mult:Mult0" File: /opt/altera/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "vga_mode_txt:vga_text_gen|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "vga_mode_txt:vga_text_gen|lpm_mult:Mult0" File: /opt/altera/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "cpu_d_bus[0]" has no driver File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 23
    Warning (13040): bidirectional pin "cpu_d_bus[1]" has no driver File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 23
    Warning (13040): bidirectional pin "cpu_d_bus[2]" has no driver File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 23
    Warning (13040): bidirectional pin "cpu_d_bus[3]" has no driver File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 23
    Warning (13040): bidirectional pin "cpu_d_bus[4]" has no driver File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 23
    Warning (13040): bidirectional pin "cpu_d_bus[5]" has no driver File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 23
    Warning (13040): bidirectional pin "cpu_d_bus[6]" has no driver File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 23
    Warning (13040): bidirectional pin "cpu_d_bus[7]" has no driver File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "clk_system" is stuck at GND File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 14
    Warning (13410): Pin "vga_interrupt" is stuck at GND File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 26
    Warning (13410): Pin "vga_blank" is stuck at GND File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /mnt/Keep2/Projects/builds/Diapason/output_files/VGA_CTL.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "cs_vgamem" File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 17
    Warning (15610): No output dependent on input pin "cpu_a_bus[0]" File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 22
    Warning (15610): No output dependent on input pin "cpu_a_bus[1]" File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 22
    Warning (15610): No output dependent on input pin "cpu_a_bus[2]" File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 22
    Warning (15610): No output dependent on input pin "cpu_a_bus[3]" File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 22
    Warning (15610): No output dependent on input pin "cpu_a_bus[4]" File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 22
    Warning (15610): No output dependent on input pin "cpu_a_bus[5]" File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 22
    Warning (15610): No output dependent on input pin "cpu_a_bus[6]" File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 22
    Warning (15610): No output dependent on input pin "cpu_a_bus[7]" File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 22
    Warning (15610): No output dependent on input pin "cpu_rw" File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 24
    Warning (15610): No output dependent on input pin "vga_select" File: /mnt/Keep2/Projects/builds/Diapason/VGA_CTL.v Line: 25
Info (21057): Implemented 1802 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 38 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 1735 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings
    Info: Peak virtual memory: 1033 megabytes
    Info: Processing ended: Mon Jul 15 05:04:26 2019
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /mnt/Keep2/Projects/builds/Diapason/output_files/VGA_CTL.map.smsg.


