verilog xil_defaultlib --include "../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \

verilog blk_mem_gen_v8_4_3 --include "../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923" \
"../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_slv_0_0/src/blk_mem_gen_0_1/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Project6_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../Project6_test.srcs/sources_1/bd/design_1/ipshared/c923" \
"../../../bd/design_1/ip/design_1_slv_0_0/src/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
