arch                                          	circuit        	script_params	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_outputs	num_memories	num_mult	vpr_revision	vpr_status	max_vpr_mem	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time
k6_frac_N10_frac_chain_depop50_mem32K_40nm.xml	ch_intrinsics.v	common       	1.39                 	     	0.03           	9240        	9        	0.00          	-1          	-1          	32996      	-1      	-1         	68     	99    	130        	1           	0       	0c93d6a     	success   	36528      	363                	493                  	250                 	298                   	12          	12           	144              	clb                      	auto       	0.16     	1791                 	0.14      	36            	1899             	5                                     	5.66058e+06           	4.21279e+06          	330864.                          	2297.66                             	0.58                     
