<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2304" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2304{left:238px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_2304{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2304{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2304{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2304{left:69px;bottom:1083px;letter-spacing:0.16px;}
#t6_2304{left:69px;bottom:1061px;letter-spacing:0.15px;word-spacing:0.01px;}
#t7_2304{left:359px;bottom:657px;letter-spacing:0.12px;word-spacing:0.02px;}
#t8_2304{left:69px;bottom:553px;letter-spacing:0.13px;}
#t9_2304{left:69px;bottom:530px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#ta_2304{left:69px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_2304{left:69px;bottom:496px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_2304{left:69px;bottom:480px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#td_2304{left:69px;bottom:457px;letter-spacing:-0.15px;word-spacing:-0.77px;}
#te_2304{left:69px;bottom:440px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_2304{left:69px;bottom:423px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_2304{left:69px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_2304{left:69px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_2304{left:69px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tj_2304{left:69px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#tk_2304{left:69px;bottom:333px;letter-spacing:-0.16px;word-spacing:-1.31px;}
#tl_2304{left:69px;bottom:316px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tm_2304{left:69px;bottom:293px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tn_2304{left:69px;bottom:276px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#to_2304{left:69px;bottom:260px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tp_2304{left:69px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_2304{left:69px;bottom:226px;letter-spacing:-0.13px;word-spacing:-0.66px;}
#tr_2304{left:69px;bottom:209px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ts_2304{left:69px;bottom:186px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tt_2304{left:69px;bottom:169px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#tu_2304{left:69px;bottom:153px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_2304{left:69px;bottom:136px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_2304{left:78px;bottom:1043px;letter-spacing:-0.14px;}
#tx_2304{left:78px;bottom:1027px;letter-spacing:-0.12px;}
#ty_2304{left:320px;bottom:1043px;letter-spacing:-0.14px;}
#tz_2304{left:320px;bottom:1027px;letter-spacing:-0.18px;}
#t10_2304{left:367px;bottom:1043px;letter-spacing:-0.15px;}
#t11_2304{left:367px;bottom:1027px;letter-spacing:-0.08px;}
#t12_2304{left:367px;bottom:1010px;letter-spacing:-0.15px;}
#t13_2304{left:425px;bottom:1043px;letter-spacing:-0.12px;}
#t14_2304{left:425px;bottom:1027px;letter-spacing:-0.12px;}
#t15_2304{left:425px;bottom:1010px;letter-spacing:-0.12px;}
#t16_2304{left:493px;bottom:1043px;letter-spacing:-0.12px;}
#t17_2304{left:78px;bottom:987px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_2304{left:78px;bottom:970px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t19_2304{left:320px;bottom:987px;}
#t1a_2304{left:367px;bottom:987px;letter-spacing:-0.14px;}
#t1b_2304{left:425px;bottom:987px;letter-spacing:-0.17px;}
#t1c_2304{left:493px;bottom:987px;letter-spacing:-0.11px;}
#t1d_2304{left:493px;bottom:970px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t1e_2304{left:493px;bottom:953px;letter-spacing:-0.11px;}
#t1f_2304{left:493px;bottom:936px;letter-spacing:-0.13px;}
#t1g_2304{left:78px;bottom:913px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_2304{left:78px;bottom:897px;letter-spacing:-0.15px;}
#t1i_2304{left:320px;bottom:913px;}
#t1j_2304{left:367px;bottom:913px;letter-spacing:-0.14px;}
#t1k_2304{left:425px;bottom:913px;letter-spacing:-0.17px;}
#t1l_2304{left:493px;bottom:913px;letter-spacing:-0.11px;}
#t1m_2304{left:493px;bottom:897px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t1n_2304{left:493px;bottom:880px;letter-spacing:-0.11px;}
#t1o_2304{left:493px;bottom:863px;letter-spacing:-0.13px;}
#t1p_2304{left:78px;bottom:840px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_2304{left:78px;bottom:823px;letter-spacing:-0.15px;}
#t1r_2304{left:320px;bottom:840px;}
#t1s_2304{left:367px;bottom:840px;letter-spacing:-0.13px;}
#t1t_2304{left:425px;bottom:840px;letter-spacing:-0.17px;}
#t1u_2304{left:493px;bottom:840px;letter-spacing:-0.11px;}
#t1v_2304{left:493px;bottom:823px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t1w_2304{left:493px;bottom:807px;letter-spacing:-0.11px;}
#t1x_2304{left:493px;bottom:790px;letter-spacing:-0.13px;}
#t1y_2304{left:78px;bottom:767px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_2304{left:78px;bottom:750px;letter-spacing:-0.15px;}
#t20_2304{left:320px;bottom:767px;}
#t21_2304{left:367px;bottom:767px;letter-spacing:-0.13px;}
#t22_2304{left:425px;bottom:767px;letter-spacing:-0.17px;}
#t23_2304{left:493px;bottom:767px;letter-spacing:-0.11px;}
#t24_2304{left:493px;bottom:750px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t25_2304{left:493px;bottom:733px;letter-spacing:-0.11px;}
#t26_2304{left:493px;bottom:716px;letter-spacing:-0.13px;}
#t27_2304{left:86px;bottom:635px;letter-spacing:-0.15px;}
#t28_2304{left:195px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t29_2304{left:372px;bottom:635px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2a_2304{left:549px;bottom:635px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2b_2304{left:728px;bottom:635px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2c_2304{left:100px;bottom:611px;}
#t2d_2304{left:180px;bottom:611px;letter-spacing:-0.12px;}
#t2e_2304{left:336px;bottom:611px;letter-spacing:-0.12px;}
#t2f_2304{left:331px;bottom:594px;letter-spacing:-0.12px;}
#t2g_2304{left:537px;bottom:611px;letter-spacing:-0.11px;}
#t2h_2304{left:749px;bottom:611px;letter-spacing:-0.16px;}

.s1_2304{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2304{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2304{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2304{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2304{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_2304{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_2304{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2304" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2304Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2304" style="-webkit-user-select: none;"><object width="935" height="1210" data="2304/2304.svg" type="image/svg+xml" id="pdf2304" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2304" class="t s1_2304">VGATHERDPS/VGATHERQPS—Gather Packed Single Precision Floating-Point Values Using Signed Dword/Qword Indices </span>
<span id="t2_2304" class="t s2_2304">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2304" class="t s1_2304">5-342 </span><span id="t4_2304" class="t s1_2304">Vol. 2C </span>
<span id="t5_2304" class="t s3_2304">VGATHERDPS/VGATHERQPS—Gather Packed Single Precision Floating-Point Values Using </span>
<span id="t6_2304" class="t s3_2304">Signed Dword/Qword Indices </span>
<span id="t7_2304" class="t s4_2304">Instruction Operand Encoding </span>
<span id="t8_2304" class="t s4_2304">Description </span>
<span id="t9_2304" class="t s5_2304">The instruction conditionally loads up to 4 or 8 single-precision floating-point values from memory addresses spec- </span>
<span id="ta_2304" class="t s5_2304">ified by the memory operand (the second operand) and using dword indices. The memory operand uses the VSIB </span>
<span id="tb_2304" class="t s5_2304">form of the SIB byte to specify a general purpose register operand as the common base, a vector register for an </span>
<span id="tc_2304" class="t s5_2304">array of indices relative to the base and a constant scale factor. </span>
<span id="td_2304" class="t s5_2304">The mask operand (the third operand) specifies the conditional load operation from each memory address and the </span>
<span id="te_2304" class="t s5_2304">corresponding update of each data element of the destination operand (the first operand). Conditionality is speci- </span>
<span id="tf_2304" class="t s5_2304">fied by the most significant bit of each data element of the mask register. If an element’s mask bit is not set, the </span>
<span id="tg_2304" class="t s5_2304">corresponding element of the destination register is left unchanged. The width of data element in the destination </span>
<span id="th_2304" class="t s5_2304">register and mask register are identical. The entire mask register will be set to zero by this instruction unless the </span>
<span id="ti_2304" class="t s5_2304">instruction causes an exception. </span>
<span id="tj_2304" class="t s5_2304">Using qword indices, the instruction conditionally loads up to 2 or 4 single-precision floating-point values from the </span>
<span id="tk_2304" class="t s5_2304">VSIB addressing memory operand, and updates the lower half of the destination register. The upper 128 or 256 bits </span>
<span id="tl_2304" class="t s5_2304">of the destination register are zero’ed with qword indices. </span>
<span id="tm_2304" class="t s5_2304">This instruction can be suspended by an exception if at least one element is already gathered (i.e., if the exception </span>
<span id="tn_2304" class="t s5_2304">is triggered by an element other than the rightmost one with its mask bit set). When this happens, the destination </span>
<span id="to_2304" class="t s5_2304">register and the mask operand are partially updated; those elements that have been gathered are placed into the </span>
<span id="tp_2304" class="t s5_2304">destination register and have their mask bits set to zero. If any traps or interrupts are pending from already gath- </span>
<span id="tq_2304" class="t s5_2304">ered elements, they will be delivered in lieu of the exception; in this case, EFLAG.RF is set to one so an instruction </span>
<span id="tr_2304" class="t s5_2304">breakpoint is not re-triggered when the instruction is continued. </span>
<span id="ts_2304" class="t s5_2304">If the data size and index size are different, part of the destination register and part of the mask register do not </span>
<span id="tt_2304" class="t s5_2304">correspond to any elements being gathered. This instruction sets those parts to zero. It may do this to one or both </span>
<span id="tu_2304" class="t s5_2304">of those registers even if the instruction triggers an exception, and even if the instruction triggers the exception </span>
<span id="tv_2304" class="t s5_2304">before gathering any elements. </span>
<span id="tw_2304" class="t s6_2304">Opcode/ </span>
<span id="tx_2304" class="t s6_2304">Instruction </span>
<span id="ty_2304" class="t s6_2304">Op/ </span>
<span id="tz_2304" class="t s6_2304">En </span>
<span id="t10_2304" class="t s6_2304">64/32 </span>
<span id="t11_2304" class="t s6_2304">-bit </span>
<span id="t12_2304" class="t s6_2304">Mode </span>
<span id="t13_2304" class="t s6_2304">CPUID </span>
<span id="t14_2304" class="t s6_2304">Feature </span>
<span id="t15_2304" class="t s6_2304">Flag </span>
<span id="t16_2304" class="t s6_2304">Description </span>
<span id="t17_2304" class="t s7_2304">VEX.128.66.0F38.W0 92 /r </span>
<span id="t18_2304" class="t s7_2304">VGATHERDPS xmm1, vm32x, xmm2 </span>
<span id="t19_2304" class="t s7_2304">A </span><span id="t1a_2304" class="t s7_2304">V/V </span><span id="t1b_2304" class="t s7_2304">AVX2 </span><span id="t1c_2304" class="t s7_2304">Using dword indices specified in vm32x, gather single-preci- </span>
<span id="t1d_2304" class="t s7_2304">sion floating-point values from memory conditioned on mask </span>
<span id="t1e_2304" class="t s7_2304">specified by xmm2. Conditionally gathered elements are </span>
<span id="t1f_2304" class="t s7_2304">merged into xmm1. </span>
<span id="t1g_2304" class="t s7_2304">VEX.128.66.0F38.W0 93 /r </span>
<span id="t1h_2304" class="t s7_2304">VGATHERQPS xmm1, vm64x, xmm2 </span>
<span id="t1i_2304" class="t s7_2304">A </span><span id="t1j_2304" class="t s7_2304">V/V </span><span id="t1k_2304" class="t s7_2304">AVX2 </span><span id="t1l_2304" class="t s7_2304">Using qword indices specified in vm64x, gather single-preci- </span>
<span id="t1m_2304" class="t s7_2304">sion floating-point values from memory conditioned on mask </span>
<span id="t1n_2304" class="t s7_2304">specified by xmm2. Conditionally gathered elements are </span>
<span id="t1o_2304" class="t s7_2304">merged into xmm1. </span>
<span id="t1p_2304" class="t s7_2304">VEX.256.66.0F38.W0 92 /r </span>
<span id="t1q_2304" class="t s7_2304">VGATHERDPS ymm1, vm32y, ymm2 </span>
<span id="t1r_2304" class="t s7_2304">A </span><span id="t1s_2304" class="t s7_2304">V/V </span><span id="t1t_2304" class="t s7_2304">AVX2 </span><span id="t1u_2304" class="t s7_2304">Using dword indices specified in vm32y, gather single-preci- </span>
<span id="t1v_2304" class="t s7_2304">sion floating-point values from memory conditioned on mask </span>
<span id="t1w_2304" class="t s7_2304">specified by ymm2. Conditionally gathered elements are </span>
<span id="t1x_2304" class="t s7_2304">merged into ymm1. </span>
<span id="t1y_2304" class="t s7_2304">VEX.256.66.0F38.W0 93 /r </span>
<span id="t1z_2304" class="t s7_2304">VGATHERQPS xmm1, vm64y, xmm2 </span>
<span id="t20_2304" class="t s7_2304">A </span><span id="t21_2304" class="t s7_2304">V/V </span><span id="t22_2304" class="t s7_2304">AVX2 </span><span id="t23_2304" class="t s7_2304">Using qword indices specified in vm64y, gather single-preci- </span>
<span id="t24_2304" class="t s7_2304">sion floating-point values from memory conditioned on mask </span>
<span id="t25_2304" class="t s7_2304">specified by xmm2. Conditionally gathered elements are </span>
<span id="t26_2304" class="t s7_2304">merged into xmm1. </span>
<span id="t27_2304" class="t s6_2304">Op/En </span><span id="t28_2304" class="t s6_2304">Operand 1 </span><span id="t29_2304" class="t s6_2304">Operand 2 </span><span id="t2a_2304" class="t s6_2304">Operand 3 </span><span id="t2b_2304" class="t s6_2304">Operand 4 </span>
<span id="t2c_2304" class="t s7_2304">A </span><span id="t2d_2304" class="t s7_2304">ModRM:reg (r,w) </span><span id="t2e_2304" class="t s7_2304">BaseReg (R): VSIB:base, </span>
<span id="t2f_2304" class="t s7_2304">VectorReg(R): VSIB:index </span>
<span id="t2g_2304" class="t s7_2304">VEX.vvvv (r, w) </span><span id="t2h_2304" class="t s7_2304">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
