# compile vhdl design source files
vhdl lib_cdc_v1_0_2  \
"../../../../gyro_tester.srcs/sources_1/bd/design_2/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vhdl proc_sys_reset_v5_0_12  \
"../../../../gyro_tester.srcs/sources_1/bd/design_2/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../gyro_tester.ip_user_files/bd/design_2/ip/design_2_rst_ps7_0_100M_0/sim/design_2_rst_ps7_0_100M_0.vhd" \

vhdl lib_pkg_v1_0_2  \
"../../../../gyro_tester.srcs/sources_1/bd/design_2/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \

vhdl fifo_generator_v13_2_2  \
"../../../../gyro_tester.srcs/sources_1/bd/design_2/ipshared/7aff/hdl/fifo_generator_v13_2_rfs.vhd" \

vhdl lib_fifo_v1_0_11  \
"../../../../gyro_tester.srcs/sources_1/bd/design_2/ipshared/6078/hdl/lib_fifo_v1_0_rfs.vhd" \

vhdl lib_srl_fifo_v1_0_2  \
"../../../../gyro_tester.srcs/sources_1/bd/design_2/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vhdl axi_datamover_v5_1_19  \
"../../../../gyro_tester.srcs/sources_1/bd/design_2/ipshared/ec8a/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vhdl axi_sg_v4_1_10  \
"../../../../gyro_tester.srcs/sources_1/bd/design_2/ipshared/6e5f/hdl/axi_sg_v4_1_rfs.vhd" \

vhdl axi_dma_v7_1_18  \
"../../../../gyro_tester.srcs/sources_1/bd/design_2/ipshared/6bfe/hdl/axi_dma_v7_1_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../../gyro_tester.ip_user_files/bd/design_2/ip/design_2_axi_dma_0_0/sim/design_2_axi_dma_0_0.vhd" \
"../../../../gyro_tester.ip_user_files/bd/design_2/ip/design_2_axi_smc_0/bd_0/ip/ip_1/sim/bd_ebcc_psr_aclk_0.vhd" \

# Do not sort compile order
nosort
