 
****************************************
Report : timing
        -path full_clock_expanded
        -delay max
        -max_paths 50
        -sort_by slack
Design : SignMultiplier
Version: L-2016.03-SP1
Date   : Sun Mar 13 16:35:23 2022
****************************************

Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
Wire Load Model Mode: segmented

  Startpoint: Result_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[31]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_31_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_31_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[31] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[30]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_30_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_30_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[30] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[29]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_29_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_29_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[29] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[28]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_28_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_28_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[28] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[27]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_27_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_27_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[27] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[26]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_26_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_26_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[26] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[25]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_25_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_25_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[25] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[24]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_24_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_24_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[24] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[23]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_23_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_23_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[23] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[22]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_22_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_22_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[22] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[21]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_21_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_21_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[21] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[20]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_20_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_20_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[20] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[19]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_19_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_19_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[19] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[18]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_18_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_18_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[18] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[17]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_17_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_17_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[17] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[16]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_16_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_16_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[16] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[15]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_15_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_15_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[15] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[14]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_14_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_14_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[14] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[13]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_13_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_13_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[13] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[12]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_12_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_12_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[12] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[11]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_11_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_11_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[11] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[10]
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_10_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  Result_reg_10_/Q (DFCNQD1BWP7T35P140)                   0.36       2.36 r
  io_dout[10] (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[9] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_9_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_9_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[9] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[8] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_8_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_8_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[8] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[7] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_7_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_7_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[7] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[6] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_6_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_6_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[6] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[5] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_5_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_5_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[5] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[4] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_4_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_4_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[4] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[3] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_3_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_3_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[3] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[2] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_2_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_2_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[2] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[1] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_1_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_1_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[1] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: Result_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[0] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  Result_reg_0_/CP (DFCNQD1BWP7T35P140)                   0.00       2.00 r
  Result_reg_0_/Q (DFCNQD1BWP7T35P140)                    0.36       2.36 r
  io_dout[0] (out)                                        0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: dout_vld_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout_vld
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_SignMultiplier ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  dout_vld_reg_reg/CP (DFCNQD1BWP7T35P140)                0.00       2.00 r
  dout_vld_reg_reg/Q (DFCNQD1BWP7T35P140)                 0.36       2.36 r
  io_dout_vld (out)                                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  output external delay                                  -6.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                        2.64


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/CO (FA1D1BWP7T35P140)                      0.06       7.27 f
  intadd_0_U15/CO (FA1D1BWP7T35P140)                      0.06       7.32 f
  intadd_0_U14/CO (FA1D1BWP7T35P140)                      0.06       7.38 f
  intadd_0_U13/CO (FA1D1BWP7T35P140)                      0.06       7.43 f
  intadd_0_U12/CO (FA1D1BWP7T35P140)                      0.06       7.49 f
  intadd_0_U11/CO (FA1D1BWP7T35P140)                      0.06       7.54 f
  intadd_0_U10/CO (FA1D1BWP7T35P140)                      0.06       7.60 f
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.06       7.65 f
  intadd_0_U8/CO (FA1D1BWP7T35P140)                       0.06       7.71 f
  intadd_0_U7/CO (FA1D1BWP7T35P140)                       0.06       7.76 f
  intadd_0_U6/CO (FA1D1BWP7T35P140)                       0.06       7.82 f
  intadd_0_U5/CO (FA1D1BWP7T35P140)                       0.06       7.87 f
  intadd_0_U4/CO (FA1D1BWP7T35P140)                       0.06       7.93 f
  intadd_0_U3/CO (FA1D1BWP7T35P140)                       0.06       7.98 f
  intadd_0_U2/S (FA1D1BWP7T35P140)                        0.07       8.05 f
  U133/ZN (INVD1BWP7T35P140)                              0.01       8.06 r
  Result_reg_30_/D (DFCNQD1BWP7T35P140)                   0.00       8.06 r
  data arrival time                                                  8.06

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_30_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -8.06
  --------------------------------------------------------------------------
  slack (MET)                                                        2.91


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/CO (FA1D1BWP7T35P140)                      0.06       7.27 f
  intadd_0_U15/CO (FA1D1BWP7T35P140)                      0.06       7.32 f
  intadd_0_U14/CO (FA1D1BWP7T35P140)                      0.06       7.38 f
  intadd_0_U13/CO (FA1D1BWP7T35P140)                      0.06       7.43 f
  intadd_0_U12/CO (FA1D1BWP7T35P140)                      0.06       7.49 f
  intadd_0_U11/CO (FA1D1BWP7T35P140)                      0.06       7.54 f
  intadd_0_U10/CO (FA1D1BWP7T35P140)                      0.06       7.60 f
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.06       7.65 f
  intadd_0_U8/CO (FA1D1BWP7T35P140)                       0.06       7.71 f
  intadd_0_U7/CO (FA1D1BWP7T35P140)                       0.06       7.76 f
  intadd_0_U6/CO (FA1D1BWP7T35P140)                       0.06       7.82 f
  intadd_0_U5/CO (FA1D1BWP7T35P140)                       0.06       7.87 f
  intadd_0_U4/CO (FA1D1BWP7T35P140)                       0.06       7.93 f
  intadd_0_U3/S (FA1D1BWP7T35P140)                        0.07       7.99 f
  U132/ZN (INVD1BWP7T35P140)                              0.01       8.01 r
  Result_reg_29_/D (DFCNQD1BWP7T35P140)                   0.00       8.01 r
  data arrival time                                                  8.01

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_29_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -8.01
  --------------------------------------------------------------------------
  slack (MET)                                                        2.97


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/CO (FA1D1BWP7T35P140)                      0.06       7.27 f
  intadd_0_U15/CO (FA1D1BWP7T35P140)                      0.06       7.32 f
  intadd_0_U14/CO (FA1D1BWP7T35P140)                      0.06       7.38 f
  intadd_0_U13/CO (FA1D1BWP7T35P140)                      0.06       7.43 f
  intadd_0_U12/CO (FA1D1BWP7T35P140)                      0.06       7.49 f
  intadd_0_U11/CO (FA1D1BWP7T35P140)                      0.06       7.54 f
  intadd_0_U10/CO (FA1D1BWP7T35P140)                      0.06       7.60 f
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.06       7.65 f
  intadd_0_U8/CO (FA1D1BWP7T35P140)                       0.06       7.71 f
  intadd_0_U7/CO (FA1D1BWP7T35P140)                       0.06       7.76 f
  intadd_0_U6/CO (FA1D1BWP7T35P140)                       0.06       7.82 f
  intadd_0_U5/CO (FA1D1BWP7T35P140)                       0.06       7.87 f
  intadd_0_U4/S (FA1D1BWP7T35P140)                        0.07       7.94 f
  U131/ZN (INVD1BWP7T35P140)                              0.01       7.95 r
  Result_reg_28_/D (DFCNQD1BWP7T35P140)                   0.00       7.95 r
  data arrival time                                                  7.95

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_28_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.95
  --------------------------------------------------------------------------
  slack (MET)                                                        3.02


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/CO (FA1D1BWP7T35P140)                      0.06       7.27 f
  intadd_0_U15/CO (FA1D1BWP7T35P140)                      0.06       7.32 f
  intadd_0_U14/CO (FA1D1BWP7T35P140)                      0.06       7.38 f
  intadd_0_U13/CO (FA1D1BWP7T35P140)                      0.06       7.43 f
  intadd_0_U12/CO (FA1D1BWP7T35P140)                      0.06       7.49 f
  intadd_0_U11/CO (FA1D1BWP7T35P140)                      0.06       7.54 f
  intadd_0_U10/CO (FA1D1BWP7T35P140)                      0.06       7.60 f
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.06       7.65 f
  intadd_0_U8/CO (FA1D1BWP7T35P140)                       0.06       7.71 f
  intadd_0_U7/CO (FA1D1BWP7T35P140)                       0.06       7.76 f
  intadd_0_U6/CO (FA1D1BWP7T35P140)                       0.06       7.82 f
  intadd_0_U5/CO (FA1D1BWP7T35P140)                       0.06       7.87 f
  intadd_0_U4/CO (FA1D1BWP7T35P140)                       0.06       7.93 f
  intadd_0_U3/CO (FA1D1BWP7T35P140)                       0.06       7.98 f
  intadd_0_U2/CO (FA1D1BWP7T35P140)                       0.05       8.03 f
  Result_reg_31_/D (DFCNQD1BWP7T35P140)                   0.00       8.03 f
  data arrival time                                                  8.03

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_31_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                      0.06      11.06
  data required time                                                11.06
  --------------------------------------------------------------------------
  data required time                                                11.06
  data arrival time                                                 -8.03
  --------------------------------------------------------------------------
  slack (MET)                                                        3.03


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/CO (FA1D1BWP7T35P140)                      0.06       7.27 f
  intadd_0_U15/CO (FA1D1BWP7T35P140)                      0.06       7.32 f
  intadd_0_U14/CO (FA1D1BWP7T35P140)                      0.06       7.38 f
  intadd_0_U13/CO (FA1D1BWP7T35P140)                      0.06       7.43 f
  intadd_0_U12/CO (FA1D1BWP7T35P140)                      0.06       7.49 f
  intadd_0_U11/CO (FA1D1BWP7T35P140)                      0.06       7.54 f
  intadd_0_U10/CO (FA1D1BWP7T35P140)                      0.06       7.60 f
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.06       7.65 f
  intadd_0_U8/CO (FA1D1BWP7T35P140)                       0.06       7.71 f
  intadd_0_U7/CO (FA1D1BWP7T35P140)                       0.06       7.76 f
  intadd_0_U6/CO (FA1D1BWP7T35P140)                       0.06       7.82 f
  intadd_0_U5/S (FA1D1BWP7T35P140)                        0.07       7.88 f
  U130/ZN (INVD1BWP7T35P140)                              0.01       7.90 r
  Result_reg_27_/D (DFCNQD1BWP7T35P140)                   0.00       7.90 r
  data arrival time                                                  7.90

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_27_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.90
  --------------------------------------------------------------------------
  slack (MET)                                                        3.08


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/CO (FA1D1BWP7T35P140)                      0.06       7.27 f
  intadd_0_U15/CO (FA1D1BWP7T35P140)                      0.06       7.32 f
  intadd_0_U14/CO (FA1D1BWP7T35P140)                      0.06       7.38 f
  intadd_0_U13/CO (FA1D1BWP7T35P140)                      0.06       7.43 f
  intadd_0_U12/CO (FA1D1BWP7T35P140)                      0.06       7.49 f
  intadd_0_U11/CO (FA1D1BWP7T35P140)                      0.06       7.54 f
  intadd_0_U10/CO (FA1D1BWP7T35P140)                      0.06       7.60 f
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.06       7.65 f
  intadd_0_U8/CO (FA1D1BWP7T35P140)                       0.06       7.71 f
  intadd_0_U7/CO (FA1D1BWP7T35P140)                       0.06       7.76 f
  intadd_0_U6/S (FA1D1BWP7T35P140)                        0.07       7.83 f
  U129/ZN (INVD1BWP7T35P140)                              0.01       7.84 r
  Result_reg_26_/D (DFCNQD1BWP7T35P140)                   0.00       7.84 r
  data arrival time                                                  7.84

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_26_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.84
  --------------------------------------------------------------------------
  slack (MET)                                                        3.13


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/CO (FA1D1BWP7T35P140)                      0.06       7.27 f
  intadd_0_U15/CO (FA1D1BWP7T35P140)                      0.06       7.32 f
  intadd_0_U14/CO (FA1D1BWP7T35P140)                      0.06       7.38 f
  intadd_0_U13/CO (FA1D1BWP7T35P140)                      0.06       7.43 f
  intadd_0_U12/CO (FA1D1BWP7T35P140)                      0.06       7.49 f
  intadd_0_U11/CO (FA1D1BWP7T35P140)                      0.06       7.54 f
  intadd_0_U10/CO (FA1D1BWP7T35P140)                      0.06       7.60 f
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.06       7.65 f
  intadd_0_U8/CO (FA1D1BWP7T35P140)                       0.06       7.71 f
  intadd_0_U7/S (FA1D1BWP7T35P140)                        0.07       7.77 f
  U128/ZN (INVD1BWP7T35P140)                              0.01       7.79 r
  Result_reg_25_/D (DFCNQD1BWP7T35P140)                   0.00       7.79 r
  data arrival time                                                  7.79

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_25_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.79
  --------------------------------------------------------------------------
  slack (MET)                                                        3.19


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/CO (FA1D1BWP7T35P140)                      0.06       7.27 f
  intadd_0_U15/CO (FA1D1BWP7T35P140)                      0.06       7.32 f
  intadd_0_U14/CO (FA1D1BWP7T35P140)                      0.06       7.38 f
  intadd_0_U13/CO (FA1D1BWP7T35P140)                      0.06       7.43 f
  intadd_0_U12/CO (FA1D1BWP7T35P140)                      0.06       7.49 f
  intadd_0_U11/CO (FA1D1BWP7T35P140)                      0.06       7.54 f
  intadd_0_U10/CO (FA1D1BWP7T35P140)                      0.06       7.60 f
  intadd_0_U9/CO (FA1D1BWP7T35P140)                       0.06       7.65 f
  intadd_0_U8/S (FA1D1BWP7T35P140)                        0.07       7.72 f
  U127/ZN (INVD1BWP7T35P140)                              0.01       7.73 r
  Result_reg_24_/D (DFCNQD1BWP7T35P140)                   0.00       7.73 r
  data arrival time                                                  7.73

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_24_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.73
  --------------------------------------------------------------------------
  slack (MET)                                                        3.24


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/CO (FA1D1BWP7T35P140)                      0.06       7.27 f
  intadd_0_U15/CO (FA1D1BWP7T35P140)                      0.06       7.32 f
  intadd_0_U14/CO (FA1D1BWP7T35P140)                      0.06       7.38 f
  intadd_0_U13/CO (FA1D1BWP7T35P140)                      0.06       7.43 f
  intadd_0_U12/CO (FA1D1BWP7T35P140)                      0.06       7.49 f
  intadd_0_U11/CO (FA1D1BWP7T35P140)                      0.06       7.54 f
  intadd_0_U10/CO (FA1D1BWP7T35P140)                      0.06       7.60 f
  intadd_0_U9/S (FA1D1BWP7T35P140)                        0.07       7.66 f
  U126/ZN (INVD1BWP7T35P140)                              0.01       7.67 r
  Result_reg_23_/D (DFCNQD1BWP7T35P140)                   0.00       7.67 r
  data arrival time                                                  7.67

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_23_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.67
  --------------------------------------------------------------------------
  slack (MET)                                                        3.30


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/CO (FA1D1BWP7T35P140)                      0.06       7.27 f
  intadd_0_U15/CO (FA1D1BWP7T35P140)                      0.06       7.32 f
  intadd_0_U14/CO (FA1D1BWP7T35P140)                      0.06       7.38 f
  intadd_0_U13/CO (FA1D1BWP7T35P140)                      0.06       7.43 f
  intadd_0_U12/CO (FA1D1BWP7T35P140)                      0.06       7.49 f
  intadd_0_U11/CO (FA1D1BWP7T35P140)                      0.06       7.54 f
  intadd_0_U10/S (FA1D1BWP7T35P140)                       0.07       7.61 f
  U125/ZN (INVD1BWP7T35P140)                              0.01       7.62 r
  Result_reg_22_/D (DFCNQD1BWP7T35P140)                   0.00       7.62 r
  data arrival time                                                  7.62

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_22_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.62
  --------------------------------------------------------------------------
  slack (MET)                                                        3.35


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/CO (FA1D1BWP7T35P140)                      0.06       7.27 f
  intadd_0_U15/CO (FA1D1BWP7T35P140)                      0.06       7.32 f
  intadd_0_U14/CO (FA1D1BWP7T35P140)                      0.06       7.38 f
  intadd_0_U13/CO (FA1D1BWP7T35P140)                      0.06       7.43 f
  intadd_0_U12/CO (FA1D1BWP7T35P140)                      0.06       7.49 f
  intadd_0_U11/S (FA1D1BWP7T35P140)                       0.07       7.55 f
  U124/ZN (INVD1BWP7T35P140)                              0.01       7.56 r
  Result_reg_21_/D (DFCNQD1BWP7T35P140)                   0.00       7.56 r
  data arrival time                                                  7.56

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_21_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.56
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/CO (FA1D1BWP7T35P140)                      0.06       7.27 f
  intadd_0_U15/CO (FA1D1BWP7T35P140)                      0.06       7.32 f
  intadd_0_U14/CO (FA1D1BWP7T35P140)                      0.06       7.38 f
  intadd_0_U13/CO (FA1D1BWP7T35P140)                      0.06       7.43 f
  intadd_0_U12/S (FA1D1BWP7T35P140)                       0.07       7.50 f
  U123/ZN (INVD1BWP7T35P140)                              0.01       7.51 r
  Result_reg_20_/D (DFCNQD1BWP7T35P140)                   0.00       7.51 r
  data arrival time                                                  7.51

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_20_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.51
  --------------------------------------------------------------------------
  slack (MET)                                                        3.46


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/CO (FA1D1BWP7T35P140)                      0.06       7.27 f
  intadd_0_U15/CO (FA1D1BWP7T35P140)                      0.06       7.32 f
  intadd_0_U14/CO (FA1D1BWP7T35P140)                      0.06       7.38 f
  intadd_0_U13/S (FA1D1BWP7T35P140)                       0.07       7.44 f
  U122/ZN (INVD1BWP7T35P140)                              0.01       7.45 r
  Result_reg_19_/D (DFCNQD1BWP7T35P140)                   0.00       7.45 r
  data arrival time                                                  7.45

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_19_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.45
  --------------------------------------------------------------------------
  slack (MET)                                                        3.52


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/CO (FA1D1BWP7T35P140)                      0.06       7.27 f
  intadd_0_U15/CO (FA1D1BWP7T35P140)                      0.06       7.32 f
  intadd_0_U14/S (FA1D1BWP7T35P140)                       0.07       7.39 f
  U121/ZN (INVD1BWP7T35P140)                              0.01       7.40 r
  Result_reg_18_/D (DFCNQD1BWP7T35P140)                   0.00       7.40 r
  data arrival time                                                  7.40

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_18_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.40
  --------------------------------------------------------------------------
  slack (MET)                                                        3.57


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/CO (FA1D1BWP7T35P140)                      0.06       7.27 f
  intadd_0_U15/S (FA1D1BWP7T35P140)                       0.07       7.33 f
  U120/ZN (INVD1BWP7T35P140)                              0.01       7.34 r
  Result_reg_17_/D (DFCNQD1BWP7T35P140)                   0.00       7.34 r
  data arrival time                                                  7.34

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_17_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.63


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/CO (FA1D1BWP7T35P140)                      0.06       7.21 f
  intadd_0_U16/S (FA1D1BWP7T35P140)                       0.07       7.28 f
  U119/ZN (INVD1BWP7T35P140)                              0.01       7.29 r
  Result_reg_16_/D (DFCNQD1BWP7T35P140)                   0.00       7.29 r
  data arrival time                                                  7.29

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_16_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.29
  --------------------------------------------------------------------------
  slack (MET)                                                        3.68


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: Result_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SignMultiplier     ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 f
  io_dinA[1] (in)                                         0.00       6.00 f
  U24/ZN (INVD1BWP7T35P140)                               0.12       6.12 r
  U25/ZN (INVD1BWP7T35P140)                               0.05       6.17 f
  U81/ZN (INVD1BWP7T35P140)                               0.04       6.20 r
  U143/ZN (AOI22D1BWP7T35P140)                            0.06       6.26 f
  U145/ZN (NR2D1BWP7T35P140)                              0.09       6.35 r
  U147/ZN (AOI22D1BWP7T35P140)                            0.04       6.39 f
  U148/ZN (OAI221D0BWP7T35P140)                           0.04       6.44 r
  U150/ZN (OAI21D1BWP7T35P140)                            0.04       6.48 f
  intadd_0_U29/CO (FA1D1BWP7T35P140)                      0.07       6.55 f
  intadd_0_U28/CO (FA1D1BWP7T35P140)                      0.06       6.60 f
  intadd_0_U27/CO (FA1D1BWP7T35P140)                      0.06       6.66 f
  intadd_0_U26/CO (FA1D1BWP7T35P140)                      0.06       6.71 f
  intadd_0_U25/CO (FA1D1BWP7T35P140)                      0.06       6.77 f
  intadd_0_U24/CO (FA1D1BWP7T35P140)                      0.06       6.82 f
  intadd_0_U23/CO (FA1D1BWP7T35P140)                      0.06       6.88 f
  intadd_0_U22/CO (FA1D1BWP7T35P140)                      0.06       6.93 f
  intadd_0_U21/CO (FA1D1BWP7T35P140)                      0.06       6.99 f
  intadd_0_U20/CO (FA1D1BWP7T35P140)                      0.06       7.04 f
  intadd_0_U19/CO (FA1D1BWP7T35P140)                      0.06       7.10 f
  intadd_0_U18/CO (FA1D1BWP7T35P140)                      0.06       7.16 f
  intadd_0_U17/S (FA1D1BWP7T35P140)                       0.07       7.22 f
  U118/ZN (INVD1BWP7T35P140)                              0.01       7.23 r
  Result_reg_15_/D (DFCNQD1BWP7T35P140)                   0.00       7.23 r
  data arrival time                                                  7.23

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             2.00      12.00
  clock uncertainty                                      -1.00      11.00
  Result_reg_15_/CP (DFCNQD1BWP7T35P140)                  0.00      11.00 r
  library setup time                                     -0.03      10.97
  data required time                                                10.97
  --------------------------------------------------------------------------
  data required time                                                10.97
  data arrival time                                                 -7.23
  --------------------------------------------------------------------------
  slack (MET)                                                        3.74


1
