|SCOMP_System
GSENSOR_CS_n <= <VCC>
GSENSOR_SDO <= <VCC>
GSENSOR_SDI <> I2C_INTERFACE:inst13.SDA
clock_50 => PLL_main:inst1.inclk0
KEY0 => inst2.IN0
SW[0] => DIG_IN:inst7.DI[0]
SW[1] => DIG_IN:inst7.DI[1]
SW[2] => DIG_IN:inst7.DI[2]
SW[3] => DIG_IN:inst7.DI[3]
SW[4] => DIG_IN:inst7.DI[4]
SW[5] => DIG_IN:inst7.DI[5]
SW[6] => DIG_IN:inst7.DI[6]
SW[7] => DIG_IN:inst7.DI[7]
SW[8] => DIG_IN:inst7.DI[8]
SW[9] => DIG_IN:inst7.DI[9]
GSENSOR_SCLK <> I2C_INTERFACE:inst13.SCL
HEX0[0] <= HexPeripheral:inst10.hex0[0]
HEX0[1] <= HexPeripheral:inst10.hex0[1]
HEX0[2] <= HexPeripheral:inst10.hex0[2]
HEX0[3] <= HexPeripheral:inst10.hex0[3]
HEX0[4] <= HexPeripheral:inst10.hex0[4]
HEX0[5] <= HexPeripheral:inst10.hex0[5]
HEX0[6] <= HexPeripheral:inst10.hex0[6]
HEX1[0] <= HexPeripheral:inst10.hex1[0]
HEX1[1] <= HexPeripheral:inst10.hex1[1]
HEX1[2] <= HexPeripheral:inst10.hex1[2]
HEX1[3] <= HexPeripheral:inst10.hex1[3]
HEX1[4] <= HexPeripheral:inst10.hex1[4]
HEX1[5] <= HexPeripheral:inst10.hex1[5]
HEX1[6] <= HexPeripheral:inst10.hex1[6]
HEX2[0] <= HexPeripheral:inst10.hex2[0]
HEX2[1] <= HexPeripheral:inst10.hex2[1]
HEX2[2] <= HexPeripheral:inst10.hex2[2]
HEX2[3] <= HexPeripheral:inst10.hex2[3]
HEX2[4] <= HexPeripheral:inst10.hex2[4]
HEX2[5] <= HexPeripheral:inst10.hex2[5]
HEX2[6] <= HexPeripheral:inst10.hex2[6]
HEX3[0] <= HexPeripheral:inst10.hex3[0]
HEX3[1] <= HexPeripheral:inst10.hex3[1]
HEX3[2] <= HexPeripheral:inst10.hex3[2]
HEX3[3] <= HexPeripheral:inst10.hex3[3]
HEX3[4] <= HexPeripheral:inst10.hex3[4]
HEX3[5] <= HexPeripheral:inst10.hex3[5]
HEX3[6] <= HexPeripheral:inst10.hex3[6]
HEX4[0] <= HexPeripheral:inst10.hex4[0]
HEX4[1] <= HexPeripheral:inst10.hex4[1]
HEX4[2] <= HexPeripheral:inst10.hex4[2]
HEX4[3] <= HexPeripheral:inst10.hex4[3]
HEX4[4] <= HexPeripheral:inst10.hex4[4]
HEX4[5] <= HexPeripheral:inst10.hex4[5]
HEX4[6] <= HexPeripheral:inst10.hex4[6]
HEX5[0] <= HexPeripheral:inst10.hex5[0]
HEX5[1] <= HexPeripheral:inst10.hex5[1]
HEX5[2] <= HexPeripheral:inst10.hex5[2]
HEX5[3] <= HexPeripheral:inst10.hex5[3]
HEX5[4] <= HexPeripheral:inst10.hex5[4]
HEX5[5] <= HexPeripheral:inst10.hex5[5]
HEX5[6] <= HexPeripheral:inst10.hex5[6]
LEDR[0] <= LED[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LED[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LED[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LED[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LED[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LED[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LED[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LED[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LED[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LED[9].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|I2C_INTERFACE:inst13
SCL <> i2c_master:inst.scl
I2C_CLK => i2c_master:inst.clk
I2C_CLK => i2c_ctrl:inst14.clk
RESETN => i2c_master:inst.reset_n
RESETN => i2c_ctrl:inst14.resetn
IO_WRITE => inst6.IN0
IO_WRITE => inst12.IN0
IO_WRITE => inst13.IN0
IO_WRITE => inst5.IN0
CS_RDY => inst6.IN1
CS_RDY => inst4.IN1
CS_CMD => inst12.IN1
CS_DATA => inst13.IN1
CS_DATA => inst7.IN1
IO_DATA[0] <> inst1[0]
IO_DATA[0] <> inst2[0]
IO_DATA[1] <> inst1[1]
IO_DATA[1] <> inst2[1]
IO_DATA[2] <> inst1[2]
IO_DATA[2] <> inst2[2]
IO_DATA[3] <> inst1[3]
IO_DATA[3] <> inst2[3]
IO_DATA[4] <> inst1[4]
IO_DATA[4] <> inst2[4]
IO_DATA[5] <> inst1[5]
IO_DATA[5] <> inst2[5]
IO_DATA[6] <> inst1[6]
IO_DATA[6] <> inst2[6]
IO_DATA[7] <> inst1[7]
IO_DATA[7] <> inst2[7]
IO_DATA[8] <> inst1[8]
IO_DATA[8] <> inst2[8]
IO_DATA[9] <> inst1[9]
IO_DATA[9] <> inst2[9]
IO_DATA[10] <> inst1[10]
IO_DATA[10] <> inst2[10]
IO_DATA[11] <> inst1[11]
IO_DATA[11] <> inst2[11]
IO_DATA[12] <> inst1[12]
IO_DATA[12] <> inst2[12]
IO_DATA[13] <> inst1[13]
IO_DATA[13] <> inst2[13]
IO_DATA[14] <> inst1[14]
IO_DATA[14] <> inst2[14]
IO_DATA[15] <> inst1[15]
IO_DATA[15] <> inst2[15]
SDA <> i2c_master:inst.sda


|SCOMP_System|I2C_INTERFACE:inst13|i2c_master:inst
clk => data_clk.CLK
clk => scl_clk.CLK
clk => scl_clk~en.CLK
clk => stretch.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
reset_n => data_rd[0]~reg0.ACLR
reset_n => data_rd[1]~reg0.ACLR
reset_n => data_rd[2]~reg0.ACLR
reset_n => data_rd[3]~reg0.ACLR
reset_n => data_rd[4]~reg0.ACLR
reset_n => data_rd[5]~reg0.ACLR
reset_n => data_rd[6]~reg0.ACLR
reset_n => data_rd[7]~reg0.ACLR
reset_n => bit_cnt[0].PRESET
reset_n => bit_cnt[1].PRESET
reset_n => bit_cnt[2].PRESET
reset_n => sda_int.PRESET
reset_n => scl_req.ACLR
reset_n => busy~reg0.ACLR
reset_n => scl_ena.ACLR
reset_n => ack_error~reg0.ACLR
reset_n => scl_clk~en.ACLR
reset_n => stretch.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => state~3.DATAIN
reset_n => data_clk.ENA
reset_n => data_rx[0].ENA
reset_n => data_tx[0].ENA
reset_n => addr_rw[7].ENA
reset_n => addr_rw[6].ENA
reset_n => addr_rw[5].ENA
reset_n => addr_rw[4].ENA
reset_n => addr_rw[3].ENA
reset_n => addr_rw[2].ENA
reset_n => addr_rw[1].ENA
reset_n => addr_rw[0].ENA
reset_n => data_tx[7].ENA
reset_n => data_tx[6].ENA
reset_n => data_tx[5].ENA
reset_n => data_tx[4].ENA
reset_n => data_tx[3].ENA
reset_n => data_tx[2].ENA
reset_n => data_tx[1].ENA
reset_n => data_rx[7].ENA
reset_n => data_rx[6].ENA
reset_n => data_rx[5].ENA
reset_n => data_rx[4].ENA
reset_n => data_rx[3].ENA
reset_n => data_rx[2].ENA
reset_n => data_rx[1].ENA
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => addr_rw.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => data_tx.OUTPUTSELECT
ena => scl_req.OUTPUTSELECT
ena => process_1.IN1
ena => scl_req.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => busy.OUTPUTSELECT
ena => sda_int.OUTPUTSELECT
ena => scl_req.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => state.OUTPUTSELECT
ena => sda_int.OUTPUTSELECT
ena => Selector0.IN11
ena => Selector19.IN5
ena => Selector18.IN2
ena => state.DATAA
addr[0] => addr_rw.DATAB
addr[0] => Equal2.IN6
addr[0] => Equal3.IN6
addr[0] => Equal4.IN6
addr[1] => addr_rw.DATAB
addr[1] => Equal2.IN5
addr[1] => Equal3.IN5
addr[1] => Equal4.IN5
addr[2] => addr_rw.DATAB
addr[2] => Equal2.IN4
addr[2] => Equal3.IN4
addr[2] => Equal4.IN4
addr[3] => addr_rw.DATAB
addr[3] => Equal2.IN3
addr[3] => Equal3.IN3
addr[3] => Equal4.IN3
addr[4] => addr_rw.DATAB
addr[4] => Equal2.IN2
addr[4] => Equal3.IN2
addr[4] => Equal4.IN2
addr[5] => addr_rw.DATAB
addr[5] => Equal2.IN1
addr[5] => Equal3.IN1
addr[5] => Equal4.IN1
addr[6] => addr_rw.DATAB
addr[6] => Equal2.IN0
addr[6] => Equal3.IN0
addr[6] => Equal4.IN0
rw => addr_rw.DATAB
rw => Equal2.IN7
rw => scl_req.OUTPUTSELECT
rw => sda_int.OUTPUTSELECT
rw => state.DATAB
rw => state.DATAA
rw => scl_req.OUTPUTSELECT
rw => state.DATAA
rw => state.DATAB
data_wr[0] => data_tx.DATAB
data_wr[0] => Mux4.IN7
data_wr[1] => data_tx.DATAB
data_wr[1] => Mux4.IN6
data_wr[2] => data_tx.DATAB
data_wr[2] => Mux4.IN5
data_wr[3] => data_tx.DATAB
data_wr[3] => Mux4.IN4
data_wr[4] => data_tx.DATAB
data_wr[4] => Mux4.IN3
data_wr[5] => data_tx.DATAB
data_wr[5] => Mux4.IN2
data_wr[6] => data_tx.DATAB
data_wr[6] => Mux4.IN1
data_wr[7] => data_tx.DATAB
data_wr[7] => Mux4.IN0
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[0] <= data_rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[1] <= data_rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[2] <= data_rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[3] <= data_rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[4] <= data_rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[5] <= data_rd[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[6] <= data_rd[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_rd[7] <= data_rd[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ack_error <= ack_error~reg0.DB_MAX_OUTPUT_PORT_TYPE
sda <> sda
scl <> scl


|SCOMP_System|I2C_INTERFACE:inst13|i2c_ctrl:inst14
resetn => prev_busy.ACLR
resetn => running.ACLR
resetn => comm_en~reg0.ACLR
resetn => cmd_in[0].ACLR
resetn => cmd_in[1].ACLR
resetn => cmd_in[4].ACLR
resetn => cmd_in[5].ACLR
resetn => data_in[0].ACLR
resetn => data_in[1].ACLR
resetn => data_in[2].ACLR
resetn => data_in[3].ACLR
resetn => data_in[4].ACLR
resetn => data_in[5].ACLR
resetn => data_in[6].ACLR
resetn => data_in[7].ACLR
resetn => data_in[8].ACLR
resetn => data_in[9].ACLR
resetn => data_in[10].ACLR
resetn => data_in[11].ACLR
resetn => data_in[12].ACLR
resetn => data_in[13].ACLR
resetn => data_in[14].ACLR
resetn => data_in[15].ACLR
resetn => latch_rdy.IN1
resetn => state~10.DATAIN
resetn => addr_in[0].ENA
resetn => addr_in[7].ENA
resetn => addr_in[6].ENA
resetn => addr_in[5].ENA
resetn => addr_in[4].ENA
resetn => addr_in[3].ENA
resetn => addr_in[2].ENA
resetn => addr_in[1].ENA
resetn => rnw~reg0.ENA
resetn => tx_addr[7]~reg0.ENA
resetn => tx_addr[6]~reg0.ENA
resetn => tx_addr[5]~reg0.ENA
resetn => tx_addr[4]~reg0.ENA
resetn => tx_addr[3]~reg0.ENA
resetn => tx_addr[2]~reg0.ENA
resetn => tx_addr[1]~reg0.ENA
resetn => tx_addr[0]~reg0.ENA
resetn => data_out[15]~reg0.ENA
resetn => data_out[14]~reg0.ENA
resetn => data_out[13]~reg0.ENA
resetn => data_out[12]~reg0.ENA
resetn => data_out[11]~reg0.ENA
resetn => data_out[10]~reg0.ENA
resetn => data_out[9]~reg0.ENA
resetn => data_out[8]~reg0.ENA
resetn => data_out[7]~reg0.ENA
resetn => data_out[6]~reg0.ENA
resetn => data_out[5]~reg0.ENA
resetn => data_out[4]~reg0.ENA
resetn => data_out[3]~reg0.ENA
resetn => data_out[2]~reg0.ENA
resetn => data_out[1]~reg0.ENA
resetn => data_out[0]~reg0.ENA
resetn => tx_byte[7]~reg0.ENA
resetn => tx_byte[6]~reg0.ENA
resetn => tx_byte[5]~reg0.ENA
resetn => tx_byte[4]~reg0.ENA
resetn => tx_byte[3]~reg0.ENA
resetn => tx_byte[2]~reg0.ENA
resetn => tx_byte[1]~reg0.ENA
resetn => tx_byte[0]~reg0.ENA
clk => rnw~reg0.CLK
clk => tx_byte[0]~reg0.CLK
clk => tx_byte[1]~reg0.CLK
clk => tx_byte[2]~reg0.CLK
clk => tx_byte[3]~reg0.CLK
clk => tx_byte[4]~reg0.CLK
clk => tx_byte[5]~reg0.CLK
clk => tx_byte[6]~reg0.CLK
clk => tx_byte[7]~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
clk => data_out[14]~reg0.CLK
clk => data_out[15]~reg0.CLK
clk => tx_addr[0]~reg0.CLK
clk => tx_addr[1]~reg0.CLK
clk => tx_addr[2]~reg0.CLK
clk => tx_addr[3]~reg0.CLK
clk => tx_addr[4]~reg0.CLK
clk => tx_addr[5]~reg0.CLK
clk => tx_addr[6]~reg0.CLK
clk => tx_addr[7]~reg0.CLK
clk => prev_busy.CLK
clk => running.CLK
clk => comm_en~reg0.CLK
clk => state~8.DATAIN
IO_DATA[0] => data_in[0].DATAIN
IO_DATA[0] => addr_in[0].DATAIN
IO_DATA[1] => data_in[1].DATAIN
IO_DATA[1] => addr_in[1].DATAIN
IO_DATA[2] => data_in[2].DATAIN
IO_DATA[2] => addr_in[2].DATAIN
IO_DATA[3] => data_in[3].DATAIN
IO_DATA[3] => addr_in[3].DATAIN
IO_DATA[4] => data_in[4].DATAIN
IO_DATA[4] => addr_in[4].DATAIN
IO_DATA[5] => data_in[5].DATAIN
IO_DATA[5] => addr_in[5].DATAIN
IO_DATA[6] => data_in[6].DATAIN
IO_DATA[6] => addr_in[6].DATAIN
IO_DATA[7] => data_in[7].DATAIN
IO_DATA[7] => addr_in[7].DATAIN
IO_DATA[8] => data_in[8].DATAIN
IO_DATA[8] => cmd_in[0].DATAIN
IO_DATA[9] => data_in[9].DATAIN
IO_DATA[9] => cmd_in[1].DATAIN
IO_DATA[10] => data_in[10].DATAIN
IO_DATA[11] => data_in[11].DATAIN
IO_DATA[12] => data_in[12].DATAIN
IO_DATA[12] => cmd_in[4].DATAIN
IO_DATA[13] => data_in[13].DATAIN
IO_DATA[13] => cmd_in[5].DATAIN
IO_DATA[14] => data_in[14].DATAIN
IO_DATA[15] => data_in[15].DATAIN
wr_rdy => go.CLK
wr_cmd => addr_in[0].CLK
wr_cmd => addr_in[1].CLK
wr_cmd => addr_in[2].CLK
wr_cmd => addr_in[3].CLK
wr_cmd => addr_in[4].CLK
wr_cmd => addr_in[5].CLK
wr_cmd => addr_in[6].CLK
wr_cmd => addr_in[7].CLK
wr_cmd => cmd_in[0].CLK
wr_cmd => cmd_in[1].CLK
wr_cmd => cmd_in[4].CLK
wr_cmd => cmd_in[5].CLK
wr_data => data_in[0].CLK
wr_data => data_in[1].CLK
wr_data => data_in[2].CLK
wr_data => data_in[3].CLK
wr_data => data_in[4].CLK
wr_data => data_in[5].CLK
wr_data => data_in[6].CLK
wr_data => data_in[7].CLK
wr_data => data_in[8].CLK
wr_data => data_in[9].CLK
wr_data => data_in[10].CLK
wr_data => data_in[11].CLK
wr_data => data_in[12].CLK
wr_data => data_in[13].CLK
wr_data => data_in[14].CLK
wr_data => data_in[15].CLK
rx_byte[0] => data_out.DATAB
rx_byte[0] => data_out.DATAB
rx_byte[1] => data_out.DATAB
rx_byte[1] => data_out.DATAB
rx_byte[2] => data_out.DATAB
rx_byte[2] => data_out.DATAB
rx_byte[3] => data_out.DATAB
rx_byte[3] => data_out.DATAB
rx_byte[4] => data_out.DATAB
rx_byte[4] => data_out.DATAB
rx_byte[5] => data_out.DATAB
rx_byte[5] => data_out.DATAB
rx_byte[6] => data_out.DATAB
rx_byte[6] => data_out.DATAB
rx_byte[7] => data_out.DATAB
rx_byte[7] => data_out.DATAB
i2c_busy => state_machine.IN1
i2c_busy => prev_busy.DATAIN
i2c_busy => state_machine.IN1
tx_addr[0] <= tx_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[1] <= tx_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[2] <= tx_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[3] <= tx_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[4] <= tx_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[5] <= tx_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[6] <= tx_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_addr[7] <= tx_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[0] <= tx_byte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[1] <= tx_byte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[2] <= tx_byte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[3] <= tx_byte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[4] <= tx_byte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[5] <= tx_byte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[6] <= tx_byte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_byte[7] <= tx_byte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
comm_en <= comm_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
rnw <= rnw~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|clk_div:inst5
clock_10MHz => clock_4Hz_int.CLK
clock_10MHz => count_4Hz[0].CLK
clock_10MHz => count_4Hz[1].CLK
clock_10MHz => count_4Hz[2].CLK
clock_10MHz => count_4Hz[3].CLK
clock_10MHz => count_4Hz[4].CLK
clock_10MHz => count_4Hz[5].CLK
clock_10MHz => count_4Hz[6].CLK
clock_10MHz => count_4Hz[7].CLK
clock_10MHz => count_4Hz[8].CLK
clock_10MHz => count_4Hz[9].CLK
clock_10MHz => count_4Hz[10].CLK
clock_10MHz => count_4Hz[11].CLK
clock_10MHz => count_4Hz[12].CLK
clock_10MHz => count_4Hz[13].CLK
clock_10MHz => count_4Hz[14].CLK
clock_10MHz => count_4Hz[15].CLK
clock_10MHz => count_4Hz[16].CLK
clock_10MHz => count_4Hz[17].CLK
clock_10MHz => count_4Hz[18].CLK
clock_10MHz => count_4Hz[19].CLK
clock_10MHz => count_4Hz[20].CLK
clock_10MHz => clock_10Hz_int.CLK
clock_10MHz => count_10Hz[0].CLK
clock_10MHz => count_10Hz[1].CLK
clock_10MHz => count_10Hz[2].CLK
clock_10MHz => count_10Hz[3].CLK
clock_10MHz => count_10Hz[4].CLK
clock_10MHz => count_10Hz[5].CLK
clock_10MHz => count_10Hz[6].CLK
clock_10MHz => count_10Hz[7].CLK
clock_10MHz => count_10Hz[8].CLK
clock_10MHz => count_10Hz[9].CLK
clock_10MHz => count_10Hz[10].CLK
clock_10MHz => count_10Hz[11].CLK
clock_10MHz => count_10Hz[12].CLK
clock_10MHz => count_10Hz[13].CLK
clock_10MHz => count_10Hz[14].CLK
clock_10MHz => count_10Hz[15].CLK
clock_10MHz => count_10Hz[16].CLK
clock_10MHz => count_10Hz[17].CLK
clock_10MHz => count_10Hz[18].CLK
clock_10MHz => clock_32Hz_int.CLK
clock_10MHz => count_32Hz[0].CLK
clock_10MHz => count_32Hz[1].CLK
clock_10MHz => count_32Hz[2].CLK
clock_10MHz => count_32Hz[3].CLK
clock_10MHz => count_32Hz[4].CLK
clock_10MHz => count_32Hz[5].CLK
clock_10MHz => count_32Hz[6].CLK
clock_10MHz => count_32Hz[7].CLK
clock_10MHz => count_32Hz[8].CLK
clock_10MHz => count_32Hz[9].CLK
clock_10MHz => count_32Hz[10].CLK
clock_10MHz => count_32Hz[11].CLK
clock_10MHz => count_32Hz[12].CLK
clock_10MHz => count_32Hz[13].CLK
clock_10MHz => count_32Hz[14].CLK
clock_10MHz => count_32Hz[15].CLK
clock_10MHz => count_32Hz[16].CLK
clock_10MHz => count_32Hz[17].CLK
clock_10MHz => clock_100Hz_int.CLK
clock_10MHz => count_100Hz[0].CLK
clock_10MHz => count_100Hz[1].CLK
clock_10MHz => count_100Hz[2].CLK
clock_10MHz => count_100Hz[3].CLK
clock_10MHz => count_100Hz[4].CLK
clock_10MHz => count_100Hz[5].CLK
clock_10MHz => count_100Hz[6].CLK
clock_10MHz => count_100Hz[7].CLK
clock_10MHz => count_100Hz[8].CLK
clock_10MHz => count_100Hz[9].CLK
clock_10MHz => count_100Hz[10].CLK
clock_10MHz => count_100Hz[11].CLK
clock_10MHz => count_100Hz[12].CLK
clock_10MHz => count_100Hz[13].CLK
clock_10MHz => count_100Hz[14].CLK
clock_10MHz => count_100Hz[15].CLK
clock_10MHz => clock_10kHz_int.CLK
clock_10MHz => count_10kHz[0].CLK
clock_10MHz => count_10kHz[1].CLK
clock_10MHz => count_10kHz[2].CLK
clock_10MHz => count_10kHz[3].CLK
clock_10MHz => count_10kHz[4].CLK
clock_10MHz => count_10kHz[5].CLK
clock_10MHz => count_10kHz[6].CLK
clock_10MHz => count_10kHz[7].CLK
clock_10MHz => count_10kHz[8].CLK
clock_10MHz => clock_100kHz_int.CLK
clock_10MHz => count_100kHz[0].CLK
clock_10MHz => count_100kHz[1].CLK
clock_10MHz => count_100kHz[2].CLK
clock_10MHz => count_100kHz[3].CLK
clock_10MHz => count_100kHz[4].CLK
clock_10MHz => count_100kHz[5].CLK
clock_10MHz => clock_4Hz~reg0.CLK
clock_10MHz => clock_10Hz~reg0.CLK
clock_10MHz => clock_32Hz~reg0.CLK
clock_10MHz => clock_100Hz~reg0.CLK
clock_10MHz => clock_10kHz~reg0.CLK
clock_10MHz => clock_100kHz~reg0.CLK
clock_100kHz <= clock_100kHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10kHz <= clock_10kHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100Hz <= clock_100Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_32Hz <= clock_32Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10Hz <= clock_10Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_4Hz <= clock_4Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|PLL_main:inst1
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|SCOMP_System|PLL_main:inst1|altpll:altpll_component
inclk[0] => PLL_main_altpll:auto_generated.inclk[0]
inclk[1] => PLL_main_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL_main_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL_main_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|SCOMP_System|PLL_main:inst1|altpll:altpll_component|PLL_main_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|SCOMP:inst
clock => altsyncram:altsyncram_component.clock0
clock => PC_stack[9][0].CLK
clock => PC_stack[9][1].CLK
clock => PC_stack[9][2].CLK
clock => PC_stack[9][3].CLK
clock => PC_stack[9][4].CLK
clock => PC_stack[9][5].CLK
clock => PC_stack[9][6].CLK
clock => PC_stack[9][7].CLK
clock => PC_stack[9][8].CLK
clock => PC_stack[9][9].CLK
clock => PC_stack[9][10].CLK
clock => PC_stack[8][0].CLK
clock => PC_stack[8][1].CLK
clock => PC_stack[8][2].CLK
clock => PC_stack[8][3].CLK
clock => PC_stack[8][4].CLK
clock => PC_stack[8][5].CLK
clock => PC_stack[8][6].CLK
clock => PC_stack[8][7].CLK
clock => PC_stack[8][8].CLK
clock => PC_stack[8][9].CLK
clock => PC_stack[8][10].CLK
clock => PC_stack[7][0].CLK
clock => PC_stack[7][1].CLK
clock => PC_stack[7][2].CLK
clock => PC_stack[7][3].CLK
clock => PC_stack[7][4].CLK
clock => PC_stack[7][5].CLK
clock => PC_stack[7][6].CLK
clock => PC_stack[7][7].CLK
clock => PC_stack[7][8].CLK
clock => PC_stack[7][9].CLK
clock => PC_stack[7][10].CLK
clock => PC_stack[6][0].CLK
clock => PC_stack[6][1].CLK
clock => PC_stack[6][2].CLK
clock => PC_stack[6][3].CLK
clock => PC_stack[6][4].CLK
clock => PC_stack[6][5].CLK
clock => PC_stack[6][6].CLK
clock => PC_stack[6][7].CLK
clock => PC_stack[6][8].CLK
clock => PC_stack[6][9].CLK
clock => PC_stack[6][10].CLK
clock => PC_stack[5][0].CLK
clock => PC_stack[5][1].CLK
clock => PC_stack[5][2].CLK
clock => PC_stack[5][3].CLK
clock => PC_stack[5][4].CLK
clock => PC_stack[5][5].CLK
clock => PC_stack[5][6].CLK
clock => PC_stack[5][7].CLK
clock => PC_stack[5][8].CLK
clock => PC_stack[5][9].CLK
clock => PC_stack[5][10].CLK
clock => PC_stack[4][0].CLK
clock => PC_stack[4][1].CLK
clock => PC_stack[4][2].CLK
clock => PC_stack[4][3].CLK
clock => PC_stack[4][4].CLK
clock => PC_stack[4][5].CLK
clock => PC_stack[4][6].CLK
clock => PC_stack[4][7].CLK
clock => PC_stack[4][8].CLK
clock => PC_stack[4][9].CLK
clock => PC_stack[4][10].CLK
clock => PC_stack[3][0].CLK
clock => PC_stack[3][1].CLK
clock => PC_stack[3][2].CLK
clock => PC_stack[3][3].CLK
clock => PC_stack[3][4].CLK
clock => PC_stack[3][5].CLK
clock => PC_stack[3][6].CLK
clock => PC_stack[3][7].CLK
clock => PC_stack[3][8].CLK
clock => PC_stack[3][9].CLK
clock => PC_stack[3][10].CLK
clock => PC_stack[2][0].CLK
clock => PC_stack[2][1].CLK
clock => PC_stack[2][2].CLK
clock => PC_stack[2][3].CLK
clock => PC_stack[2][4].CLK
clock => PC_stack[2][5].CLK
clock => PC_stack[2][6].CLK
clock => PC_stack[2][7].CLK
clock => PC_stack[2][8].CLK
clock => PC_stack[2][9].CLK
clock => PC_stack[2][10].CLK
clock => PC_stack[1][0].CLK
clock => PC_stack[1][1].CLK
clock => PC_stack[1][2].CLK
clock => PC_stack[1][3].CLK
clock => PC_stack[1][4].CLK
clock => PC_stack[1][5].CLK
clock => PC_stack[1][6].CLK
clock => PC_stack[1][7].CLK
clock => PC_stack[1][8].CLK
clock => PC_stack[1][9].CLK
clock => PC_stack[1][10].CLK
clock => PC_stack[0][0].CLK
clock => PC_stack[0][1].CLK
clock => PC_stack[0][2].CLK
clock => PC_stack[0][3].CLK
clock => PC_stack[0][4].CLK
clock => PC_stack[0][5].CLK
clock => PC_stack[0][6].CLK
clock => PC_stack[0][7].CLK
clock => PC_stack[0][8].CLK
clock => PC_stack[0][9].CLK
clock => PC_stack[0][10].CLK
clock => IR[0].CLK
clock => IR[1].CLK
clock => IR[2].CLK
clock => IR[3].CLK
clock => IR[4].CLK
clock => IR[5].CLK
clock => IR[6].CLK
clock => IR[7].CLK
clock => IR[8].CLK
clock => IR[9].CLK
clock => IR[10].CLK
clock => IR[11].CLK
clock => IR[12].CLK
clock => IR[13].CLK
clock => IR[14].CLK
clock => IR[15].CLK
clock => IO_CYCLE~reg0.CLK
clock => IO_WRITE_int.CLK
clock => AC[0].CLK
clock => AC[1].CLK
clock => AC[2].CLK
clock => AC[3].CLK
clock => AC[4].CLK
clock => AC[5].CLK
clock => AC[6].CLK
clock => AC[7].CLK
clock => AC[8].CLK
clock => AC[9].CLK
clock => AC[10].CLK
clock => AC[11].CLK
clock => AC[12].CLK
clock => AC[13].CLK
clock => AC[14].CLK
clock => AC[15].CLK
clock => PC[0].CLK
clock => PC[1].CLK
clock => PC[2].CLK
clock => PC[3].CLK
clock => PC[4].CLK
clock => PC[5].CLK
clock => PC[6].CLK
clock => PC[7].CLK
clock => PC[8].CLK
clock => PC[9].CLK
clock => PC[10].CLK
clock => MW.CLK
clock => state~1.DATAIN
resetn => state~3.DATAIN
resetn => PC_stack[9][0].ENA
resetn => MW.ENA
resetn => PC[10].ENA
resetn => PC[9].ENA
resetn => PC[8].ENA
resetn => PC[7].ENA
resetn => PC[6].ENA
resetn => PC[5].ENA
resetn => PC[4].ENA
resetn => PC[3].ENA
resetn => PC[2].ENA
resetn => PC[1].ENA
resetn => PC[0].ENA
resetn => AC[15].ENA
resetn => AC[14].ENA
resetn => AC[13].ENA
resetn => AC[12].ENA
resetn => AC[11].ENA
resetn => AC[10].ENA
resetn => AC[9].ENA
resetn => AC[8].ENA
resetn => AC[7].ENA
resetn => AC[6].ENA
resetn => AC[5].ENA
resetn => AC[4].ENA
resetn => AC[3].ENA
resetn => AC[2].ENA
resetn => AC[1].ENA
resetn => AC[0].ENA
resetn => IO_WRITE_int.ENA
resetn => IO_CYCLE~reg0.ENA
resetn => IR[15].ENA
resetn => IR[14].ENA
resetn => IR[13].ENA
resetn => IR[12].ENA
resetn => IR[11].ENA
resetn => IR[10].ENA
resetn => IR[9].ENA
resetn => IR[8].ENA
resetn => IR[7].ENA
resetn => IR[6].ENA
resetn => IR[5].ENA
resetn => IR[4].ENA
resetn => IR[3].ENA
resetn => IR[2].ENA
resetn => IR[1].ENA
resetn => IR[0].ENA
resetn => PC_stack[0][10].ENA
resetn => PC_stack[0][9].ENA
resetn => PC_stack[0][8].ENA
resetn => PC_stack[0][7].ENA
resetn => PC_stack[0][6].ENA
resetn => PC_stack[0][5].ENA
resetn => PC_stack[0][4].ENA
resetn => PC_stack[0][3].ENA
resetn => PC_stack[0][2].ENA
resetn => PC_stack[0][1].ENA
resetn => PC_stack[0][0].ENA
resetn => PC_stack[1][10].ENA
resetn => PC_stack[1][9].ENA
resetn => PC_stack[1][8].ENA
resetn => PC_stack[1][7].ENA
resetn => PC_stack[1][6].ENA
resetn => PC_stack[1][5].ENA
resetn => PC_stack[1][4].ENA
resetn => PC_stack[1][3].ENA
resetn => PC_stack[1][2].ENA
resetn => PC_stack[1][1].ENA
resetn => PC_stack[1][0].ENA
resetn => PC_stack[2][10].ENA
resetn => PC_stack[2][9].ENA
resetn => PC_stack[2][8].ENA
resetn => PC_stack[2][7].ENA
resetn => PC_stack[2][6].ENA
resetn => PC_stack[2][5].ENA
resetn => PC_stack[2][4].ENA
resetn => PC_stack[2][3].ENA
resetn => PC_stack[2][2].ENA
resetn => PC_stack[2][1].ENA
resetn => PC_stack[2][0].ENA
resetn => PC_stack[3][10].ENA
resetn => PC_stack[3][9].ENA
resetn => PC_stack[3][8].ENA
resetn => PC_stack[3][7].ENA
resetn => PC_stack[3][6].ENA
resetn => PC_stack[3][5].ENA
resetn => PC_stack[3][4].ENA
resetn => PC_stack[3][3].ENA
resetn => PC_stack[3][2].ENA
resetn => PC_stack[3][1].ENA
resetn => PC_stack[3][0].ENA
resetn => PC_stack[4][10].ENA
resetn => PC_stack[4][9].ENA
resetn => PC_stack[4][8].ENA
resetn => PC_stack[4][7].ENA
resetn => PC_stack[4][6].ENA
resetn => PC_stack[4][5].ENA
resetn => PC_stack[4][4].ENA
resetn => PC_stack[4][3].ENA
resetn => PC_stack[4][2].ENA
resetn => PC_stack[4][1].ENA
resetn => PC_stack[4][0].ENA
resetn => PC_stack[5][10].ENA
resetn => PC_stack[5][9].ENA
resetn => PC_stack[5][8].ENA
resetn => PC_stack[5][7].ENA
resetn => PC_stack[5][6].ENA
resetn => PC_stack[5][5].ENA
resetn => PC_stack[5][4].ENA
resetn => PC_stack[5][3].ENA
resetn => PC_stack[5][2].ENA
resetn => PC_stack[5][1].ENA
resetn => PC_stack[5][0].ENA
resetn => PC_stack[6][10].ENA
resetn => PC_stack[6][9].ENA
resetn => PC_stack[6][8].ENA
resetn => PC_stack[6][7].ENA
resetn => PC_stack[6][6].ENA
resetn => PC_stack[6][5].ENA
resetn => PC_stack[6][4].ENA
resetn => PC_stack[6][3].ENA
resetn => PC_stack[6][2].ENA
resetn => PC_stack[6][1].ENA
resetn => PC_stack[6][0].ENA
resetn => PC_stack[7][10].ENA
resetn => PC_stack[7][9].ENA
resetn => PC_stack[7][8].ENA
resetn => PC_stack[7][7].ENA
resetn => PC_stack[7][6].ENA
resetn => PC_stack[7][5].ENA
resetn => PC_stack[7][4].ENA
resetn => PC_stack[7][3].ENA
resetn => PC_stack[7][2].ENA
resetn => PC_stack[7][1].ENA
resetn => PC_stack[7][0].ENA
resetn => PC_stack[8][10].ENA
resetn => PC_stack[8][9].ENA
resetn => PC_stack[8][8].ENA
resetn => PC_stack[8][7].ENA
resetn => PC_stack[8][6].ENA
resetn => PC_stack[8][5].ENA
resetn => PC_stack[8][4].ENA
resetn => PC_stack[8][3].ENA
resetn => PC_stack[8][2].ENA
resetn => PC_stack[8][1].ENA
resetn => PC_stack[8][0].ENA
resetn => PC_stack[9][10].ENA
resetn => PC_stack[9][9].ENA
resetn => PC_stack[9][8].ENA
resetn => PC_stack[9][7].ENA
resetn => PC_stack[9][6].ENA
resetn => PC_stack[9][5].ENA
resetn => PC_stack[9][4].ENA
resetn => PC_stack[9][3].ENA
resetn => PC_stack[9][2].ENA
resetn => PC_stack[9][1].ENA
IO_WRITE <= IO_WRITE_int.DB_MAX_OUTPUT_PORT_TYPE
IO_CYCLE <= IO_CYCLE~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[4] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[5] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[6] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[7] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[8] <= IR[8].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[9] <= IR[9].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[10] <= IR[10].DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] <> LPM_BUSTRI:io_bus.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:io_bus.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:io_bus.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:io_bus.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:io_bus.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:io_bus.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:io_bus.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:io_bus.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:io_bus.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:io_bus.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:io_bus.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:io_bus.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:io_bus.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:io_bus.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:io_bus.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:io_bus.TRIDATA[15]
dbg_FETCH <= dbg_FETCH.DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[0] <= AC[0].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[1] <= AC[1].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[2] <= AC[2].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[3] <= AC[3].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[4] <= AC[4].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[5] <= AC[5].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[6] <= AC[6].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[7] <= AC[7].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[8] <= AC[8].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[9] <= AC[9].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[10] <= AC[10].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[11] <= AC[11].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[12] <= AC[12].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[13] <= AC[13].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[14] <= AC[14].DB_MAX_OUTPUT_PORT_TYPE
dbg_AC[15] <= AC[15].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[0] <= PC[0].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[1] <= PC[1].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[2] <= PC[2].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[3] <= PC[3].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[4] <= PC[4].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[5] <= PC[5].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[6] <= PC[6].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[7] <= PC[7].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[8] <= PC[8].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[9] <= PC[9].DB_MAX_OUTPUT_PORT_TYPE
dbg_PC[10] <= PC[10].DB_MAX_OUTPUT_PORT_TYPE
dbg_MA[0] <= next_mem_addr[0].DB_MAX_OUTPUT_PORT_TYPE
dbg_MA[1] <= next_mem_addr[1].DB_MAX_OUTPUT_PORT_TYPE
dbg_MA[2] <= next_mem_addr[2].DB_MAX_OUTPUT_PORT_TYPE
dbg_MA[3] <= next_mem_addr[3].DB_MAX_OUTPUT_PORT_TYPE
dbg_MA[4] <= next_mem_addr[4].DB_MAX_OUTPUT_PORT_TYPE
dbg_MA[5] <= next_mem_addr[5].DB_MAX_OUTPUT_PORT_TYPE
dbg_MA[6] <= next_mem_addr[6].DB_MAX_OUTPUT_PORT_TYPE
dbg_MA[7] <= next_mem_addr[7].DB_MAX_OUTPUT_PORT_TYPE
dbg_MA[8] <= next_mem_addr[8].DB_MAX_OUTPUT_PORT_TYPE
dbg_MA[9] <= next_mem_addr[9].DB_MAX_OUTPUT_PORT_TYPE
dbg_MA[10] <= next_mem_addr[10].DB_MAX_OUTPUT_PORT_TYPE
dbg_MD[0] <= altsyncram:altsyncram_component.q_a[0]
dbg_MD[1] <= altsyncram:altsyncram_component.q_a[1]
dbg_MD[2] <= altsyncram:altsyncram_component.q_a[2]
dbg_MD[3] <= altsyncram:altsyncram_component.q_a[3]
dbg_MD[4] <= altsyncram:altsyncram_component.q_a[4]
dbg_MD[5] <= altsyncram:altsyncram_component.q_a[5]
dbg_MD[6] <= altsyncram:altsyncram_component.q_a[6]
dbg_MD[7] <= altsyncram:altsyncram_component.q_a[7]
dbg_MD[8] <= altsyncram:altsyncram_component.q_a[8]
dbg_MD[9] <= altsyncram:altsyncram_component.q_a[9]
dbg_MD[10] <= altsyncram:altsyncram_component.q_a[10]
dbg_MD[11] <= altsyncram:altsyncram_component.q_a[11]
dbg_MD[12] <= altsyncram:altsyncram_component.q_a[12]
dbg_MD[13] <= altsyncram:altsyncram_component.q_a[13]
dbg_MD[14] <= altsyncram:altsyncram_component.q_a[14]
dbg_MD[15] <= altsyncram:altsyncram_component.q_a[15]
dbg_IR[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[4] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[5] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[6] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[7] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[8] <= IR[8].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[9] <= IR[9].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[10] <= IR[10].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[11] <= IR[11].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[12] <= IR[12].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[13] <= IR[13].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[14] <= IR[14].DB_MAX_OUTPUT_PORT_TYPE
dbg_IR[15] <= IR[15].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|SCOMP:inst|altsyncram:altsyncram_component
wren_a => altsyncram_kks3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kks3:auto_generated.data_a[0]
data_a[1] => altsyncram_kks3:auto_generated.data_a[1]
data_a[2] => altsyncram_kks3:auto_generated.data_a[2]
data_a[3] => altsyncram_kks3:auto_generated.data_a[3]
data_a[4] => altsyncram_kks3:auto_generated.data_a[4]
data_a[5] => altsyncram_kks3:auto_generated.data_a[5]
data_a[6] => altsyncram_kks3:auto_generated.data_a[6]
data_a[7] => altsyncram_kks3:auto_generated.data_a[7]
data_a[8] => altsyncram_kks3:auto_generated.data_a[8]
data_a[9] => altsyncram_kks3:auto_generated.data_a[9]
data_a[10] => altsyncram_kks3:auto_generated.data_a[10]
data_a[11] => altsyncram_kks3:auto_generated.data_a[11]
data_a[12] => altsyncram_kks3:auto_generated.data_a[12]
data_a[13] => altsyncram_kks3:auto_generated.data_a[13]
data_a[14] => altsyncram_kks3:auto_generated.data_a[14]
data_a[15] => altsyncram_kks3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kks3:auto_generated.address_a[0]
address_a[1] => altsyncram_kks3:auto_generated.address_a[1]
address_a[2] => altsyncram_kks3:auto_generated.address_a[2]
address_a[3] => altsyncram_kks3:auto_generated.address_a[3]
address_a[4] => altsyncram_kks3:auto_generated.address_a[4]
address_a[5] => altsyncram_kks3:auto_generated.address_a[5]
address_a[6] => altsyncram_kks3:auto_generated.address_a[6]
address_a[7] => altsyncram_kks3:auto_generated.address_a[7]
address_a[8] => altsyncram_kks3:auto_generated.address_a[8]
address_a[9] => altsyncram_kks3:auto_generated.address_a[9]
address_a[10] => altsyncram_kks3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kks3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kks3:auto_generated.q_a[0]
q_a[1] <= altsyncram_kks3:auto_generated.q_a[1]
q_a[2] <= altsyncram_kks3:auto_generated.q_a[2]
q_a[3] <= altsyncram_kks3:auto_generated.q_a[3]
q_a[4] <= altsyncram_kks3:auto_generated.q_a[4]
q_a[5] <= altsyncram_kks3:auto_generated.q_a[5]
q_a[6] <= altsyncram_kks3:auto_generated.q_a[6]
q_a[7] <= altsyncram_kks3:auto_generated.q_a[7]
q_a[8] <= altsyncram_kks3:auto_generated.q_a[8]
q_a[9] <= altsyncram_kks3:auto_generated.q_a[9]
q_a[10] <= altsyncram_kks3:auto_generated.q_a[10]
q_a[11] <= altsyncram_kks3:auto_generated.q_a[11]
q_a[12] <= altsyncram_kks3:auto_generated.q_a[12]
q_a[13] <= altsyncram_kks3:auto_generated.q_a[13]
q_a[14] <= altsyncram_kks3:auto_generated.q_a[14]
q_a[15] <= altsyncram_kks3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|SCOMP_System|SCOMP:inst|altsyncram:altsyncram_component|altsyncram_kks3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|SCOMP_System|SCOMP:inst|LPM_CLSHIFT:shifter
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_fuc:auto_generated.data[0]
data[1] => lpm_clshift_fuc:auto_generated.data[1]
data[2] => lpm_clshift_fuc:auto_generated.data[2]
data[3] => lpm_clshift_fuc:auto_generated.data[3]
data[4] => lpm_clshift_fuc:auto_generated.data[4]
data[5] => lpm_clshift_fuc:auto_generated.data[5]
data[6] => lpm_clshift_fuc:auto_generated.data[6]
data[7] => lpm_clshift_fuc:auto_generated.data[7]
data[8] => lpm_clshift_fuc:auto_generated.data[8]
data[9] => lpm_clshift_fuc:auto_generated.data[9]
data[10] => lpm_clshift_fuc:auto_generated.data[10]
data[11] => lpm_clshift_fuc:auto_generated.data[11]
data[12] => lpm_clshift_fuc:auto_generated.data[12]
data[13] => lpm_clshift_fuc:auto_generated.data[13]
data[14] => lpm_clshift_fuc:auto_generated.data[14]
data[15] => lpm_clshift_fuc:auto_generated.data[15]
direction => lpm_clshift_fuc:auto_generated.direction
distance[0] => lpm_clshift_fuc:auto_generated.distance[0]
distance[1] => lpm_clshift_fuc:auto_generated.distance[1]
distance[2] => lpm_clshift_fuc:auto_generated.distance[2]
distance[3] => lpm_clshift_fuc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_fuc:auto_generated.result[0]
result[1] <= lpm_clshift_fuc:auto_generated.result[1]
result[2] <= lpm_clshift_fuc:auto_generated.result[2]
result[3] <= lpm_clshift_fuc:auto_generated.result[3]
result[4] <= lpm_clshift_fuc:auto_generated.result[4]
result[5] <= lpm_clshift_fuc:auto_generated.result[5]
result[6] <= lpm_clshift_fuc:auto_generated.result[6]
result[7] <= lpm_clshift_fuc:auto_generated.result[7]
result[8] <= lpm_clshift_fuc:auto_generated.result[8]
result[9] <= lpm_clshift_fuc:auto_generated.result[9]
result[10] <= lpm_clshift_fuc:auto_generated.result[10]
result[11] <= lpm_clshift_fuc:auto_generated.result[11]
result[12] <= lpm_clshift_fuc:auto_generated.result[12]
result[13] <= lpm_clshift_fuc:auto_generated.result[13]
result[14] <= lpm_clshift_fuc:auto_generated.result[14]
result[15] <= lpm_clshift_fuc:auto_generated.result[15]
underflow <= <GND>


|SCOMP_System|SCOMP:inst|LPM_CLSHIFT:shifter|lpm_clshift_fuc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[16].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[17].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[18].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[19].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[20].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[21].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[22].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[23].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[24].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[25].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[26].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[27].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[28].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[29].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[30].IN1
data[15] => _.IN1
data[15] => sbit_w[31].IN1
data[15] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[64].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[65].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[66].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[67].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[68].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[69].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[70].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[71].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[72].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[73].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[74].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[75].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[76].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[77].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[78].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[79].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|SCOMP:inst|LPM_BUSTRI:io_bus
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|TIMER:inst4
CLOCK => COUNT[0].CLK
CLOCK => COUNT[1].CLK
CLOCK => COUNT[2].CLK
CLOCK => COUNT[3].CLK
CLOCK => COUNT[4].CLK
CLOCK => COUNT[5].CLK
CLOCK => COUNT[6].CLK
CLOCK => COUNT[7].CLK
CLOCK => COUNT[8].CLK
CLOCK => COUNT[9].CLK
CLOCK => COUNT[10].CLK
CLOCK => COUNT[11].CLK
CLOCK => COUNT[12].CLK
CLOCK => COUNT[13].CLK
CLOCK => COUNT[14].CLK
CLOCK => COUNT[15].CLK
RESETN => process_0.IN1
CS => IO_OUT.IN0
CS => process_0.IN0
IO_WRITE => process_0.IN1
IO_WRITE => IO_OUT.IN1
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|SCOMP_System|TIMER:inst4|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|IO_DECODER:inst3
IO_ADDR[0] => Equal0.IN10
IO_ADDR[0] => Equal1.IN10
IO_ADDR[0] => Equal2.IN9
IO_ADDR[0] => Equal3.IN9
IO_ADDR[0] => Equal4.IN10
IO_ADDR[0] => Equal5.IN8
IO_ADDR[0] => Equal6.IN10
IO_ADDR[0] => Equal7.IN7
IO_ADDR[0] => Equal8.IN6
IO_ADDR[0] => Equal9.IN7
IO_ADDR[1] => Equal0.IN9
IO_ADDR[1] => Equal1.IN9
IO_ADDR[1] => Equal2.IN10
IO_ADDR[1] => Equal3.IN8
IO_ADDR[1] => Equal4.IN8
IO_ADDR[1] => Equal5.IN7
IO_ADDR[1] => Equal6.IN7
IO_ADDR[1] => Equal7.IN10
IO_ADDR[1] => Equal8.IN5
IO_ADDR[1] => Equal9.IN6
IO_ADDR[2] => Equal0.IN8
IO_ADDR[2] => Equal1.IN8
IO_ADDR[2] => Equal2.IN8
IO_ADDR[2] => Equal3.IN10
IO_ADDR[2] => Equal4.IN9
IO_ADDR[2] => Equal5.IN6
IO_ADDR[2] => Equal6.IN6
IO_ADDR[2] => Equal7.IN6
IO_ADDR[2] => Equal8.IN4
IO_ADDR[2] => Equal9.IN5
IO_ADDR[3] => Equal0.IN7
IO_ADDR[3] => Equal1.IN7
IO_ADDR[3] => Equal2.IN7
IO_ADDR[3] => Equal3.IN7
IO_ADDR[3] => Equal4.IN7
IO_ADDR[3] => Equal5.IN5
IO_ADDR[3] => Equal6.IN5
IO_ADDR[3] => Equal7.IN5
IO_ADDR[3] => Equal8.IN3
IO_ADDR[3] => Equal9.IN4
IO_ADDR[4] => Equal0.IN6
IO_ADDR[4] => Equal1.IN6
IO_ADDR[4] => Equal2.IN6
IO_ADDR[4] => Equal3.IN6
IO_ADDR[4] => Equal4.IN6
IO_ADDR[4] => Equal5.IN10
IO_ADDR[4] => Equal6.IN9
IO_ADDR[4] => Equal7.IN9
IO_ADDR[4] => Equal8.IN10
IO_ADDR[4] => Equal9.IN3
IO_ADDR[5] => Equal0.IN5
IO_ADDR[5] => Equal1.IN5
IO_ADDR[5] => Equal2.IN5
IO_ADDR[5] => Equal3.IN5
IO_ADDR[5] => Equal4.IN5
IO_ADDR[5] => Equal5.IN4
IO_ADDR[5] => Equal6.IN4
IO_ADDR[5] => Equal7.IN4
IO_ADDR[5] => Equal8.IN9
IO_ADDR[5] => Equal9.IN10
IO_ADDR[6] => Equal0.IN4
IO_ADDR[6] => Equal1.IN4
IO_ADDR[6] => Equal2.IN4
IO_ADDR[6] => Equal3.IN4
IO_ADDR[6] => Equal4.IN4
IO_ADDR[6] => Equal5.IN3
IO_ADDR[6] => Equal6.IN3
IO_ADDR[6] => Equal7.IN3
IO_ADDR[6] => Equal8.IN8
IO_ADDR[6] => Equal9.IN9
IO_ADDR[7] => Equal0.IN3
IO_ADDR[7] => Equal1.IN3
IO_ADDR[7] => Equal2.IN3
IO_ADDR[7] => Equal3.IN3
IO_ADDR[7] => Equal4.IN3
IO_ADDR[7] => Equal5.IN9
IO_ADDR[7] => Equal6.IN8
IO_ADDR[7] => Equal7.IN8
IO_ADDR[7] => Equal8.IN7
IO_ADDR[7] => Equal9.IN8
IO_ADDR[8] => Equal0.IN2
IO_ADDR[8] => Equal1.IN2
IO_ADDR[8] => Equal2.IN2
IO_ADDR[8] => Equal3.IN2
IO_ADDR[8] => Equal4.IN2
IO_ADDR[8] => Equal5.IN2
IO_ADDR[8] => Equal6.IN2
IO_ADDR[8] => Equal7.IN2
IO_ADDR[8] => Equal8.IN2
IO_ADDR[8] => Equal9.IN2
IO_ADDR[9] => Equal0.IN1
IO_ADDR[9] => Equal1.IN1
IO_ADDR[9] => Equal2.IN1
IO_ADDR[9] => Equal3.IN1
IO_ADDR[9] => Equal4.IN1
IO_ADDR[9] => Equal5.IN1
IO_ADDR[9] => Equal6.IN1
IO_ADDR[9] => Equal7.IN1
IO_ADDR[9] => Equal8.IN1
IO_ADDR[9] => Equal9.IN1
IO_ADDR[10] => Equal0.IN0
IO_ADDR[10] => Equal1.IN0
IO_ADDR[10] => Equal2.IN0
IO_ADDR[10] => Equal3.IN0
IO_ADDR[10] => Equal4.IN0
IO_ADDR[10] => Equal5.IN0
IO_ADDR[10] => Equal6.IN0
IO_ADDR[10] => Equal7.IN0
IO_ADDR[10] => Equal8.IN0
IO_ADDR[10] => Equal9.IN0
IO_CYCLE => SWITCH_EN.IN1
IO_CYCLE => LED_EN.IN1
IO_CYCLE => TIMER_EN.IN1
IO_CYCLE => HEX0_EN.IN1
IO_CYCLE => HEX1_EN.IN1
IO_CYCLE => I2C_CMD_EN.IN1
IO_CYCLE => I2C_DATA_EN.IN1
IO_CYCLE => I2C_RDY_EN.IN1
IO_CYCLE => SQ_EN.IN1
IO_CYCLE => HEX_EN.IN1
SWITCH_EN <= SWITCH_EN.DB_MAX_OUTPUT_PORT_TYPE
LED_EN <= LED_EN.DB_MAX_OUTPUT_PORT_TYPE
TIMER_EN <= TIMER_EN.DB_MAX_OUTPUT_PORT_TYPE
HEX0_EN <= HEX0_EN.DB_MAX_OUTPUT_PORT_TYPE
HEX1_EN <= HEX1_EN.DB_MAX_OUTPUT_PORT_TYPE
I2C_CMD_EN <= I2C_CMD_EN.DB_MAX_OUTPUT_PORT_TYPE
I2C_DATA_EN <= I2C_DATA_EN.DB_MAX_OUTPUT_PORT_TYPE
I2C_RDY_EN <= I2C_RDY_EN.DB_MAX_OUTPUT_PORT_TYPE
DP_EN <= comb.DB_MAX_OUTPUT_PORT_TYPE
SQ_EN <= SQ_EN.DB_MAX_OUTPUT_PORT_TYPE
HEX_EN <= HEX_EN.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|DIG_IN:inst7
CS => LPM_BUSTRI:IO_BUS.ENABLEDT
CS => B_DI[0].CLK
CS => B_DI[1].CLK
CS => B_DI[2].CLK
CS => B_DI[3].CLK
CS => B_DI[4].CLK
CS => B_DI[5].CLK
CS => B_DI[6].CLK
CS => B_DI[7].CLK
CS => B_DI[8].CLK
CS => B_DI[9].CLK
CS => B_DI[10].CLK
CS => B_DI[11].CLK
CS => B_DI[12].CLK
CS => B_DI[13].CLK
CS => B_DI[14].CLK
CS => B_DI[15].CLK
DI[0] => B_DI[0].DATAIN
DI[1] => B_DI[1].DATAIN
DI[2] => B_DI[2].DATAIN
DI[3] => B_DI[3].DATAIN
DI[4] => B_DI[4].DATAIN
DI[5] => B_DI[5].DATAIN
DI[6] => B_DI[6].DATAIN
DI[7] => B_DI[7].DATAIN
DI[8] => B_DI[8].DATAIN
DI[9] => B_DI[9].DATAIN
DI[10] => B_DI[10].DATAIN
DI[11] => B_DI[11].DATAIN
DI[12] => B_DI[12].DATAIN
DI[13] => B_DI[13].DATAIN
DI[14] => B_DI[14].DATAIN
DI[15] => B_DI[15].DATAIN
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|SCOMP_System|DIG_IN:inst7|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HexPeripheral:inst10
CS => latch_player[0].CLK
CS => latch_player[1].CLK
CS => latch_player[2].CLK
CS => latch_player[3].CLK
CS => latch_player[4].CLK
CS => latch_player[5].CLK
CS => latch_player[6].CLK
CS => latch_hex5[0].CLK
CS => latch_hex5[1].CLK
CS => latch_hex5[2].CLK
CS => latch_hex5[3].CLK
CS => latch_hex5[4].CLK
CS => latch_hex5[5].CLK
CS => latch_hex5[6].CLK
CS => latch_hex4[0].CLK
CS => latch_hex4[1].CLK
CS => latch_hex4[2].CLK
CS => latch_hex4[3].CLK
CS => latch_hex4[4].CLK
CS => latch_hex4[5].CLK
CS => latch_hex4[6].CLK
CS => latch_hex3[0].CLK
CS => latch_hex3[1].CLK
CS => latch_hex3[2].CLK
CS => latch_hex3[3].CLK
CS => latch_hex3[4].CLK
CS => latch_hex3[5].CLK
CS => latch_hex3[6].CLK
CS => latch_hex2[0].CLK
CS => latch_hex2[1].CLK
CS => latch_hex2[2].CLK
CS => latch_hex2[3].CLK
CS => latch_hex2[4].CLK
CS => latch_hex2[5].CLK
CS => latch_hex2[6].CLK
CS => latch_hex1[0].CLK
CS => latch_hex1[1].CLK
CS => latch_hex1[2].CLK
CS => latch_hex1[3].CLK
CS => latch_hex1[4].CLK
CS => latch_hex1[5].CLK
CS => latch_hex1[6].CLK
CS => latch_hex0[0].CLK
CS => latch_hex0[1].CLK
CS => latch_hex0[2].CLK
CS => latch_hex0[3].CLK
CS => latch_hex0[4].CLK
CS => latch_hex0[5].CLK
CS => latch_hex0[6].CLK
IO_DATA[0] => Mux10.IN5
IO_DATA[0] => Mux17.IN3
IO_DATA[0] => Mux24.IN3
IO_DATA[0] => Mux31.IN3
IO_DATA[0] => Mux38.IN3
IO_DATA[0] => Mux45.IN3
IO_DATA[1] => Mux9.IN5
IO_DATA[1] => Mux16.IN3
IO_DATA[1] => Mux23.IN3
IO_DATA[1] => Mux30.IN3
IO_DATA[1] => Mux37.IN3
IO_DATA[1] => Mux44.IN3
IO_DATA[2] => Mux8.IN5
IO_DATA[2] => Mux15.IN3
IO_DATA[2] => Mux22.IN3
IO_DATA[2] => Mux29.IN3
IO_DATA[2] => Mux36.IN3
IO_DATA[2] => Mux43.IN3
IO_DATA[3] => Mux7.IN5
IO_DATA[3] => Mux14.IN3
IO_DATA[3] => Mux21.IN3
IO_DATA[3] => Mux28.IN3
IO_DATA[3] => Mux35.IN3
IO_DATA[3] => Mux42.IN3
IO_DATA[4] => Mux6.IN5
IO_DATA[4] => Mux13.IN3
IO_DATA[4] => Mux20.IN3
IO_DATA[4] => Mux27.IN3
IO_DATA[4] => Mux34.IN3
IO_DATA[4] => Mux41.IN3
IO_DATA[5] => Mux5.IN5
IO_DATA[5] => Mux12.IN3
IO_DATA[5] => Mux19.IN3
IO_DATA[5] => Mux26.IN3
IO_DATA[5] => Mux33.IN3
IO_DATA[5] => Mux40.IN3
IO_DATA[6] => Mux4.IN5
IO_DATA[6] => Mux11.IN3
IO_DATA[6] => Mux18.IN3
IO_DATA[6] => Mux25.IN3
IO_DATA[6] => Mux32.IN3
IO_DATA[6] => Mux39.IN3
IO_DATA[7] => ~NO_FANOUT~
IO_DATA[8] => ~NO_FANOUT~
IO_DATA[9] => Mux4.IN4
IO_DATA[9] => Mux5.IN4
IO_DATA[9] => Mux6.IN4
IO_DATA[9] => Mux7.IN4
IO_DATA[9] => Mux8.IN4
IO_DATA[9] => Mux9.IN4
IO_DATA[9] => Mux10.IN4
IO_DATA[9] => Mux11.IN2
IO_DATA[9] => Mux12.IN2
IO_DATA[9] => Mux13.IN2
IO_DATA[9] => Mux14.IN2
IO_DATA[9] => Mux15.IN2
IO_DATA[9] => Mux16.IN2
IO_DATA[9] => Mux17.IN2
IO_DATA[9] => Mux18.IN2
IO_DATA[9] => Mux19.IN2
IO_DATA[9] => Mux20.IN2
IO_DATA[9] => Mux21.IN2
IO_DATA[9] => Mux22.IN2
IO_DATA[9] => Mux23.IN2
IO_DATA[9] => Mux24.IN2
IO_DATA[9] => Mux25.IN2
IO_DATA[9] => Mux26.IN2
IO_DATA[9] => Mux27.IN2
IO_DATA[9] => Mux28.IN2
IO_DATA[9] => Mux29.IN2
IO_DATA[9] => Mux30.IN2
IO_DATA[9] => Mux31.IN2
IO_DATA[9] => Mux32.IN2
IO_DATA[9] => Mux33.IN2
IO_DATA[9] => Mux34.IN2
IO_DATA[9] => Mux35.IN2
IO_DATA[9] => Mux36.IN2
IO_DATA[9] => Mux37.IN2
IO_DATA[9] => Mux38.IN2
IO_DATA[9] => Mux39.IN2
IO_DATA[9] => Mux40.IN2
IO_DATA[9] => Mux41.IN2
IO_DATA[9] => Mux42.IN2
IO_DATA[9] => Mux43.IN2
IO_DATA[9] => Mux44.IN2
IO_DATA[9] => Mux45.IN2
IO_DATA[9] => Mux46.IN10
IO_DATA[9] => Mux47.IN10
IO_DATA[9] => Mux48.IN10
IO_DATA[10] => Mux4.IN3
IO_DATA[10] => Mux5.IN3
IO_DATA[10] => Mux6.IN3
IO_DATA[10] => Mux7.IN3
IO_DATA[10] => Mux8.IN3
IO_DATA[10] => Mux9.IN3
IO_DATA[10] => Mux10.IN3
IO_DATA[10] => Mux11.IN1
IO_DATA[10] => Mux12.IN1
IO_DATA[10] => Mux13.IN1
IO_DATA[10] => Mux14.IN1
IO_DATA[10] => Mux15.IN1
IO_DATA[10] => Mux16.IN1
IO_DATA[10] => Mux17.IN1
IO_DATA[10] => Mux18.IN1
IO_DATA[10] => Mux19.IN1
IO_DATA[10] => Mux20.IN1
IO_DATA[10] => Mux21.IN1
IO_DATA[10] => Mux22.IN1
IO_DATA[10] => Mux23.IN1
IO_DATA[10] => Mux24.IN1
IO_DATA[10] => Mux25.IN1
IO_DATA[10] => Mux26.IN1
IO_DATA[10] => Mux27.IN1
IO_DATA[10] => Mux28.IN1
IO_DATA[10] => Mux29.IN1
IO_DATA[10] => Mux30.IN1
IO_DATA[10] => Mux31.IN1
IO_DATA[10] => Mux32.IN1
IO_DATA[10] => Mux33.IN1
IO_DATA[10] => Mux34.IN1
IO_DATA[10] => Mux35.IN1
IO_DATA[10] => Mux36.IN1
IO_DATA[10] => Mux37.IN1
IO_DATA[10] => Mux38.IN1
IO_DATA[10] => Mux39.IN1
IO_DATA[10] => Mux40.IN1
IO_DATA[10] => Mux41.IN1
IO_DATA[10] => Mux42.IN1
IO_DATA[10] => Mux43.IN1
IO_DATA[10] => Mux44.IN1
IO_DATA[10] => Mux45.IN1
IO_DATA[10] => Mux46.IN9
IO_DATA[10] => Mux47.IN9
IO_DATA[10] => Mux48.IN9
IO_DATA[11] => Mux4.IN2
IO_DATA[11] => Mux5.IN2
IO_DATA[11] => Mux6.IN2
IO_DATA[11] => Mux7.IN2
IO_DATA[11] => Mux8.IN2
IO_DATA[11] => Mux9.IN2
IO_DATA[11] => Mux10.IN2
IO_DATA[11] => Mux11.IN0
IO_DATA[11] => Mux12.IN0
IO_DATA[11] => Mux13.IN0
IO_DATA[11] => Mux14.IN0
IO_DATA[11] => Mux15.IN0
IO_DATA[11] => Mux16.IN0
IO_DATA[11] => Mux17.IN0
IO_DATA[11] => Mux18.IN0
IO_DATA[11] => Mux19.IN0
IO_DATA[11] => Mux20.IN0
IO_DATA[11] => Mux21.IN0
IO_DATA[11] => Mux22.IN0
IO_DATA[11] => Mux23.IN0
IO_DATA[11] => Mux24.IN0
IO_DATA[11] => Mux25.IN0
IO_DATA[11] => Mux26.IN0
IO_DATA[11] => Mux27.IN0
IO_DATA[11] => Mux28.IN0
IO_DATA[11] => Mux29.IN0
IO_DATA[11] => Mux30.IN0
IO_DATA[11] => Mux31.IN0
IO_DATA[11] => Mux32.IN0
IO_DATA[11] => Mux33.IN0
IO_DATA[11] => Mux34.IN0
IO_DATA[11] => Mux35.IN0
IO_DATA[11] => Mux36.IN0
IO_DATA[11] => Mux37.IN0
IO_DATA[11] => Mux38.IN0
IO_DATA[11] => Mux39.IN0
IO_DATA[11] => Mux40.IN0
IO_DATA[11] => Mux41.IN0
IO_DATA[11] => Mux42.IN0
IO_DATA[11] => Mux43.IN0
IO_DATA[11] => Mux44.IN0
IO_DATA[11] => Mux45.IN0
IO_DATA[11] => Mux46.IN8
IO_DATA[11] => Mux47.IN8
IO_DATA[11] => Mux48.IN8
IO_DATA[12] => Mux0.IN19
IO_DATA[12] => Mux1.IN19
IO_DATA[12] => Mux2.IN19
IO_DATA[12] => Mux3.IN19
IO_DATA[13] => Mux0.IN18
IO_DATA[13] => Mux1.IN18
IO_DATA[13] => Mux2.IN18
IO_DATA[13] => Mux3.IN18
IO_DATA[14] => Mux0.IN17
IO_DATA[14] => Mux1.IN17
IO_DATA[14] => Mux2.IN17
IO_DATA[14] => Mux3.IN17
IO_DATA[15] => Mux0.IN16
IO_DATA[15] => Mux1.IN16
IO_DATA[15] => Mux2.IN16
IO_DATA[15] => Mux3.IN16
hex0[0] <= hex0.DB_MAX_OUTPUT_PORT_TYPE
hex0[1] <= hex0.DB_MAX_OUTPUT_PORT_TYPE
hex0[2] <= hex0.DB_MAX_OUTPUT_PORT_TYPE
hex0[3] <= hex0.DB_MAX_OUTPUT_PORT_TYPE
hex0[4] <= hex0.DB_MAX_OUTPUT_PORT_TYPE
hex0[5] <= hex0.DB_MAX_OUTPUT_PORT_TYPE
hex0[6] <= hex0.DB_MAX_OUTPUT_PORT_TYPE
hex1[0] <= latch_hex1[0].DB_MAX_OUTPUT_PORT_TYPE
hex1[1] <= latch_hex1[1].DB_MAX_OUTPUT_PORT_TYPE
hex1[2] <= latch_hex1[2].DB_MAX_OUTPUT_PORT_TYPE
hex1[3] <= latch_hex1[3].DB_MAX_OUTPUT_PORT_TYPE
hex1[4] <= latch_hex1[4].DB_MAX_OUTPUT_PORT_TYPE
hex1[5] <= latch_hex1[5].DB_MAX_OUTPUT_PORT_TYPE
hex1[6] <= latch_hex1[6].DB_MAX_OUTPUT_PORT_TYPE
hex2[0] <= latch_hex2[0].DB_MAX_OUTPUT_PORT_TYPE
hex2[1] <= latch_hex2[1].DB_MAX_OUTPUT_PORT_TYPE
hex2[2] <= latch_hex2[2].DB_MAX_OUTPUT_PORT_TYPE
hex2[3] <= latch_hex2[3].DB_MAX_OUTPUT_PORT_TYPE
hex2[4] <= latch_hex2[4].DB_MAX_OUTPUT_PORT_TYPE
hex2[5] <= latch_hex2[5].DB_MAX_OUTPUT_PORT_TYPE
hex2[6] <= latch_hex2[6].DB_MAX_OUTPUT_PORT_TYPE
hex3[0] <= latch_hex3[0].DB_MAX_OUTPUT_PORT_TYPE
hex3[1] <= latch_hex3[1].DB_MAX_OUTPUT_PORT_TYPE
hex3[2] <= latch_hex3[2].DB_MAX_OUTPUT_PORT_TYPE
hex3[3] <= latch_hex3[3].DB_MAX_OUTPUT_PORT_TYPE
hex3[4] <= latch_hex3[4].DB_MAX_OUTPUT_PORT_TYPE
hex3[5] <= latch_hex3[5].DB_MAX_OUTPUT_PORT_TYPE
hex3[6] <= latch_hex3[6].DB_MAX_OUTPUT_PORT_TYPE
hex4[0] <= latch_hex4[0].DB_MAX_OUTPUT_PORT_TYPE
hex4[1] <= latch_hex4[1].DB_MAX_OUTPUT_PORT_TYPE
hex4[2] <= latch_hex4[2].DB_MAX_OUTPUT_PORT_TYPE
hex4[3] <= latch_hex4[3].DB_MAX_OUTPUT_PORT_TYPE
hex4[4] <= latch_hex4[4].DB_MAX_OUTPUT_PORT_TYPE
hex4[5] <= latch_hex4[5].DB_MAX_OUTPUT_PORT_TYPE
hex4[6] <= latch_hex4[6].DB_MAX_OUTPUT_PORT_TYPE
hex5[0] <= latch_hex5[0].DB_MAX_OUTPUT_PORT_TYPE
hex5[1] <= latch_hex5[1].DB_MAX_OUTPUT_PORT_TYPE
hex5[2] <= latch_hex5[2].DB_MAX_OUTPUT_PORT_TYPE
hex5[3] <= latch_hex5[3].DB_MAX_OUTPUT_PORT_TYPE
hex5[4] <= latch_hex5[4].DB_MAX_OUTPUT_PORT_TYPE
hex5[5] <= latch_hex5[5].DB_MAX_OUTPUT_PORT_TYPE
hex5[6] <= latch_hex5[6].DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|DIG_OUT:inst6
RESETN => DATA[0]~reg0.ACLR
RESETN => DATA[1]~reg0.ACLR
RESETN => DATA[2]~reg0.ACLR
RESETN => DATA[3]~reg0.ACLR
RESETN => DATA[4]~reg0.ACLR
RESETN => DATA[5]~reg0.ACLR
RESETN => DATA[6]~reg0.ACLR
RESETN => DATA[7]~reg0.ACLR
RESETN => DATA[8]~reg0.ACLR
RESETN => DATA[9]~reg0.ACLR
RESETN => DATA[10]~reg0.ACLR
RESETN => DATA[11]~reg0.ACLR
RESETN => DATA[12]~reg0.ACLR
RESETN => DATA[13]~reg0.ACLR
RESETN => DATA[14]~reg0.ACLR
RESETN => DATA[15]~reg0.ACLR
CS => DATA[0]~reg0.CLK
CS => DATA[1]~reg0.CLK
CS => DATA[2]~reg0.CLK
CS => DATA[3]~reg0.CLK
CS => DATA[4]~reg0.CLK
CS => DATA[5]~reg0.CLK
CS => DATA[6]~reg0.CLK
CS => DATA[7]~reg0.CLK
CS => DATA[8]~reg0.CLK
CS => DATA[9]~reg0.CLK
CS => DATA[10]~reg0.CLK
CS => DATA[11]~reg0.CLK
CS => DATA[12]~reg0.CLK
CS => DATA[13]~reg0.CLK
CS => DATA[14]~reg0.CLK
CS => DATA[15]~reg0.CLK
DATA[0] <= DATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[1] <= DATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[2] <= DATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[3] <= DATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[4] <= DATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[5] <= DATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[6] <= DATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[7] <= DATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[8] <= DATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[9] <= DATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[10] <= DATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[11] <= DATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[12] <= DATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[13] <= DATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[14] <= DATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DATA[15] <= DATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] => DATA[0]~reg0.DATAIN
IO_DATA[1] => DATA[1]~reg0.DATAIN
IO_DATA[2] => DATA[2]~reg0.DATAIN
IO_DATA[3] => DATA[3]~reg0.DATAIN
IO_DATA[4] => DATA[4]~reg0.DATAIN
IO_DATA[5] => DATA[5]~reg0.DATAIN
IO_DATA[6] => DATA[6]~reg0.DATAIN
IO_DATA[7] => DATA[7]~reg0.DATAIN
IO_DATA[8] => DATA[8]~reg0.DATAIN
IO_DATA[9] => DATA[9]~reg0.DATAIN
IO_DATA[10] => DATA[10]~reg0.DATAIN
IO_DATA[11] => DATA[11]~reg0.DATAIN
IO_DATA[12] => DATA[12]~reg0.DATAIN
IO_DATA[13] => DATA[13]~reg0.DATAIN
IO_DATA[14] => DATA[14]~reg0.DATAIN
IO_DATA[15] => DATA[15]~reg0.DATAIN


|SCOMP_System|SQ_GEN:inst16
CLOCK => D.CLK
CLOCK => COUNT[0].CLK
CLOCK => COUNT[1].CLK
CLOCK => COUNT[2].CLK
CLOCK => COUNT[3].CLK
RESETN => COMPARE[0].ACLR
RESETN => COMPARE[1].ACLR
RESETN => COMPARE[2].ACLR
RESETN => COMPARE[3].ACLR
CS => COMPARE[0].CLK
CS => COMPARE[1].CLK
CS => COMPARE[2].CLK
CS => COMPARE[3].CLK
IO_DATA[0] => COMPARE[0].DATAIN
IO_DATA[1] => COMPARE[1].DATAIN
IO_DATA[2] => COMPARE[2].DATAIN
IO_DATA[3] => COMPARE[3].DATAIN
IO_DATA[4] => ~NO_FANOUT~
IO_DATA[5] => ~NO_FANOUT~
IO_DATA[6] => ~NO_FANOUT~
IO_DATA[7] => ~NO_FANOUT~
IO_DATA[8] => ~NO_FANOUT~
IO_DATA[9] => ~NO_FANOUT~
IO_DATA[10] => ~NO_FANOUT~
IO_DATA[11] => ~NO_FANOUT~
IO_DATA[12] => ~NO_FANOUT~
IO_DATA[13] => ~NO_FANOUT~
IO_DATA[14] => ~NO_FANOUT~
IO_DATA[15] => ~NO_FANOUT~
SQ <= D.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HEX_DISP_6:inst9
segments[0] <= HEX_DISP:inst1.segments[0]
segments[1] <= HEX_DISP:inst1.segments[1]
segments[2] <= HEX_DISP:inst1.segments[2]
segments[3] <= HEX_DISP:inst1.segments[3]
segments[4] <= HEX_DISP:inst1.segments[4]
segments[5] <= HEX_DISP:inst1.segments[5]
segments[6] <= HEX_DISP:inst1.segments[6]
segments[7] <= HEX_DISP:inst2.segments[0]
segments[8] <= HEX_DISP:inst2.segments[1]
segments[9] <= HEX_DISP:inst2.segments[2]
segments[10] <= HEX_DISP:inst2.segments[3]
segments[11] <= HEX_DISP:inst2.segments[4]
segments[12] <= HEX_DISP:inst2.segments[5]
segments[13] <= HEX_DISP:inst2.segments[6]
segments[14] <= HEX_DISP:inst3.segments[0]
segments[15] <= HEX_DISP:inst3.segments[1]
segments[16] <= HEX_DISP:inst3.segments[2]
segments[17] <= HEX_DISP:inst3.segments[3]
segments[18] <= HEX_DISP:inst3.segments[4]
segments[19] <= HEX_DISP:inst3.segments[5]
segments[20] <= HEX_DISP:inst3.segments[6]
segments[21] <= HEX_DISP:inst4.segments[0]
segments[22] <= HEX_DISP:inst4.segments[1]
segments[23] <= HEX_DISP:inst4.segments[2]
segments[24] <= HEX_DISP:inst4.segments[3]
segments[25] <= HEX_DISP:inst4.segments[4]
segments[26] <= HEX_DISP:inst4.segments[5]
segments[27] <= HEX_DISP:inst4.segments[6]
segments[28] <= HEX_DISP:inst5.segments[0]
segments[29] <= HEX_DISP:inst5.segments[1]
segments[30] <= HEX_DISP:inst5.segments[2]
segments[31] <= HEX_DISP:inst5.segments[3]
segments[32] <= HEX_DISP:inst5.segments[4]
segments[33] <= HEX_DISP:inst5.segments[5]
segments[34] <= HEX_DISP:inst5.segments[6]
segments[35] <= HEX_DISP:inst6.segments[0]
segments[36] <= HEX_DISP:inst6.segments[1]
segments[37] <= HEX_DISP:inst6.segments[2]
segments[38] <= HEX_DISP:inst6.segments[3]
segments[39] <= HEX_DISP:inst6.segments[4]
segments[40] <= HEX_DISP:inst6.segments[5]
segments[41] <= HEX_DISP:inst6.segments[6]
CS0 => HEX_DISP:inst1.cs
CS0 => HEX_DISP:inst2.cs
CS0 => HEX_DISP:inst4.cs
CS0 => HEX_DISP:inst3.cs
resetn => HEX_DISP:inst1.resetn
resetn => HEX_DISP:inst2.resetn
resetn => HEX_DISP:inst4.resetn
resetn => HEX_DISP:inst5.resetn
resetn => HEX_DISP:inst6.resetn
resetn => HEX_DISP:inst3.resetn
hex_val0[0] => HEX_DISP:inst1.hex_val[0]
hex_val0[1] => HEX_DISP:inst1.hex_val[1]
hex_val0[2] => HEX_DISP:inst1.hex_val[2]
hex_val0[3] => HEX_DISP:inst1.hex_val[3]
hex_val0[4] => HEX_DISP:inst2.hex_val[0]
hex_val0[5] => HEX_DISP:inst2.hex_val[1]
hex_val0[6] => HEX_DISP:inst2.hex_val[2]
hex_val0[7] => HEX_DISP:inst2.hex_val[3]
hex_val0[8] => HEX_DISP:inst3.hex_val[0]
hex_val0[9] => HEX_DISP:inst3.hex_val[1]
hex_val0[10] => HEX_DISP:inst3.hex_val[2]
hex_val0[11] => HEX_DISP:inst3.hex_val[3]
hex_val0[12] => HEX_DISP:inst4.hex_val[0]
hex_val0[13] => HEX_DISP:inst4.hex_val[1]
hex_val0[14] => HEX_DISP:inst4.hex_val[2]
hex_val0[15] => HEX_DISP:inst4.hex_val[3]
CS1 => HEX_DISP:inst5.cs
CS1 => HEX_DISP:inst6.cs
hex_val1[0] => HEX_DISP:inst5.hex_val[0]
hex_val1[1] => HEX_DISP:inst5.hex_val[1]
hex_val1[2] => HEX_DISP:inst5.hex_val[2]
hex_val1[3] => HEX_DISP:inst5.hex_val[3]
hex_val1[4] => HEX_DISP:inst6.hex_val[0]
hex_val1[5] => HEX_DISP:inst6.hex_val[1]
hex_val1[6] => HEX_DISP:inst6.hex_val[2]
hex_val1[7] => HEX_DISP:inst6.hex_val[3]


|SCOMP_System|HEX_DISP_6:inst9|HEX_DISP:inst1
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HEX_DISP_6:inst9|HEX_DISP:inst2
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HEX_DISP_6:inst9|HEX_DISP:inst4
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HEX_DISP_6:inst9|HEX_DISP:inst5
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HEX_DISP_6:inst9|HEX_DISP:inst6
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|SCOMP_System|HEX_DISP_6:inst9|HEX_DISP:inst3
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


