Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx4-2-cpg196

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/maikon/Xilinx/cmods6/CmodS6_demo/source/port_io.vhd" into library work
Parsing entity <port_io>.
Parsing architecture <Behavioral> of entity <port_io>.
Parsing VHDL file "/home/maikon/Xilinx/cmods6/CmodS6_demo/source/clk_gen_50MHz.vhd" into library work
Parsing entity <clk_gen_50MHz>.
Parsing architecture <xilinx> of entity <clk_gen_50mhz>.
Parsing VHDL file "/home/maikon/Documents/511ece/project/sorterDil/spartan6t1/dpimref.vhd" into library work
Parsing entity <dpimref>.
Parsing architecture <Behavioral> of entity <dpimref>.
Parsing VHDL file "/home/maikon/Xilinx/cmods6/CmodS6_demo/source/top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.
WARNING:HDLCompiler:946 - "/home/maikon/Xilinx/cmods6/CmodS6_demo/source/top.vhd" Line 195: Actual for formal port rgbtn is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <clk_gen_50MHz> (architecture <xilinx>) from library <work>.

Elaborating entity <port_io> (architecture <Behavioral>) from library <work>.

Elaborating entity <dpimref> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "/home/maikon/Xilinx/cmods6/CmodS6_demo/source/top.vhd" Line 88: Net <bus_addr[3]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/maikon/Xilinx/cmods6/CmodS6_demo/source/top.vhd" Line 90: Net <hs> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/maikon/Xilinx/cmods6/CmodS6_demo/source/top.vhd".
WARNING:Xst:647 - Input <BTN_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <bus_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <hs> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clk_gen_50MHz>.
    Related source file is "/home/maikon/Xilinx/cmods6/CmodS6_demo/source/clk_gen_50MHz.vhd".
    Summary:
	no macro.
Unit <clk_gen_50MHz> synthesized.

Synthesizing Unit <port_io>.
    Related source file is "/home/maikon/Xilinx/cmods6/CmodS6_demo/source/port_io.vhd".
    Found 8-bit register for signal <drive_a>.
    Found 8-bit register for signal <drive_b>.
    Found 7-bit register for signal <drive_c>.
    Found 8-bit register for signal <drive_d>.
    Found 8-bit register for signal <drive_e>.
    Found 7-bit register for signal <drive_f>.
    Found 8-bit register for signal <tris_a>.
    Found 7-bit register for signal <tris_c>.
    Found 7-bit register for signal <tris_f>.
    Found 8-bit register for signal <REG_OUT>.
    Summary:
	inferred  76 D-type flip-flop(s).
Unit <port_io> synthesized.

Synthesizing Unit <dpimref>.
    Related source file is "/home/maikon/Documents/511ece/project/sorterDil/spartan6t1/dpimref.vhd".
    Found 4-bit register for signal <regEppAdr>.
    Found 8-bit register for signal <regData0>.
    Found 8-bit register for signal <regData1>.
    Found 8-bit register for signal <regData2>.
    Found 8-bit register for signal <regData3>.
    Found 8-bit register for signal <regData4>.
    Found 8-bit register for signal <regData5>.
    Found 8-bit register for signal <regData6>.
    Found 8-bit register for signal <regData7>.
    Found 8-bit register for signal <regLed>.
    Found 24-bit register for signal <cntr>.
    Found 8-bit register for signal <stEppCur>.
    Found finite state machine <FSM_0> for signal <stEppCur>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 17                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | mclk (rising_edge)                             |
    | Power Up State     | 00000000                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 24-bit adder for signal <cntr[23]_GND_15_o_add_73_OUT> created at line 332.
    Found 8-bit 12-to-1 multiplexer for signal <busEppData> created at line 81.
    Found 1-bit tristate buffer for signal <pdb<7>> created at line 116
    Found 1-bit tristate buffer for signal <pdb<6>> created at line 116
    Found 1-bit tristate buffer for signal <pdb<5>> created at line 116
    Found 1-bit tristate buffer for signal <pdb<4>> created at line 116
    Found 1-bit tristate buffer for signal <pdb<3>> created at line 116
    Found 1-bit tristate buffer for signal <pdb<2>> created at line 116
    Found 1-bit tristate buffer for signal <pdb<1>> created at line 116
    Found 1-bit tristate buffer for signal <pdb<0>> created at line 116
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 100 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   8 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <dpimref> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 24-bit adder                                          : 1
# Registers                                            : 21
 24-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 4
 8-bit register                                        : 15
# Multiplexers                                         : 2
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <tris_c_2> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_c_1> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_c_0> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_f_6> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_f_5> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_f_4> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_f_3> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_f_2> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_f_1> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_f_0> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_e_7> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_e_6> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_e_5> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_e_4> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_e_3> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_e_2> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_e_1> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_e_0> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_a_7> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REG_OUT_7> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REG_OUT_6> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REG_OUT_5> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REG_OUT_4> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REG_OUT_3> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REG_OUT_2> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REG_OUT_1> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <REG_OUT_0> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_f_6> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_f_5> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_f_4> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_f_3> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_f_2> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_f_1> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_f_0> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_c_6> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_c_5> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_c_4> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_c_3> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_c_2> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_c_1> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_c_0> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_b_7> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_b_6> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_b_5> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_b_4> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_b_3> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_b_2> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_b_1> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_b_0> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_a_7> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_a_6> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_a_5> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_a_4> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_a_3> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_a_2> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_a_1> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_a_0> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_a_6> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_a_5> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_a_4> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_a_3> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_a_2> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_a_1> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <tris_a_0> has a constant value of 1 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_d_7> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_d_6> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_d_5> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_d_4> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_d_3> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_d_2> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_d_1> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_d_0> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_c_6> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_c_5> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_c_4> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <drive_c_3> (without init value) has a constant value of 0 in block <PORTIO>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <dpimref>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <dpimref> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 152
 Flip-Flops                                            : 152
# Multiplexers                                         : 2
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <tris_c_2> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_c_1> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_c_0> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_f_6> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_f_5> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_f_4> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_f_3> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_f_2> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_f_1> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_f_0> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_e_7> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_e_6> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_e_5> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_e_4> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_e_3> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_e_2> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_e_1> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_e_0> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_a_7> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_OUT_7> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_OUT_6> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_OUT_5> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_OUT_4> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_OUT_3> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_OUT_2> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_OUT_1> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_OUT_0> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_f_6> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_f_5> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_f_4> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_f_3> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_f_2> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_f_1> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_f_0> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_c_6> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_c_5> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_c_4> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_c_3> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_c_2> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_c_1> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_c_0> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_b_7> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_b_6> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_b_5> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_b_4> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_b_3> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_b_2> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_b_1> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_b_0> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_a_7> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_a_6> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_a_5> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_a_4> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_a_3> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_a_2> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_a_1> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_a_0> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_a_6> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_a_5> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_a_4> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_a_3> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_a_2> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_a_1> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <tris_a_0> has a constant value of 1 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_d_7> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_d_6> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_d_5> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_d_4> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_d_3> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_d_2> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_d_1> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_d_0> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_c_6> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_c_5> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_c_4> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <drive_c_3> (without init value) has a constant value of 0 in block <port_io>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <deep2cntrl/FSM_0> on signal <stEppCur[1:9]> with one-hot encoding.
-----------------------
 State    | Encoding
-----------------------
 00000000 | 000000001
 00010100 | 000000010
 00100001 | 000000100
 00110010 | 000001000
 01000011 | 000010000
 01011000 | 000100000
 01100001 | 001000000
 01110010 | 010000000
 10000011 | 100000000
-----------------------

Optimizing unit <port_io> ...

Optimizing unit <top> ...
WARNING:Xst:2677 - Node <deep2cntrl/regLed_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <deep2cntrl/regLed_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <deep2cntrl/regLed_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <deep2cntrl/regLed_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <deep2cntrl/regLed_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <deep2cntrl/regLed_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <deep2cntrl/regLed_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <deep2cntrl/regLed_0> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 5.
FlipFlop deep2cntrl/regEppAdr_0 has been replicated 3 time(s)
FlipFlop deep2cntrl/regEppAdr_1 has been replicated 4 time(s)
FlipFlop deep2cntrl/regEppAdr_2 has been replicated 4 time(s)
FlipFlop deep2cntrl/regEppAdr_3 has been replicated 4 time(s)
FlipFlop deep2cntrl/stEppCur_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 117
 Flip-Flops                                            : 117

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 176
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 23
#      LUT2                        : 2
#      LUT3                        : 6
#      LUT4                        : 3
#      LUT5                        : 7
#      LUT6                        : 83
#      MUXCY                       : 23
#      VCC                         : 1
#      XORCY                       : 24
# FlipFlops/Latches                : 117
#      FD                          : 34
#      FDE                         : 83
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 65
#      IBUF                        : 5
#      IBUFG                       : 1
#      IOBUF                       : 54
#      OBUF                        : 5
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4cpg196-2 


Slice Logic Utilization: 
 Number of Slice Registers:             117  out of   4800     2%  
 Number of Slice LUTs:                  127  out of   2400     5%  
    Number used as Logic:               127  out of   2400     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    142
   Number with an unused Flip Flop:      25  out of    142    17%  
   Number with an unused LUT:            15  out of    142    10%  
   Number of fully used LUT-FF pairs:   102  out of    142    71%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          66
 Number of bonded IOBs:                  65  out of    106    61%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | DCM_SP:CLKFX           | 117   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 16.913ns (Maximum Frequency: 59.128MHz)
   Minimum input arrival time before clock: 3.266ns
   Maximum output required time after clock: 7.350ns
   Maximum combinational path delay: 6.785ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 16.913ns (frequency: 59.128MHz)
  Total number of paths / destination ports: 721 / 181
-------------------------------------------------------------------------
Delay:               2.706ns (Levels of Logic = 1)
  Source:            deep2cntrl/regEppAdr_2_1 (FF)
  Destination:       deep2cntrl/regData3_7 (FF)
  Source Clock:      CLK rising 6.2X
  Destination Clock: CLK rising 6.2X

  Data Path: deep2cntrl/regEppAdr_2_1 to deep2cntrl/regData3_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  deep2cntrl/regEppAdr_2_1 (deep2cntrl/regEppAdr_2_1)
     INV:I->O              8   0.255   0.943  deep2cntrl/ctlEppDwr_regEppAdr[3]_AND_15_o1_cepot_INV_0 (deep2cntrl/ctlEppDwr_regEppAdr[3]_AND_15_o1_cepot)
     FDE:CE                    0.302          deep2cntrl/regData3_0
    ----------------------------------------
    Total                      2.706ns (1.082ns logic, 1.624ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 102 / 93
-------------------------------------------------------------------------
Offset:              3.266ns (Levels of Logic = 2)
  Source:            DEPP_ASTB (PAD)
  Destination:       deep2cntrl/stEppCur_FSM_FFd9 (FF)
  Destination Clock: CLK rising 6.2X

  Data Path: DEPP_ASTB to deep2cntrl/stEppCur_FSM_FFd9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.328   1.610  DEPP_ASTB_IBUF (DEPP_ASTB_IBUF)
     LUT6:I0->O            1   0.254   0.000  deep2cntrl/stEppCur_FSM_FFd9-In (deep2cntrl/stEppCur_FSM_FFd9-In)
     FD:D                      0.074          deep2cntrl/stEppCur_FSM_FFd9
    ----------------------------------------
    Total                      3.266ns (1.656ns logic, 1.610ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 151 / 10
-------------------------------------------------------------------------
Offset:              7.350ns (Levels of Logic = 3)
  Source:            deep2cntrl/regEppAdr_2 (FF)
  Destination:       DBUS<2> (PAD)
  Source Clock:      CLK rising 6.2X

  Data Path: deep2cntrl/regEppAdr_2 to DBUS<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             25   0.525   1.833  deep2cntrl/regEppAdr_2 (deep2cntrl/regEppAdr_2)
     LUT6:I1->O            1   0.254   0.910  deep2cntrl/busEppOut<2>1 (deep2cntrl/busEppOut<2>1)
     LUT6:I3->O            1   0.235   0.681  deep2cntrl/busEppOut<2>3 (deep2cntrl/busEppOut<2>)
     IOBUF:I->IO               2.912          DBUS_2_IOBUF (DBUS<2>)
    ----------------------------------------
    Total                      7.350ns (3.926ns logic, 3.424ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 11
-------------------------------------------------------------------------
Delay:               6.785ns (Levels of Logic = 3)
  Source:            DEPP_ASTB (PAD)
  Destination:       DBUS<2> (PAD)

  Data Path: DEPP_ASTB to DBUS<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.328   1.610  DEPP_ASTB_IBUF (DEPP_ASTB_IBUF)
     LUT6:I0->O            1   0.254   0.681  deep2cntrl/busEppOut<2>3 (deep2cntrl/busEppOut<2>)
     IOBUF:I->IO               2.912          DBUS_2_IOBUF (DBUS<2>)
    ----------------------------------------
    Total                      6.785ns (4.494ns logic, 2.291ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.706|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 7.21 secs
 
--> 


Total memory usage is 408984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  166 (   0 filtered)
Number of infos    :    0 (   0 filtered)

