// Seed: 1142534591
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1;
  assign id_1 = (id_1) >> 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  for (id_4 = 1'h0; 1 - 1; id_1 = 1'b0) begin
    assign id_3 = id_4 | 1;
  end
  assign id_1 = 1'b0;
  reg id_5;
  always id_3 <= 1;
  always begin
    $display(1, 1);
  end
  assign id_5 = (1);
  assign id_5 = id_3;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
