<stg><name>backsub_EM_ALGO</name>


<trans_list>

<trans id="1043" from="1" to="2">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1044" from="2" to="3">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1045" from="3" to="4">
<condition id="321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1046" from="4" to="5">
<condition id="322">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="5" to="6">
<condition id="323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="6" to="7">
<condition id="324">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="7" to="8">
<condition id="325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="8" to="9">
<condition id="326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="9" to="10">
<condition id="327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="10" to="11">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="11" to="12">
<condition id="329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="12" to="13">
<condition id="330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="13" to="14">
<condition id="331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="14" to="15">
<condition id="332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="15" to="16">
<condition id="333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="16" to="17">
<condition id="334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="17" to="18">
<condition id="335">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="18" to="19">
<condition id="336">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="19" to="20">
<condition id="337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="20" to="21">
<condition id="338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="21" to="22">
<condition id="339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="22" to="23">
<condition id="340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="23" to="24">
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="24" to="25">
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="25" to="26">
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="26" to="27">
<condition id="344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="27" to="28">
<condition id="345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="28" to="29">
<condition id="346">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="29" to="30">
<condition id="347">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="30" to="31">
<condition id="348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="31" to="32">
<condition id="349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="32" to="33">
<condition id="350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="33" to="34">
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="34" to="35">
<condition id="353">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="34" to="111">
<condition id="352">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="35" to="36">
<condition id="355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="36" to="37">
<condition id="356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="37" to="38">
<condition id="357">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="38" to="39">
<condition id="358">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="39" to="40">
<condition id="359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="40" to="41">
<condition id="360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="41" to="42">
<condition id="361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="42" to="43">
<condition id="362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="43" to="44">
<condition id="365">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="43" to="63">
<condition id="364">
<or_exp><and_exp><literal name="tmp_80" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="44" to="45">
<condition id="367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="45" to="46">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="46" to="47">
<condition id="369">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="47" to="48">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="48" to="49">
<condition id="371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="49" to="50">
<condition id="372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="50" to="51">
<condition id="373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="51" to="52">
<condition id="374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="52" to="53">
<condition id="375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="53" to="54">
<condition id="376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="54" to="55">
<condition id="377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="55" to="56">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="56" to="57">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="57" to="58">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="58" to="59">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="59" to="60">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="60" to="61">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="61" to="62">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="62" to="63">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="63" to="64">
<condition id="389">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="63" to="82">
<condition id="388">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="64" to="65">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="65" to="66">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="66" to="67">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="67" to="68">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="68" to="69">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="69" to="70">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="70" to="71">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="71" to="72">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="72" to="73">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="73" to="74">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="74" to="75">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="75" to="76">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="76" to="77">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="77" to="78">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="78" to="79">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="79" to="80">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="80" to="81">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="81" to="82">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="82" to="83">
<condition id="411">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="82" to="104">
<condition id="410">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="83" to="84">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="84" to="85">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="85" to="86">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="86" to="87">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="87" to="88">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="88" to="89">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="89" to="90">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="90" to="91">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="91" to="92">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="92" to="93">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="93" to="94">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="94" to="95">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="95" to="96">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="96" to="97">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="97" to="98">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="98" to="99">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="99" to="100">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="100" to="101">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="101" to="102">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="102" to="103">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="103" to="250">
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="104" to="105">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="105" to="106">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="106" to="107">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="107" to="108">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="108" to="109">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="109" to="110">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="110" to="103">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="111" to="112">
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="112" to="113">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="113" to="114">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="114" to="115">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="115" to="116">
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="116" to="117">
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="117" to="118">
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="118" to="119">
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="119" to="120">
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="120" to="121">
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="121" to="122">
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="122" to="123">
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="123" to="124">
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="124" to="125">
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="125" to="126">
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="126" to="127">
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="127" to="128">
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="128" to="129">
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="129" to="130">
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="130" to="131">
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="131" to="132">
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="132" to="133">
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="133" to="134">
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="134" to="135">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="135" to="136">
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="136" to="137">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="137" to="138">
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="138" to="139">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="139" to="140">
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="140" to="141">
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="141" to="142">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="142" to="143">
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="143" to="144">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="144" to="145">
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="145" to="146">
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="146" to="147">
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="147" to="148">
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="148" to="149">
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="149" to="150">
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="150" to="151">
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="151" to="152">
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="152" to="153">
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="153" to="154">
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="154" to="155">
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="155" to="156">
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="156" to="157">
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="157" to="158">
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="158" to="159">
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="159" to="160">
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="160" to="161">
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="161" to="162">
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="162" to="163">
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="163" to="164">
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="164" to="165">
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="165" to="166">
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="166" to="167">
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="167" to="168">
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="168" to="169">
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="169" to="170">
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="170" to="171">
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="171" to="172">
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="172" to="173">
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="173" to="174">
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="174" to="175">
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="175" to="176">
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="176" to="177">
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="177" to="178">
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="178" to="179">
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="179" to="180">
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="180" to="181">
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="181" to="182">
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="182" to="183">
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="183" to="184">
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="184" to="185">
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="185" to="186">
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="186" to="187">
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="187" to="188">
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="188" to="189">
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="189" to="190">
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="190" to="191">
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="191" to="192">
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="192" to="193">
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="193" to="194">
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="194" to="195">
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="195" to="196">
<condition id="527">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="195" to="214">
<condition id="526">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="196" to="197">
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="197" to="198">
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="198" to="199">
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="199" to="200">
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="200" to="201">
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="201" to="202">
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="202" to="203">
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="203" to="204">
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="204" to="205">
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="205" to="206">
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="206" to="207">
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="207" to="208">
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="208" to="209">
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="209" to="210">
<condition id="541">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="210" to="211">
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="211" to="212">
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="212" to="213">
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="213" to="214">
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="214" to="215">
<condition id="548">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="214" to="234">
<condition id="547">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="215" to="216">
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="216" to="217">
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="217" to="218">
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="218" to="219">
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="219" to="220">
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="220" to="221">
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="221" to="222">
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="222" to="223">
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="223" to="224">
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="224" to="225">
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="225" to="226">
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="226" to="227">
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="227" to="228">
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="228" to="229">
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="229" to="230">
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="230" to="231">
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="231" to="232">
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="232" to="233">
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="233" to="234">
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="234" to="235">
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="235" to="236">
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="236" to="237">
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="237" to="238">
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="238" to="239">
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="239" to="240">
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="240" to="241">
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="241" to="242">
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="242" to="243">
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="243" to="244">
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="244" to="245">
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="245" to="246">
<condition id="580">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="245" to="243">
<condition id="582">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="246" to="247">
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="247" to="248">
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="248" to="249">
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="249" to="250">
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
meminst.0_ifconv:1  %tmp_25_read = call i19 @_ssdm_op_Read.ap_auto.i19(i19 %tmp_25)

]]></node>
<StgValue><ssdm name="tmp_25_read"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
meminst.0_ifconv:2  %para5_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %para5)

]]></node>
<StgValue><ssdm name="para5_read"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
meminst.0_ifconv:3  %pos_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %pos_r)

]]></node>
<StgValue><ssdm name="pos_read"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
meminst.0_ifconv:8  %p_shl = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %pos_read, i3 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="14" op_0_bw="13">
<![CDATA[
meminst.0_ifconv:9  %p_shl_cast = zext i13 %p_shl to i14

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
meminst.0_ifconv:10  %p_shl2 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %pos_read, i1 false)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="14" op_0_bw="11">
<![CDATA[
meminst.0_ifconv:11  %p_shl2_cast = zext i11 %p_shl2 to i14

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0_ifconv:12  %tmp_33 = sub i14 %p_shl_cast, %p_shl2_cast

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="20" op_0_bw="14">
<![CDATA[
meminst.0_ifconv:13  %tmp_36_cast = sext i14 %tmp_33 to i20

]]></node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="20" op_0_bw="19">
<![CDATA[
meminst.0_ifconv:29  %tmp_25_cast1 = zext i19 %tmp_25_read to i20

]]></node>
<StgValue><ssdm name="tmp_25_cast1"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
meminst.0_ifconv:30  %sum = add i20 %tmp_36_cast, %tmp_25_cast1

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="31" op_0_bw="20">
<![CDATA[
meminst.0_ifconv:31  %sum_cast_cast = zext i20 %sum to i31

]]></node>
<StgValue><ssdm name="sum_cast_cast"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="31" op_0_bw="30">
<![CDATA[
meminst.0_ifconv:32  %sext_cast = zext i30 %para5_read to i31

]]></node>
<StgValue><ssdm name="sext_cast"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
meminst.0_ifconv:33  %sum10 = add i31 %sext_cast, %sum_cast_cast

]]></node>
<StgValue><ssdm name="sum10"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="265" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0_ifconv:14  %tmp_35 = add i14 2, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="31">
<![CDATA[
meminst.0_ifconv:34  %sum10_cast = zext i31 %sum10 to i64

]]></node>
<StgValue><ssdm name="sum10_cast"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:35  %parameters_addr = getelementptr float* %parameters, i64 %sum10_cast

]]></node>
<StgValue><ssdm name="parameters_addr"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:36  %parameters_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_req"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="20" op_0_bw="14">
<![CDATA[
meminst.0_ifconv:66  %tmp_59_cast = sext i14 %tmp_35 to i20

]]></node>
<StgValue><ssdm name="tmp_59_cast"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
meminst.0_ifconv:67  %sum2 = add i20 %tmp_59_cast, %tmp_25_cast1

]]></node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="31" op_0_bw="20">
<![CDATA[
meminst.0_ifconv:68  %sum2_cast_cast = zext i20 %sum2 to i31

]]></node>
<StgValue><ssdm name="sum2_cast_cast"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
meminst.0_ifconv:69  %sum11 = add i31 %sext_cast, %sum2_cast_cast

]]></node>
<StgValue><ssdm name="sum11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="273" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0_ifconv:28  %tmp_40 = add i14 4, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:36  %parameters_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_req"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="31">
<![CDATA[
meminst.0_ifconv:70  %sum11_cast = zext i31 %sum11 to i64

]]></node>
<StgValue><ssdm name="sum11_cast"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:71  %parameters_addr_1 = getelementptr float* %parameters, i64 %sum11_cast

]]></node>
<StgValue><ssdm name="parameters_addr_1"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:72  %parameters_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_1_req"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="20" op_0_bw="14">
<![CDATA[
meminst.0_ifconv:94  %tmp_64_cast = sext i14 %tmp_40 to i20

]]></node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
meminst.0_ifconv:95  %sum4 = add i20 %tmp_64_cast, %tmp_25_cast1

]]></node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="31" op_0_bw="20">
<![CDATA[
meminst.0_ifconv:96  %sum4_cast_cast = zext i20 %sum4 to i31

]]></node>
<StgValue><ssdm name="sum4_cast_cast"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
meminst.0_ifconv:97  %sum12 = add i31 %sext_cast, %sum4_cast_cast

]]></node>
<StgValue><ssdm name="sum12"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="282" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:36  %parameters_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_req"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:72  %parameters_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_1_req"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="64" op_0_bw="31">
<![CDATA[
meminst.0_ifconv:98  %sum12_cast = zext i31 %sum12 to i64

]]></node>
<StgValue><ssdm name="sum12_cast"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:99  %parameters_addr_2 = getelementptr float* %parameters, i64 %sum12_cast

]]></node>
<StgValue><ssdm name="parameters_addr_2"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:100  %parameters_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_2_req"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
meminst.0_ifconv:106  %tmp_55_s = or i20 %tmp_36_cast, 1

]]></node>
<StgValue><ssdm name="tmp_55_s"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
meminst.0_ifconv:107  %sum_1 = add i20 %tmp_55_s, %tmp_25_cast1

]]></node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="31" op_0_bw="20">
<![CDATA[
meminst.0_ifconv:108  %sum_1_cast_cast = zext i20 %sum_1 to i31

]]></node>
<StgValue><ssdm name="sum_1_cast_cast"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
meminst.0_ifconv:109  %sum13 = add i31 %sext_cast, %sum_1_cast_cast

]]></node>
<StgValue><ssdm name="sum13"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="291" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:36  %parameters_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_req"/></StgValue>
</operation>

<operation id="292" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:72  %parameters_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_1_req"/></StgValue>
</operation>

<operation id="293" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:100  %parameters_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_2_req"/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="64" op_0_bw="31">
<![CDATA[
meminst.0_ifconv:110  %sum13_cast = zext i31 %sum13 to i64

]]></node>
<StgValue><ssdm name="sum13_cast"/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:111  %parameters_addr_3 = getelementptr float* %parameters, i64 %sum13_cast

]]></node>
<StgValue><ssdm name="parameters_addr_3"/></StgValue>
</operation>

<operation id="296" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:112  %parameters_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_3_req"/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0_ifconv:142  %tmp_60_1 = add i14 3, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_60_1"/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="20" op_0_bw="14">
<![CDATA[
meminst.0_ifconv:143  %tmp_61_1_cast = sext i14 %tmp_60_1 to i20

]]></node>
<StgValue><ssdm name="tmp_61_1_cast"/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
meminst.0_ifconv:144  %sum2_1 = add i20 %tmp_61_1_cast, %tmp_25_cast1

]]></node>
<StgValue><ssdm name="sum2_1"/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="31" op_0_bw="20">
<![CDATA[
meminst.0_ifconv:145  %sum2_1_cast_cast = zext i20 %sum2_1 to i31

]]></node>
<StgValue><ssdm name="sum2_1_cast_cast"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
meminst.0_ifconv:146  %sum14 = add i31 %sext_cast, %sum2_1_cast_cast

]]></node>
<StgValue><ssdm name="sum14"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="302" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:36  %parameters_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_req"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:72  %parameters_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_1_req"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:100  %parameters_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_2_req"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:112  %parameters_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_3_req"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="64" op_0_bw="31">
<![CDATA[
meminst.0_ifconv:147  %sum14_cast = zext i31 %sum14 to i64

]]></node>
<StgValue><ssdm name="sum14_cast"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:148  %parameters_addr_4 = getelementptr float* %parameters, i64 %sum14_cast

]]></node>
<StgValue><ssdm name="parameters_addr_4"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:149  %parameters_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_4_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="309" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:36  %parameters_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_req"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:72  %parameters_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_1_req"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:100  %parameters_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_2_req"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:112  %parameters_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_3_req"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:149  %parameters_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_4_req"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
meminst.0_ifconv:170  %tmp_69_1 = add i14 5, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_69_1"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="20" op_0_bw="14">
<![CDATA[
meminst.0_ifconv:171  %tmp_70_1_cast = sext i14 %tmp_69_1 to i20

]]></node>
<StgValue><ssdm name="tmp_70_1_cast"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
meminst.0_ifconv:172  %sum4_1 = add i20 %tmp_70_1_cast, %tmp_25_cast1

]]></node>
<StgValue><ssdm name="sum4_1"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="31" op_0_bw="20">
<![CDATA[
meminst.0_ifconv:173  %sum4_1_cast_cast = zext i20 %sum4_1 to i31

]]></node>
<StgValue><ssdm name="sum4_1_cast_cast"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
meminst.0_ifconv:174  %sum15 = add i31 %sext_cast, %sum4_1_cast_cast

]]></node>
<StgValue><ssdm name="sum15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="319" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:36  %parameters_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_req"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:72  %parameters_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_1_req"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:100  %parameters_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_2_req"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:112  %parameters_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_3_req"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:149  %parameters_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_4_req"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="64" op_0_bw="31">
<![CDATA[
meminst.0_ifconv:175  %sum15_cast = zext i31 %sum15 to i64

]]></node>
<StgValue><ssdm name="sum15_cast"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:176  %parameters_addr_5 = getelementptr float* %parameters, i64 %sum15_cast

]]></node>
<StgValue><ssdm name="parameters_addr_5"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:177  %parameters_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_8_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="327" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:37  %parameters_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr)

]]></node>
<StgValue><ssdm name="parameters_addr_read"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:72  %parameters_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_1_req"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:100  %parameters_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_2_req"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:112  %parameters_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_3_req"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:149  %parameters_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_4_req"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:177  %parameters_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_8_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="333" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:73  %parameters_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_1)

]]></node>
<StgValue><ssdm name="parameters_addr_1_read"/></StgValue>
</operation>

<operation id="334" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:100  %parameters_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_2_req"/></StgValue>
</operation>

<operation id="335" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:112  %parameters_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_3_req"/></StgValue>
</operation>

<operation id="336" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:149  %parameters_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_4_req"/></StgValue>
</operation>

<operation id="337" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:177  %parameters_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_8_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="338" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:101  %parameters_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_2)

]]></node>
<StgValue><ssdm name="parameters_addr_2_read"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:112  %parameters_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_3_req"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:149  %parameters_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_4_req"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:177  %parameters_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_8_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="342" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0_ifconv:4  %pixel_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %pixel)

]]></node>
<StgValue><ssdm name="pixel_read"/></StgValue>
</operation>

<operation id="343" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="8">
<![CDATA[
meminst.0_ifconv:6  %tmp_s = zext i8 %pixel_read to i32

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="344" st_id="12" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:7  %tmp_31 = sitofp i32 %tmp_s to float

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="345" st_id="12" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="346" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:113  %parameters_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_3)

]]></node>
<StgValue><ssdm name="parameters_addr_3_read"/></StgValue>
</operation>

<operation id="347" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:149  %parameters_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_4_req"/></StgValue>
</operation>

<operation id="348" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:177  %parameters_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_8_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="349" st_id="13" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:7  %tmp_31 = sitofp i32 %tmp_s to float

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:150  %parameters_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_4)

]]></node>
<StgValue><ssdm name="parameters_addr_4_read"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:177  %parameters_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_8_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="353" st_id="14" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:7  %tmp_31 = sitofp i32 %tmp_s to float

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="12" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:177  %parameters_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_8_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="357" st_id="15" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:7  %tmp_31 = sitofp i32 %tmp_s to float

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="11" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:178  %parameters_addr_5_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_5)

]]></node>
<StgValue><ssdm name="parameters_addr_5_read"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="362" st_id="16" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:7  %tmp_31 = sitofp i32 %tmp_s to float

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:93  %alpha_w_load = load float* @alpha_w, align 4

]]></node>
<StgValue><ssdm name="alpha_w_load"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="10" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="370" st_id="17" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:7  %tmp_31 = sitofp i32 %tmp_s to float

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="371" st_id="17" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="9" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="376" st_id="17" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="377" st_id="18" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:38  %x_assign_5 = fsub float %tmp_31, %parameters_addr_read

]]></node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="378" st_id="18" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="379" st_id="18" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="380" st_id="18" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="381" st_id="18" stage="8" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="382" st_id="18" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="383" st_id="18" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="384" st_id="19" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:38  %x_assign_5 = fsub float %tmp_31, %parameters_addr_read

]]></node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="385" st_id="19" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="386" st_id="19" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="387" st_id="19" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="388" st_id="19" stage="7" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="389" st_id="19" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="390" st_id="19" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="391" st_id="20" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:38  %x_assign_5 = fsub float %tmp_31, %parameters_addr_read

]]></node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:114  %x_assign_6 = fsub float %tmp_31, %parameters_addr_3_read

]]></node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="6" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="399" st_id="21" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:38  %x_assign_5 = fsub float %tmp_31, %parameters_addr_read

]]></node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="403" st_id="21" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:114  %x_assign_6 = fsub float %tmp_31, %parameters_addr_3_read

]]></node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="404" st_id="21" stage="5" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="405" st_id="21" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="407" st_id="22" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:38  %x_assign_5 = fsub float %tmp_31, %parameters_addr_read

]]></node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="408" st_id="22" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="409" st_id="22" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="410" st_id="22" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="411" st_id="22" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:114  %x_assign_6 = fsub float %tmp_31, %parameters_addr_3_read

]]></node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="4" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="415" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:39  %p_Val2_s = bitcast float %x_assign_5 to i32

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:40  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="417" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:41  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="418" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="23" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:42  %loc_V_1 = trunc i32 %p_Val2_s to i23

]]></node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
meminst.0_ifconv:43  %p_Result_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

]]></node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="420" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="78" op_0_bw="24">
<![CDATA[
meminst.0_ifconv:44  %tmp_2_i_i = zext i24 %p_Result_1 to i78

]]></node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="421" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="9" op_0_bw="8">
<![CDATA[
meminst.0_ifconv:45  %tmp_i_i_i_cast7 = zext i8 %loc_V to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i_cast7"/></StgValue>
</operation>

<operation id="422" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.0_ifconv:46  %sh_assign = add i9 -127, %tmp_i_i_i_cast7

]]></node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:47  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="424" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0_ifconv:48  %tmp_4_i_i = sub i8 127, %loc_V

]]></node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="9" op_0_bw="8">
<![CDATA[
meminst.0_ifconv:49  %tmp_4_i_i_cast = sext i8 %tmp_4_i_i to i9

]]></node>
<StgValue><ssdm name="tmp_4_i_i_cast"/></StgValue>
</operation>

<operation id="426" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
meminst.0_ifconv:50  %sh_assign_1 = select i1 %isNeg, i9 %tmp_4_i_i_cast, i9 %sh_assign

]]></node>
<StgValue><ssdm name="sh_assign_1"/></StgValue>
</operation>

<operation id="427" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="9">
<![CDATA[
meminst.0_ifconv:51  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

]]></node>
<StgValue><ssdm name="sh_assign_1_cast"/></StgValue>
</operation>

<operation id="428" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="24" op_0_bw="9">
<![CDATA[
meminst.0_ifconv:52  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

]]></node>
<StgValue><ssdm name="sh_assign_1_cast_cast"/></StgValue>
</operation>

<operation id="429" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="78" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:53  %tmp_6_i_i = zext i32 %sh_assign_1_cast to i78

]]></node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
meminst.0_ifconv:54  %tmp_7_i_i = lshr i24 %p_Result_1, %sh_assign_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
meminst.0_ifconv:55  %tmp_9_i_i = shl i78 %tmp_2_i_i, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_9_i_i"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:56  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i, i32 23)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="1">
<![CDATA[
meminst.0_ifconv:57  %tmp_65 = zext i1 %tmp_26 to i32

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:58  %tmp_70 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_9_i_i, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:59  %p_Val2_3 = select i1 %isNeg, i32 %tmp_65, i32 %tmp_70

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:74  %tmp_i = call float @llvm.sqrt.f32(float %parameters_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:114  %x_assign_6 = fsub float %tmp_31, %parameters_addr_3_read

]]></node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="3" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="443" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:60  %p_Val2_7_i_i = sub i32 0, %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_7_i_i"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:61  %p_Val2_5 = select i1 %p_Result_s, i32 %p_Val2_7_i_i, i32 %p_Val2_3

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:62  %neg = sub i32 0, %p_Val2_5

]]></node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:63  %abscond = icmp sgt i32 %p_Val2_5, 0

]]></node>
<StgValue><ssdm name="abscond"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:64  %abs = select i1 %abscond, i32 %p_Val2_5, i32 %neg

]]></node>
<StgValue><ssdm name="abs"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:75  %tmp_42 = fpext float %tmp_i to double

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:114  %x_assign_6 = fsub float %tmp_31, %parameters_addr_3_read

]]></node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="2" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="455" st_id="25" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:65  %tmp_41 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="456" st_id="25" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:76  %tmp_44 = fmul double %tmp_42, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="457" st_id="25" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:115  %p_Val2_6 = bitcast float %x_assign_6 to i32

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:116  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_6, i32 31)

]]></node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:117  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="23" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:118  %loc_V_3 = trunc i32 %p_Val2_6 to i23

]]></node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="24" op_0_bw="24" op_1_bw="1" op_2_bw="23">
<![CDATA[
meminst.0_ifconv:119  %p_Result_3 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_3) nounwind

]]></node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="78" op_0_bw="24">
<![CDATA[
meminst.0_ifconv:120  %tmp_2_i_i1 = zext i24 %p_Result_3 to i78

]]></node>
<StgValue><ssdm name="tmp_2_i_i1"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="9" op_0_bw="8">
<![CDATA[
meminst.0_ifconv:121  %tmp_i_i_i1_cast6 = zext i8 %loc_V_2 to i9

]]></node>
<StgValue><ssdm name="tmp_i_i_i1_cast6"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
meminst.0_ifconv:122  %sh_assign_2 = add i9 -127, %tmp_i_i_i1_cast6

]]></node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:123  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

]]></node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0_ifconv:124  %tmp_4_i_i1 = sub i8 127, %loc_V_2

]]></node>
<StgValue><ssdm name="tmp_4_i_i1"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="9" op_0_bw="8">
<![CDATA[
meminst.0_ifconv:125  %tmp_4_i_i1_cast = sext i8 %tmp_4_i_i1 to i9

]]></node>
<StgValue><ssdm name="tmp_4_i_i1_cast"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
meminst.0_ifconv:126  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_4_i_i1_cast, i9 %sh_assign_2

]]></node>
<StgValue><ssdm name="sh_assign_3"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="9">
<![CDATA[
meminst.0_ifconv:127  %sh_assign_3_cast = sext i9 %sh_assign_3 to i32

]]></node>
<StgValue><ssdm name="sh_assign_3_cast"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="24" op_0_bw="9">
<![CDATA[
meminst.0_ifconv:128  %sh_assign_3_cast_cast = sext i9 %sh_assign_3 to i24

]]></node>
<StgValue><ssdm name="sh_assign_3_cast_cast"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="78" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:129  %tmp_6_i_i1 = zext i32 %sh_assign_3_cast to i78

]]></node>
<StgValue><ssdm name="tmp_6_i_i1"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
meminst.0_ifconv:130  %tmp_7_i_i1 = lshr i24 %p_Result_3, %sh_assign_3_cast_cast

]]></node>
<StgValue><ssdm name="tmp_7_i_i1"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="78" op_0_bw="78" op_1_bw="78">
<![CDATA[
meminst.0_ifconv:131  %tmp_9_i_i1 = shl i78 %tmp_2_i_i1, %tmp_6_i_i1

]]></node>
<StgValue><ssdm name="tmp_9_i_i1"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:132  %tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i1, i32 23)

]]></node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="1">
<![CDATA[
meminst.0_ifconv:133  %tmp_79 = zext i1 %tmp_99 to i32

]]></node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32" op_1_bw="78" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:134  %tmp_91 = call i32 @_ssdm_op_PartSelect.i32.i78.i32.i32(i78 %tmp_9_i_i1, i32 23, i32 54)

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:135  %p_Val2_9 = select i1 %isNeg_1, i32 %tmp_79, i32 %tmp_91

]]></node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="1" lat="12">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:151  %tmp_i1 = call float @llvm.sqrt.f32(float %parameters_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="483" st_id="26" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:65  %tmp_41 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="484" st_id="26" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:76  %tmp_44 = fmul double %tmp_42, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="485" st_id="26" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="486" st_id="26" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="487" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp><literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:136  %p_Val2_7_i_i1 = sub i32 0, %p_Val2_9

]]></node>
<StgValue><ssdm name="p_Val2_7_i_i1"/></StgValue>
</operation>

<operation id="488" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:137  %p_Val2_11 = select i1 %p_Result_2, i32 %p_Val2_7_i_i1, i32 %p_Val2_9

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="489" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:138  %neg_1 = sub i32 0, %p_Val2_11

]]></node>
<StgValue><ssdm name="neg_1"/></StgValue>
</operation>

<operation id="490" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:139  %abscond_1 = icmp sgt i32 %p_Val2_11, 0

]]></node>
<StgValue><ssdm name="abscond_1"/></StgValue>
</operation>

<operation id="491" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:140  %abs_1 = select i1 %abscond_1, i32 %p_Val2_11, i32 %neg_1

]]></node>
<StgValue><ssdm name="abs_1"/></StgValue>
</operation>

<operation id="492" st_id="26" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:152  %tmp_63_1 = fpext float %tmp_i1 to double

]]></node>
<StgValue><ssdm name="tmp_63_1"/></StgValue>
</operation>

<operation id="493" st_id="26" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="494" st_id="26" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="495" st_id="27" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:65  %tmp_41 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="496" st_id="27" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:76  %tmp_44 = fmul double %tmp_42, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="497" st_id="27" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="498" st_id="27" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="499" st_id="27" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:141  %tmp_59_1 = sitofp i32 %abs_1 to double

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="500" st_id="27" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:153  %tmp_64_1 = fmul double %tmp_63_1, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_64_1"/></StgValue>
</operation>

<operation id="501" st_id="27" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="502" st_id="27" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="503" st_id="28" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:65  %tmp_41 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="504" st_id="28" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:76  %tmp_44 = fmul double %tmp_42, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="505" st_id="28" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="506" st_id="28" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="507" st_id="28" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:141  %tmp_59_1 = sitofp i32 %abs_1 to double

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="508" st_id="28" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:153  %tmp_64_1 = fmul double %tmp_63_1, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_64_1"/></StgValue>
</operation>

<operation id="509" st_id="28" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="510" st_id="28" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="511" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0_ifconv:0  %x_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %x)

]]></node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="512" st_id="29" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:65  %tmp_41 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="513" st_id="29" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:76  %tmp_44 = fmul double %tmp_42, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="514" st_id="29" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="515" st_id="29" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="516" st_id="29" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:141  %tmp_59_1 = sitofp i32 %abs_1 to double

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="517" st_id="29" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:153  %tmp_64_1 = fmul double %tmp_63_1, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_64_1"/></StgValue>
</operation>

<operation id="518" st_id="29" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="519" st_id="29" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="520" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="17" op_0_bw="8">
<![CDATA[
meminst.0_ifconv:15  %x_cast = zext i8 %x_read to i17

]]></node>
<StgValue><ssdm name="x_cast"/></StgValue>
</operation>

<operation id="521" st_id="30" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0_ifconv:16  %tmp_36 = mul i17 600, %x_cast

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="522" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="17" op_0_bw="10">
<![CDATA[
meminst.0_ifconv:17  %pos_cast = zext i10 %pos_read to i17

]]></node>
<StgValue><ssdm name="pos_cast"/></StgValue>
</operation>

<operation id="523" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
meminst.0_ifconv:18  %tmp_37 = add i17 %tmp_36, %pos_cast

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="524" st_id="30" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:65  %tmp_41 = sitofp i32 %abs to double

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="525" st_id="30" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:76  %tmp_44 = fmul double %tmp_42, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="526" st_id="30" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="527" st_id="30" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:104  %sorted_F_0 = fdiv float %parameters_addr_2_read, %parameters_addr_1_read

]]></node>
<StgValue><ssdm name="sorted_F_0"/></StgValue>
</operation>

<operation id="528" st_id="30" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:141  %tmp_59_1 = sitofp i32 %abs_1 to double

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="529" st_id="30" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:153  %tmp_64_1 = fmul double %tmp_63_1, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_64_1"/></StgValue>
</operation>

<operation id="530" st_id="30" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="531" st_id="30" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="532" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="18" op_0_bw="18" op_1_bw="17" op_2_bw="1">
<![CDATA[
meminst.0_ifconv:19  %tmp_38 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_37, i1 false)

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="533" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:20  %tmp_39 = zext i18 %tmp_38 to i64

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="534" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0_ifconv:22  %back_gauss_addr = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_39

]]></node>
<StgValue><ssdm name="back_gauss_addr"/></StgValue>
</operation>

<operation id="535" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0_ifconv:26  %matchsum_addr_3 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_39

]]></node>
<StgValue><ssdm name="matchsum_addr_3"/></StgValue>
</operation>

<operation id="536" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="64" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:77  %tmp_58_to_int = bitcast double %tmp_41 to i64

]]></node>
<StgValue><ssdm name="tmp_58_to_int"/></StgValue>
</operation>

<operation id="537" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:78  %tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_58_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="538" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="52" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:79  %tmp_27 = trunc i64 %tmp_58_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="539" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="64" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:80  %tmp_62_to_int = bitcast double %tmp_44 to i64

]]></node>
<StgValue><ssdm name="tmp_62_to_int"/></StgValue>
</operation>

<operation id="540" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:81  %tmp_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_62_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="541" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="52" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:82  %tmp_74 = trunc i64 %tmp_62_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="542" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0_ifconv:83  %notlhs = icmp ne i11 %tmp_1, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="543" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
meminst.0_ifconv:84  %notrhs = icmp eq i52 %tmp_27, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="544" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:85  %tmp_5 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="545" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0_ifconv:86  %notlhs1 = icmp ne i11 %tmp_3, -1

]]></node>
<StgValue><ssdm name="notlhs1"/></StgValue>
</operation>

<operation id="546" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
meminst.0_ifconv:87  %notrhs1 = icmp eq i52 %tmp_74, 0

]]></node>
<StgValue><ssdm name="notrhs1"/></StgValue>
</operation>

<operation id="547" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:88  %tmp_6 = or i1 %notrhs1, %notlhs1

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="548" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:89  %tmp_7 = and i1 %tmp_5, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="549" st_id="31" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:90  %tmp_8 = fcmp olt double %tmp_41, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="550" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:91  %tmp_9 = and i1 %tmp_7, %tmp_8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="551" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:92  %back_gauss_load = load i1* %back_gauss_addr, align 2

]]></node>
<StgValue><ssdm name="back_gauss_load"/></StgValue>
</operation>

<operation id="552" st_id="31" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:102  %tmp_50 = fdiv float %alpha_w_load, %parameters_addr_2_read

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="553" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:103  store float %tmp_50, float* getelementptr inbounds ([2 x float]* @akt, i64 0, i64 0), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="31" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:141  %tmp_59_1 = sitofp i32 %abs_1 to double

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="555" st_id="31" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:153  %tmp_64_1 = fmul double %tmp_63_1, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_64_1"/></StgValue>
</operation>

<operation id="556" st_id="31" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:179  %tmp_71_1 = fdiv float %alpha_w_load, %parameters_addr_5_read

]]></node>
<StgValue><ssdm name="tmp_71_1"/></StgValue>
</operation>

<operation id="557" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:180  store float %tmp_71_1, float* getelementptr inbounds ([2 x float]* @akt, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="31" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:181  %sorted_F_1_2 = fdiv float %parameters_addr_5_read, %parameters_addr_4_read

]]></node>
<StgValue><ssdm name="sorted_F_1_2"/></StgValue>
</operation>

<operation id="559" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:183  %sorted_F_0_to_int = bitcast float %sorted_F_0 to i32

]]></node>
<StgValue><ssdm name="sorted_F_0_to_int"/></StgValue>
</operation>

<operation id="560" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:184  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_0_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="561" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="23" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:185  %tmp_107 = trunc i32 %sorted_F_0_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="562" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0_ifconv:186  %notlhs4 = icmp ne i8 %tmp_19, -1

]]></node>
<StgValue><ssdm name="notlhs4"/></StgValue>
</operation>

<operation id="563" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
meminst.0_ifconv:187  %notrhs4 = icmp eq i23 %tmp_107, 0

]]></node>
<StgValue><ssdm name="notrhs4"/></StgValue>
</operation>

<operation id="564" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:188  %tmp_21 = or i1 %notrhs4, %notlhs4

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="565" st_id="31" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:189  %tmp_22 = fcmp ogt float %sorted_F_0, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="566" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:190  %tmp_23 = and i1 %tmp_21, %tmp_22

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="567" st_id="31" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:194  %tmp_28 = fcmp olt float %sorted_F_0, 1.000000e+03

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="568" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:195  %tmp_29 = and i1 %tmp_21, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="569" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:92  %back_gauss_load = load i1* %back_gauss_addr, align 2

]]></node>
<StgValue><ssdm name="back_gauss_load"/></StgValue>
</operation>

<operation id="570" st_id="32" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="64" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:141  %tmp_59_1 = sitofp i32 %abs_1 to double

]]></node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="571" st_id="32" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:153  %tmp_64_1 = fmul double %tmp_63_1, 2.500000e+00

]]></node>
<StgValue><ssdm name="tmp_64_1"/></StgValue>
</operation>

<operation id="572" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:191  %tmp = and i1 %tmp_9, %tmp_23

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="573" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:192  %or_cond1 = and i1 %tmp, %back_gauss_load

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="574" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:196  %sorted_F_0_1 = select i1 %tmp_29, float %sorted_F_0, float 1.000000e+03

]]></node>
<StgValue><ssdm name="sorted_F_0_1"/></StgValue>
</operation>

<operation id="575" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:218  %sorted_F_0_1_to_int = bitcast float %sorted_F_0_1 to i32

]]></node>
<StgValue><ssdm name="sorted_F_0_1_to_int"/></StgValue>
</operation>

<operation id="576" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:219  %tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_0_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="577" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="23" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:220  %tmp_113 = trunc i32 %sorted_F_0_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="578" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0_ifconv:221  %notlhs9 = icmp ne i8 %tmp_62, -1

]]></node>
<StgValue><ssdm name="notlhs9"/></StgValue>
</operation>

<operation id="579" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
meminst.0_ifconv:222  %notrhs9 = icmp eq i23 %tmp_113, 0

]]></node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="580" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:223  %tmp_66 = or i1 %notrhs9, %notlhs9

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="581" st_id="32" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:225  %tmp_76 = fcmp olt float %sorted_F_1_2, %sorted_F_0_1

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="582" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
meminst.0_ifconv:23  %tmp_63 = or i18 %tmp_38, 1

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="583" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="64" op_0_bw="64" op_1_bw="46" op_2_bw="18">
<![CDATA[
meminst.0_ifconv:24  %tmp_64 = call i64 @_ssdm_op_BitConcatenate.i64.i46.i18(i46 0, i18 %tmp_63)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="584" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0_ifconv:25  %back_gauss_addr_1 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_64

]]></node>
<StgValue><ssdm name="back_gauss_addr_1"/></StgValue>
</operation>

<operation id="585" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.0_ifconv:27  %matchsum_addr_4 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_64

]]></node>
<StgValue><ssdm name="matchsum_addr_4"/></StgValue>
</operation>

<operation id="586" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:154  %tmp_59_1_to_int = bitcast double %tmp_59_1 to i64

]]></node>
<StgValue><ssdm name="tmp_59_1_to_int"/></StgValue>
</operation>

<operation id="587" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:155  %tmp_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_59_1_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="588" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="52" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:156  %tmp_100 = trunc i64 %tmp_59_1_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="589" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="64" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:157  %tmp_64_1_to_int = bitcast double %tmp_64_1 to i64

]]></node>
<StgValue><ssdm name="tmp_64_1_to_int"/></StgValue>
</operation>

<operation id="590" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:158  %tmp_12 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %tmp_64_1_to_int, i32 52, i32 62)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="591" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="52" op_0_bw="64">
<![CDATA[
meminst.0_ifconv:159  %tmp_101 = trunc i64 %tmp_64_1_to_int to i52

]]></node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="592" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0_ifconv:160  %notlhs2 = icmp ne i11 %tmp_10, -1

]]></node>
<StgValue><ssdm name="notlhs2"/></StgValue>
</operation>

<operation id="593" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
meminst.0_ifconv:161  %notrhs2 = icmp eq i52 %tmp_100, 0

]]></node>
<StgValue><ssdm name="notrhs2"/></StgValue>
</operation>

<operation id="594" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:162  %tmp_14 = or i1 %notrhs2, %notlhs2

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="595" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
meminst.0_ifconv:163  %notlhs3 = icmp ne i11 %tmp_12, -1

]]></node>
<StgValue><ssdm name="notlhs3"/></StgValue>
</operation>

<operation id="596" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
meminst.0_ifconv:164  %notrhs3 = icmp eq i52 %tmp_101, 0

]]></node>
<StgValue><ssdm name="notrhs3"/></StgValue>
</operation>

<operation id="597" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:165  %tmp_15 = or i1 %notrhs3, %notlhs3

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="598" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:166  %tmp_16 = and i1 %tmp_14, %tmp_15

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="599" st_id="33" stage="1" lat="1">
<core>DCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
meminst.0_ifconv:167  %tmp_17 = fcmp olt double %tmp_59_1, %tmp_64_1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="600" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:168  %tmp_18 = and i1 %tmp_16, %tmp_17

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="601" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:169  %back_gauss_load_1 = load i1* %back_gauss_addr_1, align 1

]]></node>
<StgValue><ssdm name="back_gauss_load_1"/></StgValue>
</operation>

<operation id="602" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
meminst.0_ifconv:193  %sorted_F_0_s = select i1 %or_cond1, float %sorted_F_0, float 0.000000e+00

]]></node>
<StgValue><ssdm name="sorted_F_0_s"/></StgValue>
</operation>

<operation id="603" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:197  %sorted_F_1_2_to_int = bitcast float %sorted_F_1_2 to i32

]]></node>
<StgValue><ssdm name="sorted_F_1_2_to_int"/></StgValue>
</operation>

<operation id="604" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:198  %tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_1_2_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="605" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="23" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:199  %tmp_111 = trunc i32 %sorted_F_1_2_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="606" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:200  %sorted_F_0_to_int_40 = bitcast float %sorted_F_0_s to i32

]]></node>
<StgValue><ssdm name="sorted_F_0_to_int_40"/></StgValue>
</operation>

<operation id="607" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
meminst.0_ifconv:201  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_0_to_int_40, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="608" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="23" op_0_bw="32">
<![CDATA[
meminst.0_ifconv:202  %tmp_112 = trunc i32 %sorted_F_0_to_int_40 to i23

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="609" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0_ifconv:203  %notlhs6 = icmp ne i8 %tmp_30, -1

]]></node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="610" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
meminst.0_ifconv:204  %notrhs6 = icmp eq i23 %tmp_111, 0

]]></node>
<StgValue><ssdm name="notrhs6"/></StgValue>
</operation>

<operation id="611" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:205  %tmp_34 = or i1 %notrhs6, %notlhs6

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="612" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
meminst.0_ifconv:206  %notlhs7 = icmp ne i8 %tmp_32, -1

]]></node>
<StgValue><ssdm name="notlhs7"/></StgValue>
</operation>

<operation id="613" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
meminst.0_ifconv:207  %notrhs7 = icmp eq i23 %tmp_112, 0

]]></node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="614" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:208  %tmp_56 = or i1 %notrhs7, %notlhs7

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="615" st_id="33" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:210  %tmp_58 = fcmp ogt float %sorted_F_1_2, %sorted_F_0_s

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="616" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:224  %tmp_71 = and i1 %tmp_34, %tmp_66

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="617" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:226  %tmp_78 = and i1 %tmp_71, %tmp_76

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="618" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:228  %tmp_85 = or i1 %tmp_78, %tmp_29

]]></node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="619" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
meminst.0_ifconv:5  call void (...)* @_ssdm_op_SpecInterface(float* %parameters, [6 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1806, [6 x i8]* @p_str1807, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="19" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:21  %tmp_64_cast1 = zext i18 %tmp_38 to i19

]]></node>
<StgValue><ssdm name="tmp_64_cast1"/></StgValue>
</operation>

<operation id="621" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:105  store float %sorted_F_0, float* getelementptr inbounds ([2 x float]* @F, i64 0, i64 0), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="18">
<![CDATA[
meminst.0_ifconv:169  %back_gauss_load_1 = load i1* %back_gauss_addr_1, align 1

]]></node>
<StgValue><ssdm name="back_gauss_load_1"/></StgValue>
</operation>

<operation id="623" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meminst.0_ifconv:182  store float %sorted_F_1_2, float* getelementptr inbounds ([2 x float]* @F, i64 0, i64 1), align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:209  %tmp_57 = and i1 %tmp_34, %tmp_56

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="625" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:211  %tmp_59 = and i1 %tmp_57, %tmp_58

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="626" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:212  %tmp1 = and i1 %tmp_18, %tmp_59

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="627" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:213  %or_cond = and i1 %tmp1, %back_gauss_load_1

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="628" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="4" op_0_bw="1">
<![CDATA[
meminst.0_ifconv:214  %p_cast = zext i1 %or_cond to i4

]]></node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="629" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.0_ifconv:215  %tmp_61 = or i1 %or_cond, %or_cond1

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="630" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="228" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
meminst.0_ifconv:216  %max_val_2_1 = select i1 %tmp_61, i4 %p_cast, i4 -6

]]></node>
<StgValue><ssdm name="max_val_2_1"/></StgValue>
</operation>

<operation id="631" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="229" bw="14" op_0_bw="4">
<![CDATA[
meminst.0_ifconv:217  %max_val_2_1_cast5 = zext i4 %max_val_2_1 to i14

]]></node>
<StgValue><ssdm name="max_val_2_1_cast5"/></StgValue>
</operation>

<operation id="632" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="4" op_0_bw="1">
<![CDATA[
meminst.0_ifconv:227  %min_val_1_cast = zext i1 %tmp_78 to i4

]]></node>
<StgValue><ssdm name="min_val_1_cast"/></StgValue>
</operation>

<operation id="633" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
meminst.0_ifconv:229  %min_val_1_1 = select i1 %tmp_85, i4 %min_val_1_cast, i4 -6

]]></node>
<StgValue><ssdm name="min_val_1_1"/></StgValue>
</operation>

<operation id="634" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="242" bw="14" op_0_bw="4">
<![CDATA[
meminst.0_ifconv:230  %min_val_1_1_cast3 = zext i4 %min_val_1_1 to i14

]]></node>
<StgValue><ssdm name="min_val_1_1_cast3"/></StgValue>
</operation>

<operation id="635" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.0_ifconv:231  br i1 %tmp_61, label %0, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_75 = add i14 %min_val_1_1_cast3, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="637" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="20" op_0_bw="14">
<![CDATA[
:1  %tmp_76_cast = sext i14 %tmp_75 to i20

]]></node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="638" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:2  %sum3 = add i20 %tmp_25_cast1, %tmp_76_cast

]]></node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="639" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="31" op_0_bw="20">
<![CDATA[
:3  %sum3_cast_cast = zext i20 %sum3 to i31

]]></node>
<StgValue><ssdm name="sum3_cast_cast"/></StgValue>
</operation>

<operation id="640" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %sum19 = add i31 %sext_cast, %sum3_cast_cast

]]></node>
<StgValue><ssdm name="sum19"/></StgValue>
</operation>

<operation id="641" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="19" op_0_bw="4">
<![CDATA[
:21  %tmp_79_cast = zext i4 %min_val_1_1 to i19

]]></node>
<StgValue><ssdm name="tmp_79_cast"/></StgValue>
</operation>

<operation id="642" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:22  %tmp_114 = add i19 %tmp_64_cast1, %tmp_79_cast

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="643" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="64" op_0_bw="19">
<![CDATA[
:23  %tmp_118_cast = zext i19 %tmp_114 to i64

]]></node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="644" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %matchsum_addr_2 = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_118_cast

]]></node>
<StgValue><ssdm name="matchsum_addr_2"/></StgValue>
</operation>

<operation id="645" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:25  store i8 1, i8* %matchsum_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_61" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:26  %tmp_80 = icmp eq i4 %min_val_1_1, 0

]]></node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="647" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="64" op_0_bw="31">
<![CDATA[
:5  %sum19_cast = zext i31 %sum19 to i64

]]></node>
<StgValue><ssdm name="sum19_cast"/></StgValue>
</operation>

<operation id="648" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %parameters_addr_9 = getelementptr float* %parameters, i64 %sum19_cast

]]></node>
<StgValue><ssdm name="parameters_addr_9"/></StgValue>
</operation>

<operation id="649" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %parameters_addr_9_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_9, i32 1)

]]></node>
<StgValue><ssdm name="parameters_addr_9_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="650" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:8  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_9, float %tmp_31, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:11  %tmp_77 = add i14 %min_val_1_1_cast3, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="652" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="20" op_0_bw="14">
<![CDATA[
:12  %tmp_78_cast = sext i14 %tmp_77 to i20

]]></node>
<StgValue><ssdm name="tmp_78_cast"/></StgValue>
</operation>

<operation id="653" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:13  %sum5 = add i20 %tmp_25_cast1, %tmp_78_cast

]]></node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="654" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="259" bw="31" op_0_bw="20">
<![CDATA[
:14  %sum5_cast_cast = zext i20 %sum5 to i31

]]></node>
<StgValue><ssdm name="sum5_cast_cast"/></StgValue>
</operation>

<operation id="655" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="260" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:15  %sum20 = add i31 %sext_cast, %sum5_cast_cast

]]></node>
<StgValue><ssdm name="sum20"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="656" st_id="37" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %parameters_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_9)

]]></node>
<StgValue><ssdm name="parameters_addr_9_resp"/></StgValue>
</operation>

<operation id="657" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="261" bw="64" op_0_bw="31">
<![CDATA[
:16  %sum20_cast = zext i31 %sum20 to i64

]]></node>
<StgValue><ssdm name="sum20_cast"/></StgValue>
</operation>

<operation id="658" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:17  %parameters_addr_10 = getelementptr float* %parameters, i64 %sum20_cast

]]></node>
<StgValue><ssdm name="parameters_addr_10"/></StgValue>
</operation>

<operation id="659" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="263" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %parameters_addr_10_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_10, i32 1)

]]></node>
<StgValue><ssdm name="parameters_addr_10_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="660" st_id="38" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %parameters_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_9)

]]></node>
<StgValue><ssdm name="parameters_addr_9_resp"/></StgValue>
</operation>

<operation id="661" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32">
<![CDATA[
:10  %vinit_load = load float* @vinit, align 4

]]></node>
<StgValue><ssdm name="vinit_load"/></StgValue>
</operation>

<operation id="662" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:19  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_10, float %vinit_load, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="663" st_id="39" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %parameters_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_9)

]]></node>
<StgValue><ssdm name="parameters_addr_9_resp"/></StgValue>
</operation>

<operation id="664" st_id="39" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:20  %parameters_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_10)

]]></node>
<StgValue><ssdm name="parameters_addr_10_resp"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="665" st_id="40" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %parameters_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_9)

]]></node>
<StgValue><ssdm name="parameters_addr_9_resp"/></StgValue>
</operation>

<operation id="666" st_id="40" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:20  %parameters_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_10)

]]></node>
<StgValue><ssdm name="parameters_addr_10_resp"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="667" st_id="41" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %parameters_addr_9_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_9)

]]></node>
<StgValue><ssdm name="parameters_addr_9_resp"/></StgValue>
</operation>

<operation id="668" st_id="41" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:20  %parameters_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_10)

]]></node>
<StgValue><ssdm name="parameters_addr_10_resp"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="669" st_id="42" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:20  %parameters_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_10)

]]></node>
<StgValue><ssdm name="parameters_addr_10_resp"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="670" st_id="43" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:20  %parameters_addr_10_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_10)

]]></node>
<StgValue><ssdm name="parameters_addr_10_resp"/></StgValue>
</operation>

<operation id="671" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:27  br i1 %tmp_80, label %._crit_edge14.0, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="672" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp_80" val="0"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="8" op_0_bw="18">
<![CDATA[
:6  %matchsum_load_1 = load i8* %matchsum_addr_3, align 2

]]></node>
<StgValue><ssdm name="matchsum_load_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="673" st_id="44" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_10_req"/></StgValue>
</operation>

<operation id="674" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="8" op_0_bw="18">
<![CDATA[
:6  %matchsum_load_1 = load i8* %matchsum_addr_3, align 2

]]></node>
<StgValue><ssdm name="matchsum_load_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="675" st_id="45" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_10_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="676" st_id="46" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_10_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="677" st_id="47" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_10_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="678" st_id="48" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_10_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="679" st_id="49" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_10_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="680" st_id="50" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="274" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_10_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="681" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %parameters_addr_2_read_2 = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_2)

]]></node>
<StgValue><ssdm name="parameters_addr_2_read_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="682" st_id="52" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_82 = fsub float %parameters_addr_2_read_2, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="683" st_id="53" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_82 = fsub float %parameters_addr_2_read_2, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="684" st_id="54" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_82 = fsub float %parameters_addr_2_read_2, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="685" st_id="55" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_82 = fsub float %parameters_addr_2_read_2, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="686" st_id="56" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_82 = fsub float %parameters_addr_2_read_2, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="687" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %parameters_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_addr_2_req"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="688" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:4  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_2, float %tmp_82, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="689" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="32" op_0_bw="8">
<![CDATA[
:7  %tmp_83 = zext i8 %matchsum_load_1 to i32

]]></node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="690" st_id="57" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_84 = sitofp i32 %tmp_83 to float

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="691" st_id="58" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

]]></node>
<StgValue><ssdm name="parameters_addr_2_resp"/></StgValue>
</operation>

<operation id="692" st_id="58" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_84 = sitofp i32 %tmp_83 to float

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="693" st_id="59" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

]]></node>
<StgValue><ssdm name="parameters_addr_2_resp"/></StgValue>
</operation>

<operation id="694" st_id="59" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_84 = sitofp i32 %tmp_83 to float

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="695" st_id="60" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

]]></node>
<StgValue><ssdm name="parameters_addr_2_resp"/></StgValue>
</operation>

<operation id="696" st_id="60" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_84 = sitofp i32 %tmp_83 to float

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="697" st_id="61" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

]]></node>
<StgValue><ssdm name="parameters_addr_2_resp"/></StgValue>
</operation>

<operation id="698" st_id="61" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_84 = sitofp i32 %tmp_83 to float

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="699" st_id="62" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

]]></node>
<StgValue><ssdm name="parameters_addr_2_resp"/></StgValue>
</operation>

<operation id="700" st_id="62" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_84 = sitofp i32 %tmp_83 to float

]]></node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="701" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge14.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="702" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge14.0:0  %matchsumtot_1 = phi float [ %tmp_84, %4 ], [ 0.000000e+00, %3 ]

]]></node>
<StgValue><ssdm name="matchsumtot_1"/></StgValue>
</operation>

<operation id="703" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.0:1  br i1 %tmp_78, label %._crit_edge14.1, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="704" st_id="63" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_12_req"/></StgValue>
</operation>

<operation id="705" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="8" op_0_bw="18">
<![CDATA[
:6  %matchsum_load_2 = load i8* %matchsum_addr_4, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="706" st_id="64" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_12_req"/></StgValue>
</operation>

<operation id="707" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="8" op_0_bw="18">
<![CDATA[
:6  %matchsum_load_2 = load i8* %matchsum_addr_4, align 1

]]></node>
<StgValue><ssdm name="matchsum_load_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="708" st_id="65" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_12_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="709" st_id="66" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_12_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="710" st_id="67" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_12_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="711" st_id="68" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_12_req"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="712" st_id="69" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_12_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="713" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %parameters_addr_5_read_2 = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_5)

]]></node>
<StgValue><ssdm name="parameters_addr_5_read_2"/></StgValue>
</operation>

<operation id="714" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="295" bw="32" op_0_bw="8">
<![CDATA[
:7  %tmp_116_1 = zext i8 %matchsum_load_2 to i32

]]></node>
<StgValue><ssdm name="tmp_116_1"/></StgValue>
</operation>

<operation id="715" st_id="70" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_117_1 = sitofp i32 %tmp_116_1 to float

]]></node>
<StgValue><ssdm name="tmp_117_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="716" st_id="71" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_114_1 = fsub float %parameters_addr_5_read_2, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_114_1"/></StgValue>
</operation>

<operation id="717" st_id="71" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_117_1 = sitofp i32 %tmp_116_1 to float

]]></node>
<StgValue><ssdm name="tmp_117_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="718" st_id="72" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_114_1 = fsub float %parameters_addr_5_read_2, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_114_1"/></StgValue>
</operation>

<operation id="719" st_id="72" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_117_1 = sitofp i32 %tmp_116_1 to float

]]></node>
<StgValue><ssdm name="tmp_117_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="720" st_id="73" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_114_1 = fsub float %parameters_addr_5_read_2, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_114_1"/></StgValue>
</operation>

<operation id="721" st_id="73" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_117_1 = sitofp i32 %tmp_116_1 to float

]]></node>
<StgValue><ssdm name="tmp_117_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="722" st_id="74" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_114_1 = fsub float %parameters_addr_5_read_2, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_114_1"/></StgValue>
</operation>

<operation id="723" st_id="74" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_117_1 = sitofp i32 %tmp_116_1 to float

]]></node>
<StgValue><ssdm name="tmp_117_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="724" st_id="75" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_114_1 = fsub float %parameters_addr_5_read_2, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_114_1"/></StgValue>
</operation>

<operation id="725" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %parameters_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_addr_5_req"/></StgValue>
</operation>

<operation id="726" st_id="75" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="296" bw="32" op_0_bw="32">
<![CDATA[
:8  %tmp_117_1 = sitofp i32 %tmp_116_1 to float

]]></node>
<StgValue><ssdm name="tmp_117_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="727" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:4  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_5, float %tmp_114_1, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="76" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %matchsumtot_2_1 = fadd float %matchsumtot_1, %tmp_117_1

]]></node>
<StgValue><ssdm name="matchsumtot_2_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="729" st_id="77" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

]]></node>
<StgValue><ssdm name="parameters_addr_5_resp"/></StgValue>
</operation>

<operation id="730" st_id="77" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %matchsumtot_2_1 = fadd float %matchsumtot_1, %tmp_117_1

]]></node>
<StgValue><ssdm name="matchsumtot_2_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="731" st_id="78" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

]]></node>
<StgValue><ssdm name="parameters_addr_5_resp"/></StgValue>
</operation>

<operation id="732" st_id="78" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %matchsumtot_2_1 = fadd float %matchsumtot_1, %tmp_117_1

]]></node>
<StgValue><ssdm name="matchsumtot_2_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="733" st_id="79" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

]]></node>
<StgValue><ssdm name="parameters_addr_5_resp"/></StgValue>
</operation>

<operation id="734" st_id="79" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %matchsumtot_2_1 = fadd float %matchsumtot_1, %tmp_117_1

]]></node>
<StgValue><ssdm name="matchsumtot_2_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="735" st_id="80" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

]]></node>
<StgValue><ssdm name="parameters_addr_5_resp"/></StgValue>
</operation>

<operation id="736" st_id="80" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %matchsumtot_2_1 = fadd float %matchsumtot_1, %tmp_117_1

]]></node>
<StgValue><ssdm name="matchsumtot_2_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="737" st_id="81" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

]]></node>
<StgValue><ssdm name="parameters_addr_5_resp"/></StgValue>
</operation>

<operation id="738" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge14.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="739" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="300" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge14.1:0  %matchsumtot_1_1 = phi float [ %matchsumtot_2_1, %5 ], [ %matchsumtot_1, %._crit_edge14.0 ]

]]></node>
<StgValue><ssdm name="matchsumtot_1_1"/></StgValue>
</operation>

<operation id="740" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge14.1:1  %matchsumtot_1_1_to_int = bitcast float %matchsumtot_1_1 to i32

]]></node>
<StgValue><ssdm name="matchsumtot_1_1_to_int"/></StgValue>
</operation>

<operation id="741" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="302" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge14.1:2  %tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %matchsumtot_1_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="742" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="303" bw="23" op_0_bw="32">
<![CDATA[
._crit_edge14.1:3  %tmp_115 = trunc i32 %matchsumtot_1_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="743" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge14.1:4  %notlhs5 = icmp ne i8 %tmp_86, -1

]]></node>
<StgValue><ssdm name="notlhs5"/></StgValue>
</operation>

<operation id="744" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge14.1:5  %notrhs5 = icmp eq i23 %tmp_115, 0

]]></node>
<StgValue><ssdm name="notrhs5"/></StgValue>
</operation>

<operation id="745" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge14.1:6  %tmp_95 = or i1 %notrhs5, %notlhs5

]]></node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="746" st_id="82" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge14.1:7  %tmp_96 = fcmp oeq float %matchsumtot_1_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="747" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge14.1:8  %tmp_97 = and i1 %tmp_95, %tmp_96

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="748" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.1:9  br i1 %tmp_97, label %7, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="82" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="750" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_90 = add i14 %tmp_40, %min_val_1_1_cast3

]]></node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="751" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="20" op_0_bw="14">
<![CDATA[
:2  %tmp_91_cast = sext i14 %tmp_90 to i20

]]></node>
<StgValue><ssdm name="tmp_91_cast"/></StgValue>
</operation>

<operation id="752" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:3  %sum7 = add i20 %tmp_25_cast1, %tmp_91_cast

]]></node>
<StgValue><ssdm name="sum7"/></StgValue>
</operation>

<operation id="753" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<node id="315" bw="31" op_0_bw="20">
<![CDATA[
:4  %sum7_cast_cast = zext i20 %sum7 to i31

]]></node>
<StgValue><ssdm name="sum7_cast_cast"/></StgValue>
</operation>

<operation id="754" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5  %sum22 = add i31 %sext_cast, %sum7_cast_cast

]]></node>
<StgValue><ssdm name="sum22"/></StgValue>
</operation>

<operation id="755" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="324" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_92 = add i14 %tmp_40, %min_val_1_1_cast3

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="756" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="20" op_0_bw="14">
<![CDATA[
:1  %tmp_93_cast = sext i14 %tmp_92 to i20

]]></node>
<StgValue><ssdm name="tmp_93_cast"/></StgValue>
</operation>

<operation id="757" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:2  %sum9 = add i20 %tmp_25_cast1, %tmp_93_cast

]]></node>
<StgValue><ssdm name="sum9"/></StgValue>
</operation>

<operation id="758" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="327" bw="31" op_0_bw="20">
<![CDATA[
:3  %sum9_cast_cast = zext i20 %sum9 to i31

]]></node>
<StgValue><ssdm name="sum9_cast_cast"/></StgValue>
</operation>

<operation id="759" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="tmp_97" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %sum21 = add i31 %sext_cast, %sum9_cast_cast

]]></node>
<StgValue><ssdm name="sum21"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="760" st_id="83" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="761" st_id="84" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="762" st_id="85" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="763" st_id="86" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="764" st_id="87" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="765" st_id="88" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="766" st_id="89" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="767" st_id="90" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="768" st_id="91" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="769" st_id="92" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="770" st_id="93" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="771" st_id="94" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="772" st_id="95" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="773" st_id="96" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="774" st_id="97" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_89 = fdiv float 1.000000e+00, %matchsumtot_1_1

]]></node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="775" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="64" op_0_bw="31">
<![CDATA[
:6  %sum22_cast = zext i31 %sum22 to i64

]]></node>
<StgValue><ssdm name="sum22_cast"/></StgValue>
</operation>

<operation id="776" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:7  %parameters_addr_12 = getelementptr float* %parameters, i64 %sum22_cast

]]></node>
<StgValue><ssdm name="parameters_addr_12"/></StgValue>
</operation>

<operation id="777" st_id="97" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %parameters_addr_12_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_12, i32 1)

]]></node>
<StgValue><ssdm name="parameters_addr_12_req"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="778" st_id="98" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:9  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_12, float %tmp_89, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="779" st_id="99" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:10  %parameters_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_12)

]]></node>
<StgValue><ssdm name="parameters_addr_12_resp"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="780" st_id="100" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:10  %parameters_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_12)

]]></node>
<StgValue><ssdm name="parameters_addr_12_resp"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="781" st_id="101" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:10  %parameters_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_12)

]]></node>
<StgValue><ssdm name="parameters_addr_12_resp"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="782" st_id="102" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:10  %parameters_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_12)

]]></node>
<StgValue><ssdm name="parameters_addr_12_resp"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="783" st_id="103" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<node id="321" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:10  %parameters_addr_12_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_12)

]]></node>
<StgValue><ssdm name="parameters_addr_12_resp"/></StgValue>
</operation>

<operation id="784" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_97" val="0"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="786" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="64" op_0_bw="31">
<![CDATA[
:5  %sum21_cast = zext i31 %sum21 to i64

]]></node>
<StgValue><ssdm name="sum21_cast"/></StgValue>
</operation>

<operation id="787" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %parameters_addr_11 = getelementptr float* %parameters, i64 %sum21_cast

]]></node>
<StgValue><ssdm name="parameters_addr_11"/></StgValue>
</operation>

<operation id="788" st_id="104" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %parameters_addr_11_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_11, i32 1)

]]></node>
<StgValue><ssdm name="parameters_addr_11_req"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="789" st_id="105" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:8  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_11, float 0x3FC99999A0000000, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="790" st_id="106" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %parameters_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_11)

]]></node>
<StgValue><ssdm name="parameters_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="791" st_id="107" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %parameters_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_11)

]]></node>
<StgValue><ssdm name="parameters_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="792" st_id="108" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %parameters_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_11)

]]></node>
<StgValue><ssdm name="parameters_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="793" st_id="109" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %parameters_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_11)

]]></node>
<StgValue><ssdm name="parameters_addr_11_resp"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="794" st_id="110" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:9  %parameters_addr_11_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_11)

]]></node>
<StgValue><ssdm name="parameters_addr_11_resp"/></StgValue>
</operation>

<operation id="795" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="796" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp_43 = add i14 %max_val_2_1_cast5, %tmp_33

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="797" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="20" op_0_bw="14">
<![CDATA[
:1  %tmp_44_cast = sext i14 %tmp_43 to i20

]]></node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="798" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="340" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:2  %sum6 = add i20 %tmp_25_cast1, %tmp_44_cast

]]></node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="799" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="341" bw="31" op_0_bw="20">
<![CDATA[
:3  %sum6_cast_cast = zext i20 %sum6 to i31

]]></node>
<StgValue><ssdm name="sum6_cast_cast"/></StgValue>
</operation>

<operation id="800" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="342" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %sum16 = add i31 %sext_cast, %sum6_cast_cast

]]></node>
<StgValue><ssdm name="sum16"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="801" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="343" bw="64" op_0_bw="31">
<![CDATA[
:5  %sum16_cast = zext i31 %sum16 to i64

]]></node>
<StgValue><ssdm name="sum16_cast"/></StgValue>
</operation>

<operation id="802" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:6  %parameters_addr_6 = getelementptr float* %parameters, i64 %sum16_cast

]]></node>
<StgValue><ssdm name="parameters_addr_6"/></StgValue>
</operation>

<operation id="803" st_id="112" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %parameters_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_5_req"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="804" st_id="113" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %parameters_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_5_req"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="805" st_id="114" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %parameters_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_5_req"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="806" st_id="115" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %parameters_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_5_req"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="807" st_id="116" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %parameters_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_5_req"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="808" st_id="117" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %parameters_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_5_req"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="809" st_id="118" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="345" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %parameters_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_5_req"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="810" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %parameters_addr_6_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_6)

]]></node>
<StgValue><ssdm name="parameters_addr_6_read"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="811" st_id="120" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_46 = fsub float %tmp_31, %parameters_addr_6_read

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="812" st_id="121" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_46 = fsub float %tmp_31, %parameters_addr_6_read

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="813" st_id="122" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_46 = fsub float %tmp_31, %parameters_addr_6_read

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="814" st_id="123" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_46 = fsub float %tmp_31, %parameters_addr_6_read

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="815" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="347" bw="64" op_0_bw="4">
<![CDATA[
:9  %tmp_45 = zext i4 %max_val_2_1 to i64

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="816" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="348" bw="19" op_0_bw="4">
<![CDATA[
:10  %tmp_45_cast = zext i4 %max_val_2_1 to i19

]]></node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="817" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="349" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:11  %tmp_93 = add i19 %tmp_64_cast1, %tmp_45_cast

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="818" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="350" bw="64" op_0_bw="19">
<![CDATA[
:12  %tmp_117_cast = zext i19 %tmp_93 to i64

]]></node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="819" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="351" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %matchsum_addr = getelementptr [153600 x i8]* @matchsum, i64 0, i64 %tmp_117_cast

]]></node>
<StgValue><ssdm name="matchsum_addr"/></StgValue>
</operation>

<operation id="820" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="352" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %akt_addr = getelementptr inbounds [2 x float]* @akt, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="akt_addr"/></StgValue>
</operation>

<operation id="821" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="1">
<![CDATA[
:15  %akt_load = load float* %akt_addr, align 4

]]></node>
<StgValue><ssdm name="akt_load"/></StgValue>
</operation>

<operation id="822" st_id="124" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_46 = fsub float %tmp_31, %parameters_addr_6_read

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="823" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="8" op_0_bw="18">
<![CDATA[
:54  %matchsum_load = load i8* %matchsum_addr, align 1

]]></node>
<StgValue><ssdm name="matchsum_load"/></StgValue>
</operation>

<operation id="824" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="395" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:57  %tmp_73 = icmp eq i4 %max_val_2_1, 0

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="825" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="1">
<![CDATA[
:15  %akt_load = load float* %akt_addr, align 4

]]></node>
<StgValue><ssdm name="akt_load"/></StgValue>
</operation>

<operation id="826" st_id="125" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_47 = fmul float %akt_load, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="827" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="392" bw="8" op_0_bw="18">
<![CDATA[
:54  %matchsum_load = load i8* %matchsum_addr, align 1

]]></node>
<StgValue><ssdm name="matchsum_load"/></StgValue>
</operation>

<operation id="828" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:55  %tmp_72 = add i8 %matchsum_load, 1

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="829" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="394" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
:56  store i8 %tmp_72, i8* %matchsum_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="830" st_id="126" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_47 = fmul float %akt_load, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="831" st_id="127" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_47 = fmul float %akt_load, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="832" st_id="128" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_47 = fmul float %akt_load, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="833" st_id="129" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_48 = fadd float %parameters_addr_6_read, %tmp_47

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="834" st_id="130" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_48 = fadd float %parameters_addr_6_read, %tmp_47

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="835" st_id="131" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_48 = fadd float %parameters_addr_6_read, %tmp_47

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="836" st_id="132" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_48 = fadd float %parameters_addr_6_read, %tmp_47

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="837" st_id="133" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_48 = fadd float %parameters_addr_6_read, %tmp_47

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="838" st_id="133" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="357" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %parameters_addr_6_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_6, i32 1)

]]></node>
<StgValue><ssdm name="parameters_addr_6_req"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="839" st_id="134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="358" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:20  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_6, float %tmp_48, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="134" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_51 = fsub float %tmp_31, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="841" st_id="135" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:21  %parameters_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_6)

]]></node>
<StgValue><ssdm name="parameters_addr_6_resp"/></StgValue>
</operation>

<operation id="842" st_id="135" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_51 = fsub float %tmp_31, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="843" st_id="136" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:21  %parameters_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_6)

]]></node>
<StgValue><ssdm name="parameters_addr_6_resp"/></StgValue>
</operation>

<operation id="844" st_id="136" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_51 = fsub float %tmp_31, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="845" st_id="137" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:21  %parameters_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_6)

]]></node>
<StgValue><ssdm name="parameters_addr_6_resp"/></StgValue>
</operation>

<operation id="846" st_id="137" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_51 = fsub float %tmp_31, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="847" st_id="138" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:21  %parameters_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_6)

]]></node>
<StgValue><ssdm name="parameters_addr_6_resp"/></StgValue>
</operation>

<operation id="848" st_id="138" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_51 = fsub float %tmp_31, %tmp_48

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="849" st_id="139" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="359" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:21  %parameters_addr_6_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_6)

]]></node>
<StgValue><ssdm name="parameters_addr_6_resp"/></StgValue>
</operation>

<operation id="850" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="360" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:22  %tmp_49 = add i14 %max_val_2_1_cast5, %tmp_35

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="851" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="361" bw="20" op_0_bw="14">
<![CDATA[
:23  %tmp_50_cast = sext i14 %tmp_49 to i20

]]></node>
<StgValue><ssdm name="tmp_50_cast"/></StgValue>
</operation>

<operation id="852" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="362" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:24  %sum8 = add i20 %tmp_25_cast1, %tmp_50_cast

]]></node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="853" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="363" bw="31" op_0_bw="20">
<![CDATA[
:25  %sum8_cast_cast = zext i20 %sum8 to i31

]]></node>
<StgValue><ssdm name="sum8_cast_cast"/></StgValue>
</operation>

<operation id="854" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:26  %sum17 = add i31 %sext_cast, %sum8_cast_cast

]]></node>
<StgValue><ssdm name="sum17"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="855" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="64" op_0_bw="31">
<![CDATA[
:27  %sum17_cast = zext i31 %sum17 to i64

]]></node>
<StgValue><ssdm name="sum17_cast"/></StgValue>
</operation>

<operation id="856" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:28  %parameters_addr_7 = getelementptr float* %parameters, i64 %sum17_cast

]]></node>
<StgValue><ssdm name="parameters_addr_7"/></StgValue>
</operation>

<operation id="857" st_id="140" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %parameters_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_6_req"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="858" st_id="141" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %parameters_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_6_req"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="859" st_id="142" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %parameters_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_6_req"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="860" st_id="143" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %parameters_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_6_req"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="861" st_id="144" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %parameters_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_6_req"/></StgValue>
</operation>

<operation id="862" st_id="144" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_52 = fmul float %tmp_51, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="863" st_id="145" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %parameters_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_6_req"/></StgValue>
</operation>

<operation id="864" st_id="145" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_52 = fmul float %tmp_51, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="865" st_id="146" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %parameters_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_6_req"/></StgValue>
</operation>

<operation id="866" st_id="146" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_52 = fmul float %tmp_51, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="867" st_id="147" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %parameters_addr_7_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_7)

]]></node>
<StgValue><ssdm name="parameters_addr_7_read"/></StgValue>
</operation>

<operation id="868" st_id="147" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_52 = fmul float %tmp_51, %tmp_51

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="869" st_id="148" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_53 = fsub float %tmp_52, %parameters_addr_7_read

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="870" st_id="149" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_53 = fsub float %tmp_52, %parameters_addr_7_read

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="871" st_id="150" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_53 = fsub float %tmp_52, %parameters_addr_7_read

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="872" st_id="151" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_53 = fsub float %tmp_52, %parameters_addr_7_read

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="873" st_id="152" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_53 = fsub float %tmp_52, %parameters_addr_7_read

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="874" st_id="153" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_54 = fmul float %akt_load, %tmp_53

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="875" st_id="154" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_54 = fmul float %akt_load, %tmp_53

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="876" st_id="155" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_54 = fmul float %akt_load, %tmp_53

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="877" st_id="156" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_54 = fmul float %akt_load, %tmp_53

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="878" st_id="157" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_55 = fadd float %parameters_addr_7_read, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="879" st_id="158" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_55 = fadd float %parameters_addr_7_read, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="880" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:39  %tmp_60 = add i14 %max_val_2_1_cast5, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="881" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="20" op_0_bw="14">
<![CDATA[
:40  %tmp_66_cast = sext i14 %tmp_60 to i20

]]></node>
<StgValue><ssdm name="tmp_66_cast"/></StgValue>
</operation>

<operation id="882" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
:41  %sum1 = add i20 %tmp_25_cast1, %tmp_66_cast

]]></node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="883" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="31" op_0_bw="20">
<![CDATA[
:42  %sum1_cast_cast = zext i20 %sum1 to i31

]]></node>
<StgValue><ssdm name="sum1_cast_cast"/></StgValue>
</operation>

<operation id="884" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:43  %sum18 = add i31 %sext_cast, %sum1_cast_cast

]]></node>
<StgValue><ssdm name="sum18"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="885" st_id="159" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_55 = fadd float %parameters_addr_7_read, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="886" st_id="160" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_55 = fadd float %parameters_addr_7_read, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="887" st_id="161" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %tmp_55 = fadd float %parameters_addr_7_read, %tmp_54

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="888" st_id="161" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:36  %parameters_addr_7_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_7, i32 1)

]]></node>
<StgValue><ssdm name="parameters_addr_7_req"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="889" st_id="162" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:37  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_7, float %tmp_55, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="890" st_id="163" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:38  %parameters_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_7)

]]></node>
<StgValue><ssdm name="parameters_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="891" st_id="164" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:38  %parameters_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_7)

]]></node>
<StgValue><ssdm name="parameters_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="892" st_id="165" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:38  %parameters_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_7)

]]></node>
<StgValue><ssdm name="parameters_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="893" st_id="166" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:38  %parameters_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_7)

]]></node>
<StgValue><ssdm name="parameters_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="894" st_id="167" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:38  %parameters_addr_7_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_7)

]]></node>
<StgValue><ssdm name="parameters_addr_7_resp"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="895" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="64" op_0_bw="31">
<![CDATA[
:44  %sum18_cast = zext i31 %sum18 to i64

]]></node>
<StgValue><ssdm name="sum18_cast"/></StgValue>
</operation>

<operation id="896" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="383" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:45  %parameters_addr_8 = getelementptr float* %parameters, i64 %sum18_cast

]]></node>
<StgValue><ssdm name="parameters_addr_8"/></StgValue>
</operation>

<operation id="897" st_id="168" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %parameters_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_7_req"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="898" st_id="169" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %parameters_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_7_req"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="899" st_id="170" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %parameters_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_7_req"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="900" st_id="171" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %parameters_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_7_req"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="901" st_id="172" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %parameters_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_7_req"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="902" st_id="173" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %parameters_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_7_req"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="903" st_id="174" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:46  %parameters_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_7_req"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="904" st_id="175" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %parameters_addr_8_read = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_8)

]]></node>
<StgValue><ssdm name="parameters_addr_8_read"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="905" st_id="176" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_67 = fmul float %alpha_w_load, %parameters_addr_8_read

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="906" st_id="177" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_67 = fmul float %alpha_w_load, %parameters_addr_8_read

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="907" st_id="178" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_67 = fmul float %alpha_w_load, %parameters_addr_8_read

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="908" st_id="179" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:48  %tmp_67 = fmul float %alpha_w_load, %parameters_addr_8_read

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="909" st_id="180" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_68 = fsub float %parameters_addr_8_read, %tmp_67

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="910" st_id="181" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_68 = fsub float %parameters_addr_8_read, %tmp_67

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="911" st_id="182" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_68 = fsub float %parameters_addr_8_read, %tmp_67

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="912" st_id="183" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_68 = fsub float %parameters_addr_8_read, %tmp_67

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="913" st_id="184" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %tmp_68 = fsub float %parameters_addr_8_read, %tmp_67

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="914" st_id="185" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_69 = fadd float %tmp_68, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="915" st_id="186" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_69 = fadd float %tmp_68, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="916" st_id="187" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_69 = fadd float %tmp_68, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="917" st_id="188" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_69 = fadd float %tmp_68, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="918" st_id="189" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %tmp_69 = fadd float %tmp_68, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="919" st_id="189" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="389" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:51  %parameters_addr_8_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_8, i32 1)

]]></node>
<StgValue><ssdm name="parameters_addr_8_req"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="920" st_id="190" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="246">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="390" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:52  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_8, float %tmp_69, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="921" st_id="191" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:53  %parameters_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_8)

]]></node>
<StgValue><ssdm name="parameters_addr_8_resp"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="922" st_id="192" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:53  %parameters_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_8)

]]></node>
<StgValue><ssdm name="parameters_addr_8_resp"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="923" st_id="193" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:53  %parameters_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_8)

]]></node>
<StgValue><ssdm name="parameters_addr_8_resp"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="924" st_id="194" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:53  %parameters_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_8)

]]></node>
<StgValue><ssdm name="parameters_addr_8_resp"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="925" st_id="195" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="391" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:53  %parameters_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_8)

]]></node>
<StgValue><ssdm name="parameters_addr_8_resp"/></StgValue>
</operation>

<operation id="926" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="396" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:58  br i1 %tmp_73, label %._crit_edge13.0, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="927" st_id="196" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_9_req"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="928" st_id="197" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_9_req"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="929" st_id="198" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_9_req"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="930" st_id="199" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_9_req"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="931" st_id="200" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_9_req"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="932" st_id="201" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_9_req"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="933" st_id="202" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="398" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_9_req"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="934" st_id="203" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %parameters_addr_2_read_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_2)

]]></node>
<StgValue><ssdm name="parameters_addr_2_read_1"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="935" st_id="204" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_81 = fsub float %parameters_addr_2_read_1, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="936" st_id="205" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_81 = fsub float %parameters_addr_2_read_1, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="937" st_id="206" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_81 = fsub float %parameters_addr_2_read_1, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="938" st_id="207" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_81 = fsub float %parameters_addr_2_read_1, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="939" st_id="208" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_81 = fsub float %parameters_addr_2_read_1, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="940" st_id="208" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="401" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %parameters_addr_2_req8 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="parameters_addr_2_req8"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="941" st_id="209" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:4  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_2, float %tmp_81, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="942" st_id="210" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

]]></node>
<StgValue><ssdm name="parameters_addr_2_resp9"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="943" st_id="211" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

]]></node>
<StgValue><ssdm name="parameters_addr_2_resp9"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="944" st_id="212" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

]]></node>
<StgValue><ssdm name="parameters_addr_2_resp9"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="945" st_id="213" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="403" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

]]></node>
<StgValue><ssdm name="parameters_addr_2_resp9"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="946" st_id="214" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="403" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_2)

]]></node>
<StgValue><ssdm name="parameters_addr_2_resp9"/></StgValue>
</operation>

<operation id="947" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge13.0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="948" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge13.0:0  br i1 %or_cond, label %._crit_edge13.1, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="949" st_id="215" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_11_req"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="950" st_id="216" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_11_req"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="951" st_id="217" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_11_req"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="952" st_id="218" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_11_req"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="953" st_id="219" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_11_req"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="954" st_id="220" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_11_req"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="955" st_id="221" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="408" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %parameters_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_load_11_req"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="956" st_id="222" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %parameters_addr_5_read_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_5)

]]></node>
<StgValue><ssdm name="parameters_addr_5_read_1"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="957" st_id="223" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_106_1 = fsub float %parameters_addr_5_read_1, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_106_1"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="958" st_id="224" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_106_1 = fsub float %parameters_addr_5_read_1, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_106_1"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="959" st_id="225" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_106_1 = fsub float %parameters_addr_5_read_1, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_106_1"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="960" st_id="226" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_106_1 = fsub float %parameters_addr_5_read_1, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_106_1"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="961" st_id="227" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_106_1 = fsub float %parameters_addr_5_read_1, %alpha_w_load

]]></node>
<StgValue><ssdm name="tmp_106_1"/></StgValue>
</operation>

<operation id="962" st_id="227" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="411" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %parameters_addr_5_req6 = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="parameters_addr_5_req6"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="963" st_id="228" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="412" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
:4  call void @_ssdm_op_Write.m_axi.floatP(float* %parameters_addr_5, float %tmp_106_1, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="964" st_id="229" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_5_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

]]></node>
<StgValue><ssdm name="parameters_addr_5_resp7"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="965" st_id="230" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_5_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

]]></node>
<StgValue><ssdm name="parameters_addr_5_resp7"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="966" st_id="231" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_5_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

]]></node>
<StgValue><ssdm name="parameters_addr_5_resp7"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="967" st_id="232" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_5_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

]]></node>
<StgValue><ssdm name="parameters_addr_5_resp7"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="968" st_id="233" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="413" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:5  %parameters_addr_5_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %parameters_addr_5)

]]></node>
<StgValue><ssdm name="parameters_addr_5_resp7"/></StgValue>
</operation>

<operation id="969" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="414" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge13.1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="970" st_id="234" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.1:0  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_req"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="971" st_id="235" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.1:0  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_req"/></StgValue>
</operation>

<operation id="972" st_id="235" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="294">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.1:2  %sorted_weight_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_1_req"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="973" st_id="236" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.1:0  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_req"/></StgValue>
</operation>

<operation id="974" st_id="236" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="295">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.1:2  %sorted_weight_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_1_req"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="975" st_id="237" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.1:0  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_req"/></StgValue>
</operation>

<operation id="976" st_id="237" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.1:2  %sorted_weight_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_1_req"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="977" st_id="238" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.1:0  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_req"/></StgValue>
</operation>

<operation id="978" st_id="238" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.1:2  %sorted_weight_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_1_req"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="979" st_id="239" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.1:0  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_req"/></StgValue>
</operation>

<operation id="980" st_id="239" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.1:2  %sorted_weight_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_1_req"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="981" st_id="240" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.1:0  %sorted_weight_0_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_0_req"/></StgValue>
</operation>

<operation id="982" st_id="240" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.1:2  %sorted_weight_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_1_req"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="983" st_id="241" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13.1:1  %sorted_weight_0 = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_2)

]]></node>
<StgValue><ssdm name="sorted_weight_0"/></StgValue>
</operation>

<operation id="984" st_id="241" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="418" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge13.1:2  %sorted_weight_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %parameters_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="sorted_weight_1_req"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="985" st_id="242" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge13.1:3  %sorted_weight_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %parameters_addr_5)

]]></node>
<StgValue><ssdm name="sorted_weight_1"/></StgValue>
</operation>

<operation id="986" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge13.1:4  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="987" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="423" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %sorted_F_1 = phi float [ %sorted_F_1_2, %._crit_edge13.1 ], [ %sorted_F_1_41, %branch1 ]

]]></node>
<StgValue><ssdm name="sorted_F_1"/></StgValue>
</operation>

<operation id="988" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="424" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %j5_0_in = phi i32 [ 1, %._crit_edge13.1 ], [ %j5, %branch1 ]

]]></node>
<StgValue><ssdm name="j5_0_in"/></StgValue>
</operation>

<operation id="989" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %j5 = add nsw i32 -1, %j5_0_in

]]></node>
<StgValue><ssdm name="j5"/></StgValue>
</operation>

<operation id="990" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="426" bw="1" op_0_bw="32">
<![CDATA[
:4  %tmp_116 = trunc i32 %j5 to i1

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="991" st_id="243" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="427" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %sorted_F_1_41 = select i1 %tmp_116, float %sorted_F_1, float %sorted_F_0

]]></node>
<StgValue><ssdm name="sorted_F_1_41"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="992" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="428" bw="32" op_0_bw="32">
<![CDATA[
:6  %sorted_F_1_to_int = bitcast float %sorted_F_1_41 to i32

]]></node>
<StgValue><ssdm name="sorted_F_1_to_int"/></StgValue>
</operation>

<operation id="993" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="429" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %sorted_F_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="994" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="430" bw="23" op_0_bw="32">
<![CDATA[
:8  %tmp_117 = trunc i32 %sorted_F_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="995" st_id="244" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="431" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %notlhs8 = icmp ne i8 %tmp_98, -1

]]></node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="996" st_id="244" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="432" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10  %notrhs8 = icmp eq i23 %tmp_117, 0

]]></node>
<StgValue><ssdm name="notrhs8"/></StgValue>
</operation>

<operation id="997" st_id="244" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_102 = or i1 %notrhs8, %notlhs8

]]></node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="998" st_id="244" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %tmp_103 = and i1 %tmp_34, %tmp_102

]]></node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="999" st_id="244" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="435" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_104 = fcmp ogt float %sorted_F_1_2, %sorted_F_1_41

]]></node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1000" st_id="244" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %tmp_105 = and i1 %tmp_103, %tmp_104

]]></node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1001" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="422" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %index_1_1 = phi i32 [ 1, %._crit_edge13.1 ], [ %index_1, %branch1 ]

]]></node>
<StgValue><ssdm name="index_1_1"/></StgValue>
</operation>

<operation id="1002" st_id="245" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="437" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_87 = icmp sgt i32 %j5_0_in, 0

]]></node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="1003" st_id="245" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16  %tmp_88 = and i1 %tmp_105, %tmp_87

]]></node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="1004" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17  br i1 %tmp_88, label %branch1, label %branch4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="441" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch1:0  %tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819) nounwind

]]></node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1006" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
branch1:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 4, i32 2, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1007" st_id="245" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch1:2  %index_1 = select i1 %tmp_116, i32 %index_1_1, i32 0

]]></node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="1008" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
branch1:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp_94) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1009" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_88" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="0" op_0_bw="0">
<![CDATA[
branch1:4  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1010" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="1" op_0_bw="32">
<![CDATA[
branch4:0  %tmp_118 = trunc i32 %j5_0_in to i1

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1011" st_id="245" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch4:1  %sorted_weight_0_2 = select i1 %tmp_118, float %sorted_weight_0, float %sorted_weight_1

]]></node>
<StgValue><ssdm name="sorted_weight_0_2"/></StgValue>
</operation>

<operation id="1012" st_id="245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<node id="449" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
branch4:2  store i1 false, i1* %back_gauss_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1013" st_id="245" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
branch4:3  store i1 false, i1* %back_gauss_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="245" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="306">
<or_exp><and_exp><literal name="tmp_88" val="0"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:4  %B_1 = fadd float %sorted_weight_0_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1015" st_id="246" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:4  %B_1 = fadd float %sorted_weight_0_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>

<operation id="1016" st_id="246" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch4:5  %not_j5_0_in_t = xor i1 %tmp_118, true

]]></node>
<StgValue><ssdm name="not_j5_0_in_t"/></StgValue>
</operation>

<operation id="1017" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="453" bw="18" op_0_bw="18" op_1_bw="17" op_2_bw="1">
<![CDATA[
branch4:6  %tmp_119 = call i18 @_ssdm_op_BitConcatenate.i18.i17.i1(i17 %tmp_37, i1 %not_j5_0_in_t)

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1018" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="454" bw="64" op_0_bw="18">
<![CDATA[
branch4:7  %tmp_120 = zext i18 %tmp_119 to i64

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1019" st_id="246" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="455" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch4:8  %back_gauss_addr_2 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_120

]]></node>
<StgValue><ssdm name="back_gauss_addr_2"/></StgValue>
</operation>

<operation id="1020" st_id="246" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="307">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="456" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
branch4:9  store i1 true, i1* %back_gauss_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1021" st_id="247" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:4  %B_1 = fadd float %sorted_weight_0_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1022" st_id="248" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:4  %B_1 = fadd float %sorted_weight_0_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1023" st_id="249" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:4  %B_1 = fadd float %sorted_weight_0_2, 0.000000e+00

]]></node>
<StgValue><ssdm name="B_1"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1024" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="457" bw="32" op_0_bw="32">
<![CDATA[
branch4:10  %B_1_to_int = bitcast float %B_1 to i32

]]></node>
<StgValue><ssdm name="B_1_to_int"/></StgValue>
</operation>

<operation id="1025" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch4:11  %tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %B_1_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1026" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="23" op_0_bw="32">
<![CDATA[
branch4:12  %tmp_122 = trunc i32 %B_1_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1027" st_id="250" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="460" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch4:13  %notlhs10 = icmp ne i8 %tmp_106, -1

]]></node>
<StgValue><ssdm name="notlhs10"/></StgValue>
</operation>

<operation id="1028" st_id="250" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
branch4:14  %notrhs10 = icmp eq i23 %tmp_122, 0

]]></node>
<StgValue><ssdm name="notrhs10"/></StgValue>
</operation>

<operation id="1029" st_id="250" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch4:15  %tmp_108 = or i1 %notrhs10, %notlhs10

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1030" st_id="250" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch4:16  %tmp_109 = fcmp oge float %B_1, 0x3FE6666660000000

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1031" st_id="250" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch4:17  %tmp_110 = and i1 %tmp_108, %tmp_109

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1032" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch4:18  br i1 %tmp_110, label %.loopexit, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
<literal name="tmp_110" val="0"/>
<literal name="tmp_118" val="0"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="19" op_0_bw="32">
<![CDATA[
:0  %tmp_123 = trunc i32 %index_1_1 to i19

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1034" st_id="250" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
<literal name="tmp_110" val="0"/>
</and_exp></or_exp>
</condition>

<node id="468" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
:1  %tmp_124 = select i1 %tmp_118, i19 1, i19 %tmp_123

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1035" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
<literal name="tmp_110" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:2  %tmp_121 = add i19 %tmp_64_cast1, %tmp_124

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1036" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
<literal name="tmp_110" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="64" op_0_bw="19">
<![CDATA[
:3  %tmp_121_cast = sext i19 %tmp_121 to i64

]]></node>
<StgValue><ssdm name="tmp_121_cast"/></StgValue>
</operation>

<operation id="1037" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
<literal name="tmp_110" val="0"/>
</and_exp></or_exp>
</condition>

<node id="471" bw="18" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %back_gauss_addr_3 = getelementptr [153600 x i1]* @back_gauss, i64 0, i64 %tmp_121_cast

]]></node>
<StgValue><ssdm name="back_gauss_addr_3"/></StgValue>
</operation>

<operation id="1038" st_id="250" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
<literal name="tmp_110" val="0"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="0" op_0_bw="1" op_1_bw="18">
<![CDATA[
:5  store i1 true, i1* %back_gauss_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1039" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
<literal name="tmp_110" val="0"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1040" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="315">
<or_exp><and_exp><literal name="tmp_61" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1041" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="477" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %p_0 = phi i1 [ false, %.loopexit ], [ true, %8 ]

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="1042" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="478" bw="0" op_0_bw="1">
<![CDATA[
:1  ret i1 %p_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
