% STATE OF THE ART REFS

@article{gems,
	author = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K. and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek R. and Krishna, Tushar and Sardashti, Somayeh and Sen, Rathijit and Sewell, Korey and Shoaib, Muhammad and Vaish, Nilay and Hill, Mark D. and Wood, David A.},
	title = {The Gem5 Simulator},
	journal = {SIGARCH Comput. Archit. News},
	issue_date = {May 2011},
	volume = {39},
	number = {2},
	month = aug,
	year = {2011},
	issn = {0163-5964},
	pages = {1--7},
	numpages = {7},
	url = {http://doi.acm.org/10.1145/2024716.2024718},
	doi = {10.1145/2024716.2024718},
	acmid = {2024718},
	publisher = {ACM},
	address = {New York, NY, USA}
} 


@INPROCEEDINGS{smart_1,
  author        = {T. {Krishna} and C. O. {Chen} and W. C. {Kwon} and L. {Peh}},
  booktitle     = {2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA)}, 
  title         = {Breaking the on-chip latency barrier using SMART}, 
  year          = {2013},
  volume        = {},
  number        = {},
  pages         = {378-389},
  doi           = {10.1109/HPCA.2013.6522334}
}

@INPROCEEDINGS{smart_2,
  author={H. {Kwon} and T. {Krishna}},
  booktitle={2017 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)}, 
  title={OpenSMART: Single-cycle multi-hop NoC generator in BSV and Chisel}, 
  year={2017},
  volume={},
  number={},
  pages={195-204},
  doi={10.1109/ISPASS.2017.7975291}
}

@INPROCEEDINGS{mb2020,
    author = {Adrià {Armejac} and Bine {Brank} and Jordi {Cortina} and François {Dolique} and Timothy {Hayes} and Nam {Ho} and Pierre-Axel {Lagadec} and Romain {Lemaire} and Guillem {López-Paradís} and Laurent {Marliac} and Miquel {Moretó} and Pedro {Marcuello} and Dirk {Pleiter} and Xubin {Tan} and Said {Derradji}},
    title ={Mont-Blanc 2020 Towards Scalable and Power Efficient European HPC Processors},
    year={2021},
    volume={},
    number={},
    pages={1-6},
    doi={}
}

@article{synfull,
    author =       {Mario Badr, Natalie D. Enright Jerger},
    title =        {SynFull: Synthetic traffic models capturing cache coherent behaviour},
    journal =      "ISCA",
    volume =       "",
    number =       "",
    pages =        "109-120",
    year =         "2014",
    DOI =          ""
}

@misc{gnocsim,
    author    = {Universitat Politècnica de València},
    title     = {GNOCSIM. A cycle-accurate wormhole-based network simulator},
    note       = {\url{http://www.gap.upv.es/index.php?option=com_content&view=article&id=72&Itemid=108}}
}

@misc{garnet,
    author    = {Synergy Lab},
    title     = {Garnet. {An on-chip Network Model for Diverse Interconnect Systems}},
    note       = {\url{https://synergy.ece.gatech.edu/tools/garnet/}}
}

% HARDWARE PLATFORMS AND TOOLS

@MISC{kcu,
    author = {{Xilinx Kintex-7 FPGA}},
    title  = {KC705 Evaluation Kit},
    note   = {\url{https://www.xilinx.com/products/silicon-devices/fpga/rt-kintex-ultrascale.html}}
}

@MISC{vcu,
    author = {{Xilinx Kirtex Ultrascale FPGA}},
    title  = {VCU118 Evaluation Kit},
    note   = {\url{https://www.xilinx.com/products/boards-and-kits/vcu118.html}}
}

@MISC{vhdl,
    author = {{VHDL}},
    title  = {{VHDL Language}},
    note   = {\url{http://www.eda-twiki.org/cgi-bin/view.cgi/P1076/WebHome}}
 }
 
 @MISC{verilog,
    author = {{Verilog}},
    title  = {{IEEE 1364}},
    note   = {\url{https://en.wikipedia.org/wiki/Verilog}}
 }
 
@ARTICLE{system_verilog,
  author={{System Verilog}},
  journal={IEEE Std 1800-2017 (Revision of IEEE Std 1800-2012)}, 
  title={IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language}, 
  year={2018},
  volume={},
  number={},
  pages={1-1315},
  doi={10.1109/IEEESTD.2018.8299595}
}

@MISC{vivado,
    author = {{Xilinx}},
    title  = {{Vivado}},
    note   = {\url{https://www.xilinx.com/products/design-tools/vivado.html}}
}

@MISC{quartus,
    author = {{Intel}},
    title  = {{Intel Quartus Prime Software Suite website}},
    note   = {\url{https://www.intel.es/content/www/es/es/software/programmable/quartus-prime/overview.html}}
}

@MISC{simulink,
    author = {{MathWorks}},
    title  = {{Intel Quartus Prime Software Suite website}},
    note   = {\url{https://www.intel.es/content/www/es/es/software/programmable/quartus-prime/overview.html}}
}

@MISC{gaisler,
    author = {{Cobham Gaisler}},
    title  = {{Cobham Gaisler website}},
    note   = {\url{https://www.gaisler.com/}}
}
 
@MISC{RISCV,
    author = {{RISC-V International}},
    title  = {{RISC-V International website}},
    note   = {\url{https://riscv.org/}}
 }

@MISC{LEON5,
    author = {{Cobham Gaisler}},
    title  = {{LEON5 processor}},
    note   = {\url{https://www.gaisler.com/index.php/products/processors/leon5}}
 }

@MISC{NOELV,
    title =  {{NOEL-V Processor}},
    author = {{Cobham Gaisler}},
    note   = {\url{https://www.gaisler.com/index.php/products/processors/noel-v}}
}

@MISC{xtratum,
    author = {{fentISS}},
    title  = {{XtratuM Hypervisor}},
    note   = {\url{https://fentiss.com/products/hypervisor/}}
}

@MISC{gitlab,
    author = {{GitLab}},
    title  = {{GitLab project repositories}},
    note   = {\url{https://about.gitlab.com/}}
}

@MISC{questa,
    author = {{Siemens}},
    title  = {{Questa advanced simulator}},
    note   = {\url{https://www.mentor.com/products/fv/questa/}}
}

@MISC{jailhouse,
    author = {{Siemens}},
    title  = {{Jailhouse hypervisor}},
    note   = {\url{https://github.com/siemens/jailhouse}}
}
 
@MISC{selene,
    author = {{SELENE}},
    title  = {{Self-monitored Dependable platform for High-Performance Safety-Critical Systems}},
    note   = {\url{https://www.selene-project.eu/}}
}

@article{ada_derisc,
    author =       {Gomez F. Masmano M. Nicolau V. Andersson J. Le Rhun J. Trilla D. Gallego F. Cabo G. Abella J.},
    title =        {Dependable Real-Time Infrastructure for Safety-Critical Computer Systems},
    journal =      "Ada User Journal",
    volume =       "41",
    number =       "2",
    pages =        "107-112",
    year =         "2020",
    DOI =          ""
}

@MISC{grmon,
    author = {{Cobham Gaisler}},
    title  = {{GRMON3. Hardware debugging tool}},
    note   = {\url{https://www.gaisler.com/index.php/products/debug-tools}}
}

@MISC{toolchain,
    author = {{RISC-V}},
    title  = {{RISC-V GNU toolchain}},
    note   = {\url{https://github.com/riscv/riscv-gnu-toolchain}}
}

@MANUAL{grlib_ip,
  author = {{Cobham Gaisler}},
  title = {GRLIB IP Core Users Manual},
  year = 2020
}

@INPROCEEDINGS{amba_monitor_module,
  title={GRLIB IP Amba Bus Monitor},
  author = {{Cobham Gaisler}},
  year={2020},
  volume={},
  number={},
  pages={108-113}}
  
@INPROCEEDINGS{ahb_trace_buffer,
    title={GRLIB IP AHB Trace Buffer},
    author = {{Cobham Gaisler}},
    year={2020},
    volume={},
    number={},
    pages={94-101}}

 
% SAFE STANDARDS

@MANUAL{ISO26262,
  author = {{International Standards Organization}},
  title = {{ISO/DIS 26262. Road Vehicles -- Functional Safety}},
  year = 2009,
}

@MANUAL{ISOPAS21448,
  author = {{International Standards Organization}},
  title = {{ISO/PAS 21448. Road vehicles — Safety of the intended functionality}},
  year = 2009,
}

@MANUAL{DO254,
  title = {{DO-54} / {ED-12B}, Hardware Considerations in Airborne Systems and Equipment Certification},
  author = {{RTCA and EUROCAE}},
  year = 2000,
}

@MANUAL{DO178B,
  title = {{DO-178B} / {ED-12B}, Software Considerations in Airborne Systems and Equipment Certification},
  author = {{RTCA and EUROCAE}},
  year = 1992,
}

@MANUAL{CAST32A,
  title = {Certification authorities software team. Multicore Processors},
  author = {{CAST}},
  year = 2006,
}

@MANUAL{IEC61508,
  title = {Functional Safety of Electrical/Electronic/Programmable Electronic Safety-related Systems},
  author = {{IEC}},
}

@MANUAL{amba,
  author = {{ARM}},
  title = {{AMBA 2.0 Specification}},
  year = 1999,
}

@article {axi-spec,
	author = {ARM},
	title = {AMBA AXI and ACE Protocol Specification.},
	url={https://static.docs.arm.com/ihi0022/g/IHI0022G_amba_axi_protocol_spec.pdf},
	year={2011}
}




% OTHERS

@inproceedings{enroute,
    author = {Alcon, Miguel and Tabani, Hamid and Abella, Jaume and Kosmidis, Leonidas and Cazorla, Francisco J.},
    title = {En-Route: On Enabling Resource Usage Testing for Autonomous Driving Frameworks},
    year = {2020},
    isbn = {9781450368667},
    publisher = {Association for Computing Machinery},
    url = {https://doi.org/10.1145/3341105.3373938},
    doi = {10.1145/3341105.3373938},
    pages = {1953–1962},
    numpages = {10},
}
 
@INPROCEEDINGS{CCS,
  author={J. {Jalle et al.}},
  booktitle={IEEE Symposium on Industrial Embedded Systems (SIES)},
  title={Contention-aware performance monitoring counter support for real-time {MPSoCs}},
  year={2016},
}

@INPROCEEDINGS{DATE10,
  title={Worst case delay analysis for memory interference in multicore systems},
  year={2010},
  volume={},
  number={},
  pages={741-746},}

@INPROCEEDINGS{wcet,
    author = {Shah, Hardik and Coombes, Andrew and Raabe, Andreas and Huang, Kai and Knoll, Alois},
    title = {Measurement Based WCET Analysis for Multi-Core Architectures},
    year = {2014},
    isbn = {9781450327275},
    publisher = {Association for Computing Machinery},
    address = {New York, NY, USA},
    url = {https://doi.org/10.1145/2659787.2659819},
    doi = {10.1145/2659787.2659819},
    booktitle = {Proceedings of the 22nd International Conference on Real-Time Networks and Systems},
    pages = {257–266},
    numpages = {10},
    location = {Versaille, France},
    series = {RTNS ’14}
}

@INPROCEEDINGS{tacle,
  author = {H. {Falk et al.}},
  title = {{TACLeBench}: A Benchmark Collection to Support Worst-Case Execution
	Time Research},
  booktitle = {WCET Workshop},
  year = {2016},
}