/*

Xilinx Vivado v2018.2 (64-bit) [Major: 2018, Minor: 2]
SW Build: 2258646 on Thu Jun 14 20:02:38 MDT 2018
IP Build: 2256618 on Thu Jun 14 22:10:49 MDT 2018

Process ID: 4328
License: Customer

Current time: 	Fri Apr 22 09:31:52 CEST 2022
Time zone: 	Central European Time (Europe/Paris)

OS: Ubuntu
OS Version: 5.13.0-40-generic
OS Architecture: amd64
Available processors (cores): 12

Display: :0
Screen size: 1920x1080
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 216 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/tps/lnx64/jre
Java executable location: 	/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/tps/lnx64/jre/bin/java
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 2 GB


User name: 	a_dubois
User home directory: /home/a_dubois
User working directory: /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur
User country: 	FR
User language: 	fr
User locale: 	fr_FR

RDI_BASEROOT: /usr/local/insa/Xilinx.VIVADO/Vivado
HDI_APPROOT: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2
RDI_DATADIR: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data
RDI_BINDIR: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin

Vivado preferences file location: /home/a_dubois/.Xilinx/Vivado/2018.2/vivado.xml
Vivado preferences directory: /home/a_dubois/.Xilinx/Vivado/2018.2/
Vivado layouts directory: /home/a_dubois/.Xilinx/Vivado/2018.2/layouts
PlanAhead jar file location: 	/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/lib/classes/planAhead.jar
Vivado log file location: 	/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/vivado.log
Vivado journal file location: 	/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/vivado.jou
Engine tmp dir: 	./.Xil/Vivado-4328-insa-11289

Xilinx Environment Variables
----------------------------
XILINX: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/ids_lite/ISE
XILINXD_LICENSE_FILE: /usr/local/insa/Xilinx.VIVADO/Xilinx.lic
XILINX_DSP: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/ids_lite/ISE
XILINX_PLANAHEAD: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2
XILINX_SDK: /usr/local/insa/Xilinx.VIVADO/SDK/2018.2
XILINX_VIVADO: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2
XILINX_VIVADO_HLS: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2


GUI allocated memory:	184 MB
GUI max memory:		3,052 MB
Engine allocated memory: 968 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// [GUI Memory]: 56 MB (+56101kb) [00:00:05]
// [Engine Memory]: 930 MB (+823552kb) [00:00:05]
selectButton(PAResourceEtoH.GettingStartedView_OPEN_PROJECT, "Open Project"); // x (w, ck)
// Run Command: PAResourceCommand.PACommandNames_OPEN_PROJECT
// HMemoryUtils.trashcanNow. Engine heap size: 969 MB. GUI used memory: 45 MB. Current time: 4/22/22 9:31:54 AM CEST
setFileChooser("/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.xpr");
// bx (ck):  Open Project : addNotify
// Opening Vivado Project: /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.xpr. Version: Vivado v2018.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.xpr} 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: open_project {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.xpr} 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// [GUI Memory]: 60 MB (+1276kb) [00:00:14]
// [Engine Memory]: 981 MB (+5170kb) [00:00:14]
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// [Engine Memory]: 1,060 MB (+31116kb) [00:00:15]
// Project name: microprocesseur; location: /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur; part: xc7a35tcpg236-1
// 'i' command handler elapsed time: 9 seconds
// [GUI Memory]: 71 MB (+8667kb) [00:00:16]
dismissDialog("Open Project"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: update_compile_order -fileset sources_1 
// [GUI Memory]: 76 MB (+1018kb) [00:02:04]
// [GUI Memory]: 80 MB (+93kb) [00:02:19]
// [GUI Memory]: 84 MB (+192kb) [00:02:39]
// [GUI Memory]: 89 MB (+1014kb) [00:02:59]
// Elapsed time: 171 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ALU(Behavioral) (ALU.vhd)]", 1, false); // B (D, ck)
// Elapsed time: 14 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
// [GUI Memory]: 94 MB (+698kb) [00:04:11]
// HMemoryUtils.trashcanNow. Engine heap size: 1,105 MB. GUI used memory: 50 MB. Current time: 4/22/22 9:36:14 AM CEST
// Elapsed time: 206 seconds
selectButton("BACK", "< Back"); // JButton (j, c)
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_OR_CREATE_CONSTRAINT_FILES, "Add or create constraints"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton("BACK", "< Back"); // JButton (j, c)
// Elapsed time: 11 seconds
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
// Elapsed time: 18 seconds
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "VHDL", 3); // cl (Q, F)
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, (String) null); // X (Q, F)
// Elapsed time: 19 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "Banc_Registres"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; Banc_Registres.vhd ; xil_defaultlib ; <Local to Project>", 0, "Banc_Registres.vhd", 2); // bP (O, c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 289 seconds
dismissDialog("Add Sources"); // c (ck)
// Tcl Message: close [ open {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}} 
// I (ck): Define Module: addNotify
setText(PAResourceAtoD.DefineModulesDialog_ENTITY_NAME, "Banc_Registres"); // X (Q, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, " ; in ; false ; 0 ; 0", 0, (String) null, 0); // ab (O, I)
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "A", 0, "Port Name", 0); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "A ; in ; false ; 0 ; 0", 0, "false", 2); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "A ; in ; true ; 0 ; 0", 0, "0", 3); // ab (O, I)
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "3", 0, "MSB", 3); // ab (O, I)
// Elapsed time: 10 seconds
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "B", 1, "Port Name", 0); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "B ; in ; false ; 0 ; 0", 1, "false", 2); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "B ; in ; true ; 0 ; 0", 1, "0", 3); // ab (O, I)
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "3", 1, "MSB", 3); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, " ; in ; false ; 0 ; 0", 2, (String) null, 0); // ab (O, I)
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "W", 2, "Port Name", 0); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "W ; in ; false ; 0 ; 0", 2, "false", 2); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "W ; in ; true ; 0 ; 0", 2, "0", 3); // ab (O, I)
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "3", 2, "MSB", 3); // ab (O, I)
// [GUI Memory]: 113 MB (+15140kb) [00:09:14]
selectButton(RDIResource.AbstractCombinedPanel_ADD_ELEMENT, "Add Definition"); // B (f, I)
selectButton(RDIResource.AbstractCombinedPanel_ADD_ELEMENT, "Add Definition"); // B (f, I)
selectButton(RDIResource.AbstractCombinedPanel_ADD_ELEMENT, "Add Definition"); // B (f, I)
selectButton(RDIResource.AbstractCombinedPanel_ADD_ELEMENT, "Add Definition"); // B (f, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, " ; in ; false ; 0 ; 0", 3, (String) null, 0); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, " ; in ; false ; 0 ; 0", 3, (String) null, 0); // ab (O, I)
// [GUI Memory]: 133 MB (+14806kb) [00:09:24]
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "Write", 3, "Port Name", 0); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, " ; in ; false ; 0 ; 0", 4, (String) null, 0); // ab (O, I)
// [GUI Memory]: 146 MB (+6958kb) [00:09:34]
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "DATA", 4, "Port Name", 0); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "DATA ; in ; false ; 0 ; 0", 4, "false", 2); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "DATA ; in ; true ; 0 ; 0", 4, "0", 3); // ab (O, I)
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "7", 4, "MSB", 3); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, " ; in ; false ; 0 ; 0", 5, (String) null, 0); // ab (O, I)
// [GUI Memory]: 165 MB (+12238kb) [00:09:39]
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "DATA", 4, "Port Name", 0); // ab (O, I)
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "RST", 5, "Port Name", 0); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, " ; in ; false ; 0 ; 0", 6, (String) null, 0); // ab (O, I)
// [Engine Memory]: 1,231 MB (+123894kb) [00:09:44]
// HMemoryUtils.trashcanNow. Engine heap size: 1,236 MB. GUI used memory: 128 MB. Current time: 4/22/22 9:41:29 AM CEST
selectButton(RDIResource.AbstractCombinedPanel_ADD_ELEMENT, "Add Definition"); // B (f, I)
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "CLK", 6, "Port Name", 0); // ab (O, I)
selectButton(RDIResource.AbstractCombinedPanel_ADD_ELEMENT, "Add Definition"); // B (f, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, " ; in ; false ; 0 ; 0", 7, (String) null, 0); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, " ; in ; false ; 0 ; 0", 7, "in", 1); // ab (O, I)
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "out", 7, "Direction", 1); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, " ; in ; false ; 0 ; 0", 8, "in", 1); // ab (O, I)
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "out", 8, "Direction", 1); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, " ; out ; false ; 0 ; 0", 7, (String) null, 0); // ab (O, I)
// [GUI Memory]: 175 MB (+792kb) [00:09:54]
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "QA", 7, "Port Name", 0); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, " ; out ; false ; 0 ; 0", 8, (String) null, 0); // ab (O, I)
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "QB", 8, "Port Name", 0); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "QA ; out ; false ; 0 ; 0", 7, "false", 2); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "QA ; out ; true ; 0 ; 0", 7, "0", 3); // ab (O, I)
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "7", 7, "MSB", 3); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "QB ; out ; false ; 0 ; 0", 8, "0", 3); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "QB ; out ; false ; 0 ; 0", 8, "false", 2); // ab (O, I)
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "QB ; out ; true ; 0 ; 0", 8, "0", 3); // ab (O, I)
// [GUI Memory]: 197 MB (+14116kb) [00:10:09]
editTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, "7", 8, "MSB", 3); // ab (O, I)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// TclEventType: FILE_SET_CHANGE
dismissDialog("Define Module"); // I (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 2, false); // B (D, ck)
// [GUI Memory]: 207 MB (+130kb) [00:10:19]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 2, false, false, false, false, false, true); // B (D, ck) - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 1,264 MB. GUI used memory: 205 MB. Current time: 4/22/22 9:42:04 AM CEST
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ALU(Behavioral) (ALU.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ALU(Behavioral) (ALU.vhd)]", 1, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("ALU.vhd", 6, 147); // ce (w, ck)
selectCodeEditor("ALU.vhd", 299, 192); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
selectCodeEditor("Banc_Registres.vhd", 55, 413); // ce (w, ck)
// [Engine Memory]: 1,293 MB (+2kb) [00:10:52]
// Elapsed time: 72 seconds
selectCodeEditor("Banc_Registres.vhd", 421, 427); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 124, 456); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 95, 439); // ce (w, ck)
// Elapsed time: 40 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
// Elapsed time: 19 seconds
selectCodeEditor("Banc_Registres.vhd", 338, 383); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 295, 429); // ce (w, ck)
// [GUI Memory]: 218 MB (+812kb) [00:13:30]
// Elapsed time: 118 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
selectCodeEditor("Banc_Registres.vhd", 150, 347); // ce (w, ck)
// Elapsed time: 17 seconds
selectCodeEditor("Banc_Registres.vhd", 60, 402); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
// Elapsed time: 16 seconds
selectCodeEditor("Banc_Registres.vhd", 281, 441); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 289, 446); // ce (w, ck)
// Elapsed time: 14 seconds
selectCodeEditor("Banc_Registres.vhd", 63, 321); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 47, 362); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 43, 377); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 42, 366); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 165, 368); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 64, 366); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 157, 442); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 273, 450); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 282, 437); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 413, 439); // ce (w, ck)
// Elapsed time: 26 seconds
selectCodeEditor("Banc_Registres.vhd", 180, 440); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 187, 443); // ce (w, ck)
// [GUI Memory]: 230 MB (+1329kb) [00:17:40]
// Elapsed time: 98 seconds
selectCodeEditor("Banc_Registres.vhd", 323, 438); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 61, 321); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 178, 333); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 181, 328); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 104, 367); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 315, 444); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 325, 448); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 218, 435); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 225, 441); // ce (w, ck)
// Elapsed time: 24 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
// Elapsed time: 37 seconds
selectCodeEditor("Banc_Registres.vhd", 386, 442); // ce (w, ck)
// Elapsed time: 24 seconds
selectCodeEditor("Banc_Registres.vhd", 33, 258); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 395, 261); // ce (w, ck)
// Elapsed time: 31 seconds
selectCodeEditor("Banc_Registres.vhd", 380, 406); // ce (w, ck)
// Elapsed time: 19 seconds
selectCodeEditor("Banc_Registres.vhd", 161, 428); // ce (w, ck)
// Elapsed time: 30 seconds
selectCodeEditor("Banc_Registres.vhd", 201, 292); // ce (w, ck)
// Elapsed time: 41 seconds
selectCodeEditor("Banc_Registres.vhd", 391, 262); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 343, 284); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 253, 303); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 246, 334); // ce (w, ck)
// Elapsed time: 15 seconds
selectCodeEditor("Banc_Registres.vhd", 89, 349); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 88, 460); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 93, 460); // ce (w, ck)
// Elapsed time: 25 seconds
selectCodeEditor("Banc_Registres.vhd", 1, 292); // ce (w, ck)
typeControlKey((HResource) null, "Banc_Registres.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 339, 302); // ce (w, ck)
typeControlKey((HResource) null, "Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 83, 305); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 341, 364); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 92, 475); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 219, 474); // ce (w, ck)
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
selectCodeEditor("Banc_Registres.vhd", 91, 471); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 126, 473); // ce (w, ck)
// Elapsed time: 12 seconds
selectCodeEditor("Banc_Registres.vhd", 186, 481); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 55, 470); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 86, 473); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 55, 489); // ce (w, ck)
// Elapsed time: 47 seconds
selectCodeEditor("Banc_Registres.vhd", 413, 387); // ce (w, ck)
// Elapsed time: 46 seconds
selectCodeEditor("Banc_Registres.vhd", 109, 383); // ce (w, ck)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
// Elapsed time: 18 seconds
selectCodeEditor("Banc_Registres.vhd", 29, 307); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 113, 301); // ce (w, ck)
// Elapsed time: 30 seconds
selectCodeEditor("Banc_Registres.vhd", 133, 414); // ce (w, ck)
// Elapsed time: 42 seconds
selectCodeEditor("Banc_Registres.vhd", 86, 400); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 267, 404); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 82, 395); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 117, 379); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 95, 384); // ce (w, ck)
// Elapsed time: 18 seconds
selectCodeEditor("Banc_Registres.vhd", 361, 402); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 209, 381); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 98, 378); // ce (w, ck)
// Elapsed time: 17 seconds
selectCodeEditor("Banc_Registres.vhd", 190, 398); // ce (w, ck)
// Elapsed time: 14 seconds
selectCodeEditor("Banc_Registres.vhd", 205, 409); // ce (w, ck)
// Elapsed time: 13 seconds
selectCodeEditor("Banc_Registres.vhd", 62, 437); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 76, 426); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 356, 338); // ce (w, ck)
// Elapsed time: 23 seconds
selectCodeEditor("Banc_Registres.vhd", 120, 347); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.vhd", 2); // k (j, ck)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
// Elapsed time: 32 seconds
selectCodeEditor("Banc_Registres.vhd", 198, 363); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 147, 362); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 78, 353); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 81, 354); // ce (w, ck)
// Elapsed time: 122 seconds
selectCodeEditor("Banc_Registres.vhd", 317, 353); // ce (w, ck)
// Elapsed time: 42 seconds
selectCodeEditor("Banc_Registres.vhd", 199, 383); // ce (w, ck)
// Elapsed time: 36 seconds
selectCodeEditor("Banc_Registres.vhd", 82, 379); // ce (w, ck)
typeControlKey((HResource) null, "Banc_Registres.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 141, 445); // ce (w, ck)
typeControlKey((HResource) null, "Banc_Registres.vhd", 'v'); // ce (w, ck)
// Elapsed time: 75 seconds
selectCodeEditor("Banc_Registres.vhd", 337, 254); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 330, 246); // ce (w, ck)
typeControlKey((HResource) null, "Banc_Registres.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 26, 263); // ce (w, ck)
typeControlKey((HResource) null, "Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 82, 266); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 347, 417); // ce (w, ck)
// Elapsed time: 21 seconds
selectCodeEditor("Banc_Registres.vhd", 50, 246); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 144, 240); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 186, 412); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 174, 429); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 81, 423); // ce (w, ck)
// Elapsed time: 20 seconds
selectCodeEditor("Banc_Registres.vhd", 235, 429); // ce (w, ck)
// Elapsed time: 23 seconds
selectCodeEditor("Banc_Registres.vhd", 110, 445); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 219, 424); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 100, 398); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 83, 337); // ce (w, ck)
// Elapsed time: 11 seconds
selectCodeEditor("Banc_Registres.vhd", 168, 440); // ce (w, ck)
// Elapsed time: 20 seconds
selectCodeEditor("Banc_Registres.vhd", 280, 294); // ce (w, ck)
// Elapsed time: 65 seconds
selectCodeEditor("Banc_Registres.vhd", 94, 292); // ce (w, ck)
// Elapsed time: 12 seconds
selectCodeEditor("Banc_Registres.vhd", 263, 275); // ce (w, ck)
// Elapsed time: 25 seconds
selectCodeEditor("Banc_Registres.vhd", 223, 278); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 223, 276); // ce (w, ck)
// Elapsed time: 12 seconds
selectCodeEditor("Banc_Registres.vhd", 134, 70); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 200, 255); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 168, 274); // ce (w, ck)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
// HMemoryUtils.trashcanNow. Engine heap size: 1,300 MB. GUI used memory: 62 MB. Current time: 4/22/22 10:12:04 AM CEST
// Elapsed time: 43 seconds
selectCodeEditor("Banc_Registres.vhd", 118, 294); // ce (w, ck)
// Elapsed time: 26 seconds
selectCodeEditor("Banc_Registres.vhd", 147, 325); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 136, 386); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 337, 120); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,316 MB. GUI used memory: 51 MB. Current time: 4/22/22 10:13:09 AM CEST
// Elapsed time: 13 seconds
selectCodeEditor("Banc_Registres.vhd", 41, 400); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 46, 418); // ce (w, ck)
// Elapsed time: 65 seconds
selectCodeEditor("Banc_Registres.vhd", 152, 291); // ce (w, ck)
// Elapsed time: 59 seconds
selectCodeEditor("Banc_Registres.vhd", 89, 291); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 363, 337); // ce (w, ck)
// Elapsed time: 10 seconds
selectCodeEditor("Banc_Registres.vhd", 132, 308); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 357, 327); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 88, 236); // ce (w, ck)
typeControlKey((HResource) null, "Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 127, 259); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 127, 259, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Banc_Registres.vhd", 127, 259); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 186, 304); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 133, 312); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 346, 342); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.vhd", 2); // k (j, ck)
selectCodeEditor("ALU.vhd", 324, 119, false, false, true, false, false); // ce (w, ck) - Alt Key
selectCodeEditor("ALU.vhd", 207, 370); // ce (w, ck)
typeControlKey((HResource) null, "ALU.vhd", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
selectCodeEditor("Banc_Registres.vhd", 208, 332); // ce (w, ck)
typeControlKey((HResource) null, "Banc_Registres.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.vhd", 2); // k (j, ck)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
selectCodeEditor("Banc_Registres.vhd", 55, 355); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 345, 359); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 1,349 MB. GUI used memory: 51 MB. Current time: 4/22/22 10:16:49 AM CEST
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.vhd", 2); // k (j, ck)
selectCodeEditor("ALU.vhd", 362, 302); // ce (w, ck)
typeControlKey(null, null, 'z');
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 1,366 MB (+8426kb) [00:45:14]
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("Banc_Registres.vhd", 135, 414); // ce (w, ck)
// Elapsed time: 15 seconds
selectCodeEditor("Banc_Registres.vhd", 75, 368); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 158, 363); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 244, 372); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 208, 376); // ce (w, ck)
typeControlKey((HResource) null, "Banc_Registres.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 115, 389); // ce (w, ck)
typeControlKey((HResource) null, "Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 170, 381); // ce (w, ck)
// Elapsed time: 21 seconds
selectCodeEditor("Banc_Registres.vhd", 221, 391); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,382 MB. GUI used memory: 51 MB. Current time: 4/22/22 10:17:59 AM CEST
// Elapsed time: 10 seconds
selectCodeEditor("Banc_Registres.vhd", 177, 168); // ce (w, ck)
// Elapsed time: 23 seconds
selectCodeEditor("Banc_Registres.vhd", 233, 188); // ce (w, ck)
// Elapsed time: 19 seconds
selectCodeEditor("Banc_Registres.vhd", 211, 363); // ce (w, ck)
typeControlKey(null, null, 'z');
// Elapsed time: 11 seconds
selectCodeEditor("Banc_Registres.vhd", 210, 348); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 22 seconds
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("Banc_Registres.vhd", 229, 360); // ce (w, ck)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey((HResource) null, "Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 66, 381); // ce (w, ck)
// Elapsed time: 14 seconds
selectCodeEditor("Banc_Registres.vhd", 109, 338); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 200, 366); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,415 MB. GUI used memory: 51 MB. Current time: 4/22/22 10:19:59 AM CEST
// Elapsed time: 36 seconds
selectCodeEditor("Banc_Registres.vhd", 277, 306); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 277, 306, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Banc_Registres.vhd", 531, 412); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 100, 298); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 177, 341); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 65, 294); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 165, 314); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 407, 281); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("Banc_Registres.vhd", 100, 382); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 112, 294); // ce (w, ck)
typeControlKey((HResource) null, "Banc_Registres.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 105, 386); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 105, 386, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 105, 406); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 105, 406, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Banc_Registres.vhd", 113, 397); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 113, 397, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 247, 399); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 305, 397); // ce (w, ck)
// Elapsed time: 31 seconds
selectCodeEditor("Banc_Registres.vhd", 25, 202); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 108, 351); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.vhd", 2); // k (j, ck)
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 1,447 MB (+13408kb) [00:50:30]
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,447 MB. GUI used memory: 51 MB. Current time: 4/22/22 10:22:19 AM CEST
// Elapsed time: 29 seconds
selectCodeEditor("Banc_Registres.vhd", 237, 380); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 319, 124); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 67, 356); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 283, 409); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 407, 166); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ALU.vhd", 2); // k (j, ck)
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
selectCodeEditor("Banc_Registres.vhd", 113, 381); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 18 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 4); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 5); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 6); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 6); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 4, true); // B (D, ck) - Node
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
dismissFileChooser();
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,468 MB. GUI used memory: 53 MB. Current time: 4/22/22 10:24:24 AM CEST
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "VHDL", 3); // cl (Q, F)
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "Test_Banc_Registre"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; Test_Banc_Registre.vhd ; xil_defaultlib ; <Local to Project>", 0, "Test_Banc_Registre.vhd", 2); // bP (O, c)
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; Test_Banc_Registre.vhd ; xil_defaultlib ; <Local to Project>", 0, "Test_Banc_Registre.vhd", 2, false, false, false, false, true); // bP (O, c) - Double Click
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; Test_Banc_Registre.vhd ; xil_defaultlib ; <Local to Project>", 0, "Test_Banc_Registre.vhd", 2, false, false, false, true, false); // bP (O, c) - Popup Trigger
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; Test_Banc_Registre.vhd ; xil_defaultlib ; <Local to Project>", 0, "Test_Banc_Registre.vhd", 2, false, false, false, true, false); // bP (O, c) - Popup Trigger
selectMenuItem(PAResourceQtoS.SrcChooserPanel_CHANGE_SOURCE_PROPERTIES, "Change Source Properties..."); // ad (aj, c)
// bg (c): Configure Sources: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (bg)
dismissDialog("Configure Sources"); // bg (c)
selectButton(RDIResource.AbstractCombinedPanel_REMOVE_SELECTED_ELEMENTS, "Remove"); // B (f, c)
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "VHDL", 3); // cl (Q, F)
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "Test_Banc_Registres"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 45 seconds
dismissDialog("Add Sources"); // c (ck)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// Tcl Message: close [ open {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd}} 
// I (ck): Define Module: addNotify
// Elapsed time: 11 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceAtoD.DefineModulesDialog_YOU_HAVE_MADE_CHANGES_TO_MODULE_Yes", "Yes"); // JButton (A, H)
dismissDialog("Define Module"); // I (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false); // B (D, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 8, false); // B (D, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 6); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 6); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 5); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 5); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 8, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 8, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 6, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 8, false); // B (D, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
selectCodeEditor("Banc_Registres.vhd", 253, 148); // ce (w, ck)
typeControlKey((HResource) null, "Banc_Registres.vhd", 'c'); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 8, false); // B (D, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
// 'c' command handler elapsed time: 4 seconds
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}}] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}} 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,503 MB. GUI used memory: 52 MB. Current time: 4/22/22 10:25:59 AM CEST
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
// Elapsed time: 14 seconds
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "VHDL", 3); // cl (Q, F)
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "Banc_Registres"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
// HOptionPane Warning: ''Banc_Registres.vhd' already exists. Please enter another name. (Create Source File)'
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (F)
dismissDialog("Create Source File"); // F (c)
// 'h' command handler elapsed time: 31 seconds
dismissDialog("Add Sources"); // c (ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 2); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 2); // B (D, ck)
// Run Command: RDIResourceCommand.RDICommands_RESET_LAYOUT
// Run Command: RDIResourceCommand.RDICommands_RESET_LAYOUT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 2); // k (j, ck)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, false); // B (D, ck)
// Elapsed time: 11 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, (String) null); // X (Q, F)
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "VHDL", 3); // cl (Q, F)
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "Banc_Registres"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
// HOptionPane Warning: ''Banc_Registres.vhd' already exists. Please enter another name. (Create Source File)'
selectButton("PAResourceAtoD.CreateSrcFileDialog_FILE_WITH_SPECIFIED_NAME_ALREADY_OK", "OK"); // JButton (A, H)
dismissDialog("Create Source File"); // F (c)
// Elapsed time: 21 seconds
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "VHDL", 3); // cl (Q, F)
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "Banc_Registres"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 48 seconds
dismissDialog("Add Sources"); // c (ck)
// Tcl Message: close [ open {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}} 
// I (ck): Define Module: addNotify
selectTable(PAResourceAtoD.DefineModulesDialog_DEFINE_MODULES_AND_SPECIFY_IO_PORTS, " ; in ; false ; 0 ; 0", 0, (String) null, 0); // ab (O, I)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// TclEventType: FILE_SET_CHANGE
dismissDialog("Define Module"); // I (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 1,520 MB (+1259kb) [00:56:12]
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 2, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 2, false, false, false, false, false, true); // B (D, ck) - Double Click
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,536 MB. GUI used memory: 56 MB. Current time: 4/22/22 10:28:04 AM CEST
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_ALU.vhd", 2); // k (j, ck)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 9, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 9, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("Test_Banc_Registres.vhd", 370, 395); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 138, 383); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 118, 391); // ce (w, ck)
// Elapsed time: 29 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 3); // k (j, ck)
selectCodeEditor("Banc_Registres.vhd", 27, 156); // ce (w, ck)
typeControlKey((HResource) null, "Banc_Registres.vhd", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 4); // k (j, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 80, 409); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 28, 397); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 175, 392); // ce (w, ck)
// Elapsed time: 64 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 312, 412); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 327, 419); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 55, 422); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 54, 442); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 339, 452); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 330, 441); // ce (w, ck)
// Elapsed time: 25 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 100, 414); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 123, 467); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 256, 472); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 340, 471); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 348, 480); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 347, 473); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 100, 469); // ce (w, ck)
// Elapsed time: 11 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 354, 454); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 199, 443); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 264, 462); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 243, 471); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 66, 474); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 66, 474, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Test_Banc_Registres.vhd", 65, 491); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 65, 491, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Test_Banc_Registres.vhd", 272, 354); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 250, 367); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_ALU.vhd", 2); // k (j, ck)
selectCodeEditor("Test_ALU.vhd", 51, 268); // ce (w, ck)
selectCodeEditor("Test_ALU.vhd", 51, 268, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Test_ALU.vhd", 65, 297); // ce (w, ck)
selectCodeEditor("Test_ALU.vhd", 47, 397); // ce (w, ck)
typeControlKey((HResource) null, "Test_ALU.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Test_ALU.vhd", 339, 196); // ce (w, ck)
selectCodeEditor("Test_ALU.vhd", 3, 264); // ce (w, ck)
typeControlKey((HResource) null, "Test_ALU.vhd", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 4); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_ALU.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 4); // k (j, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 14, 450); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 78, 356); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 78, 356, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Test_Banc_Registres.vhd", 87, 348); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 87, 348, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 11 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 84, 353); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 129, 349); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 114, 432); // ce (w, ck)
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 3); // k (j, ck)
selectCodeEditor("Banc_Registres.vhd", 243, 195); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 4); // k (j, ck)
// Elapsed time: 64 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 144, 305); // ce (w, ck)
// Elapsed time: 53 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 124, 329); // ce (w, ck)
// Elapsed time: 13 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 96, 145); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 96, 145, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Test_Banc_Registres.vhd", 129, 294); // ce (w, ck)
// Elapsed time: 33 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 143, 310); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 183, 356); // ce (w, ck)
// Run Command: RDIResourceCommand.RDICommands_UNSELECT_ALL
// Elapsed time: 25 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 153, 464); // ce (w, ck)
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_ALU.vhd", 2); // k (j, ck)
selectCodeEditor("Test_ALU.vhd", 257, 331); // ce (w, ck)
selectCodeEditor("Test_ALU.vhd", 269, 430); // ce (w, ck)
selectCodeEditor("Test_ALU.vhd", 327, 417); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 4); // k (j, ck)
// Elapsed time: 69 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 225, 474); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 161, 486); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 220, 474); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 54, 281); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 168, 365); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 228, 290); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 83, 273); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 78, 263); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 4, 278); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 1, 261); // ce (w, ck)
// Elapsed time: 15 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 83, 415); // ce (w, ck)
// Elapsed time: 107 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 4); // k (j, ck)
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_ALU.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 4); // k (j, ck)
// Elapsed time: 31 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 3); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_ALU.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 4); // k (j, ck)
// Elapsed time: 20 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 62, 441); // ce (w, ck)
// Elapsed time: 68 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 59, 447); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 65, 441); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 238, 441); // ce (w, ck)
// Elapsed time: 40 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 98, 151); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 68, 180); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 119, 162); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 195, 159); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 69, 443); // ce (w, ck)
// Elapsed time: 15 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 38, 446); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 270, 446); // ce (w, ck)
// Elapsed time: 43 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 50, 187); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 84, 192); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 46, 237); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 41, 397); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 4, 382); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 184, 385); // ce (w, ck)
// Elapsed time: 46 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 269, 380); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,558 MB. GUI used memory: 56 MB. Current time: 4/22/22 10:46:19 AM CEST
selectCodeEditor("Test_Banc_Registres.vhd", 191, 366); // ce (w, ck)
// Elapsed time: 33 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 220, 369); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 179, 397); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 34 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 320, 375); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 326, 371); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 298, 378); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// HMemoryUtils.trashcanNow. Engine heap size: 1,583 MB. GUI used memory: 55 MB. Current time: 4/22/22 10:48:54 AM CEST
// Elapsed time: 71 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 8, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_ALU' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// Tcl Message: xvhdl --incr --relax -prj Test_ALU_vhdl.prj 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity ALU 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// Tcl Message: Built simulation snapshot Test_ALU_behav 
// TclEventType: LAUNCH_SIM
// TclEventType: LOAD_FEATURE
// Tcl Message:  ****** Webtalk v2018.2 (64-bit)   **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018   **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018     ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.  source /home/a_dubois/Bureau/4 -notrace couldn't read file "/home/a_dubois/Bureau/4": no such file or directory INFO: [Common 17-206] Exiting Webtalk at Fri Apr 22 10:49:09 2022... 
// Tcl Message: run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 6554.633 ; gain = 0.000 ; free physical = 57841 ; free virtual = 70322 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "Test_ALU_behav -key {Behavioral:sim_1:Functional:Test_ALU} -tclbatch {Test_ALU.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.2 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// [Engine Memory]: 1,626 MB (+31117kb) [01:17:27]
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 1,629 MB. GUI used memory: 84 MB. Current time: 4/22/22 10:49:12 AM CEST
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source Test_ALU.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_ALU_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 6615.441 ; gain = 60.809 ; free physical = 57763 ; free virtual = 70281 
// 'd' command handler elapsed time: 12 seconds
// Elapsed time: 12 seconds
dismissDialog("Run Simulation"); // e (ck)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,630 MB. GUI used memory: 81 MB. Current time: 4/22/22 10:49:17 AM CEST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,630 MB. GUI used memory: 65 MB. Current time: 4/22/22 10:49:17 AM CEST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,630 MB. GUI used memory: 66 MB. Current time: 4/22/22 10:49:17 AM CEST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,630 MB. GUI used memory: 66 MB. Current time: 4/22/22 10:49:17 AM CEST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,630 MB. GUI used memory: 66 MB. Current time: 4/22/22 10:49:17 AM CEST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,630 MB. GUI used memory: 66 MB. Current time: 4/22/22 10:49:17 AM CEST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,630 MB. GUI used memory: 66 MB. Current time: 4/22/22 10:49:17 AM CEST
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,630 MB. GUI used memory: 62 MB. Current time: 4/22/22 10:49:17 AM CEST
// TclEventType: WAVEFORM_CLOSE_WCFG
// Elapsed time: 15 seconds
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "Untitled 1"); // w
selectTab((HResource) null, (HResource) null, "Sources", 1); // aE (Q, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 8, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 8, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
// Elapsed time: 30 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 8, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 8, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top Test_Banc_Registres [get_filesets sim_1] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top_lib xil_defaultlib [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6); // B (D, ck)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 7); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity Banc_Registres INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 5 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,650 MB. GUI used memory: 62 MB. Current time: 4/22/22 10:50:34 AM CEST
// Elapsed time: 13 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
// Elapsed time: 34 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 10 seconds
// Elapsed time: 10 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
// Elapsed time: 56 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 140, 285); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 88, 68); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 88, 68, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Test_Banc_Registres.vhd", 112, 178); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 2, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 2, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top Banc_Registres [current_fileset] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_ALU.vhd", 2); // k (j, ck)
// HMemoryUtils.trashcanNow. Engine heap size: 1,674 MB. GUI used memory: 61 MB. Current time: 4/22/22 10:53:04 AM CEST
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (f)
dismissDialog("Launch Runs"); // f (ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 8 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 1); // k (j, ck)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 7, true); // B (D, ck) - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
// Elapsed time: 14 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 74, 66); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 170, 196); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 71, 237); // ce (w, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 8); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 5 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectCodeEditor(RDIResource.TclConsoleView_TCL_CONSOLE_CODE_EDITOR, 244, 308); // dn (ae, ck)
// Elapsed time: 18 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 75, 134); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
// Elapsed time: 31 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 69, 195); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 93, 237); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 81, 113); // ce (w, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectCodeEditor("Test_Banc_Registres.vhd", 36, 146); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd), Label_uut : ALU(Behavioral) (ALU.vhd)]", 8, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd), Label_uut : ALU(Behavioral) (ALU.vhd)]", 8, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 7, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 7, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectCodeEditor("Test_ALU.vhd", 66, 213); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 7, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top Test_ALU [get_filesets sim_1] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top_lib xil_defaultlib [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: SIMULATION_CLOSE_SIMULATION
// e (ck):  Run Simulation : addNotify
selectButton("PAResourceQtoS.SimulationRun_SIMULATION_ALREADY_RUNNING_DO_YOU_Yes", "Yes"); // JButton (A, G)
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_ALU' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvhdl --incr --relax -prj Test_ALU_vhdl.prj 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: Vivado Simulator 2018.2 Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved. Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 85d1cba964a84c62bf386e640c18275c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Test_ALU_behav xil_defaultlib.Test_ALU -log elaborate.log  Using 8 slave threads. Starting static elaboration Completed static elaboration INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "Test_ALU_behav -key {Behavioral:sim_1:Functional:Test_ALU} -tclbatch {Test_ALU.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.2 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 1,706 MB. GUI used memory: 64 MB. Current time: 4/22/22 10:57:13 AM CEST
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps 
// Tcl Message: source Test_ALU.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_ALU_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// 'd' command handler elapsed time: 7 seconds
dismissDialog("Run Simulation"); // e (ck)
// TclEventType: WAVEFORM_CLOSE_WCFG
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "Untitled 2"); // w
selectTab((HResource) null, (HResource) null, "Sources", 1); // aE (Q, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top Test_Banc_Registres [get_filesets sim_1] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top_lib xil_defaultlib [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// [Engine Memory]: 1,715 MB (+7790kb) [01:25:42]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
// TclEventType: DG_GRAPH_GENERATED
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
// Elapsed time: 22 seconds
selectCodeEditor("Banc_Registres.vhd", 135, 261); // ce (w, ck)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Elapsed time: 17 seconds
selectButton(RDIResource.TclConsoleView_CLEAR_ALL_OUTPUT_IN_TCL_CONSOLE, "Tcl Console_remove"); // B (f, ck)
selectButton("RDIResource.TclConsoleView_OK_TO_CLEAR_ALL_OUTPUT_FROM_TCL_CONSOLE_Yes", "Yes"); // JButton (A, G)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 4 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
// Elapsed time: 29 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 78, 113); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 8, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 8, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_ALU.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_ALU.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_ALU.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_ALU.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (ck):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (ck)
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs synth_1 -jobs 6 
// TclEventType: RUN_MODIFY
// Tcl Message: [Fri Apr 22 11:01:10 2022] Launched synth_1... Run output will be captured here: /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 4 seconds
dismissDialog("Starting Design Runs"); // bx (ck)
selectButton(RDIResource.TclConsoleView_CLEAR_ALL_OUTPUT_IN_TCL_CONSOLE, "Tcl Console_remove"); // B (f, ck)
selectButton("RDIResource.TclConsoleView_OK_TO_CLEAR_ALL_OUTPUT_FROM_TCL_CONSOLE_Yes", "Yes"); // JButton (A, G)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bx (ck):  Resetting Runs : addNotify
selectButton("PAResourceQtoS.RunRun_TASK_ALREADY_RUNNING_WOULD_YOU_LIKE_OK", "OK"); // JButton (A, G)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (ck):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (ck)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 -jobs 6 
// Tcl Message: [Fri Apr 22 11:01:24 2022] Launched synth_1... Run output will be captured here: /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bx (ck)
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false, false, false, false, false, true); // B (D, ck) - Double Click
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 369ms to process. Increasing delay to 2000 ms.
// ah (ck): Synthesis Completed: addNotify
// Elapsed time: 14 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Synthesis Completed"); // ah (ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 4 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectCodeEditor("Banc_Registres.vhd", 84, 16); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 84, 16, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Banc_Registres.vhd", 86, 10); // ce (w, ck)
selectCodeEditor("Banc_Registres.vhd", 86, 10, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "Banc_Registres.vhd", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 113, 149); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 113, 149, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 120, 126); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 120, 126, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 1,732 MB. GUI used memory: 63 MB. Current time: 4/22/22 11:02:59 AM CEST
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 4 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (a)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // a (ck)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1]", 5); // ah (O, ck)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Simulation, sim_1, [VRFC 10-718] formal port <A> does not exist in entity <Banc_Registres>.  Please compare the definition of block <Banc_Registres> to its component declaration and its instantion to detect the mismatch. [/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd:41]. ]", 6, true); // ah (O, ck) - Node
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_ALU.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 47, 187); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 16, 42, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ad (aj, Popup.HeavyWeightWindow)
selectCodeEditor("Test_Banc_Registres.vhd", 71, 93); // ce (w, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// aj (ck): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (aj)
// bx (ck):  Save Constraints : addNotify
dismissDialog("Save Project"); // aj (ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// e (ck):  Run Simulation : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message:  ****** Webtalk v2018.2 (64-bit)   **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018   **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018     ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.  source /home/a_dubois/Bureau/4 -notrace couldn't read file "/home/a_dubois/Bureau/4": no such file or directory INFO: [Common 17-206] Exiting Webtalk at Fri Apr 22 11:04:23 2022... 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "Test_Banc_Registres_behav -key {Behavioral:sim_1:Functional:Test_Banc_Registres} -tclbatch {Test_Banc_Registres.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.2 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 1,773 MB. GUI used memory: 70 MB. Current time: 4/22/22 11:04:25 AM CEST
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: Time resolution is 1 ps 
// Tcl Message: source Test_Banc_Registres.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_Banc_Registres_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// 'd' command handler elapsed time: 8 seconds
dismissDialog("Run Simulation"); // e (ck)
// TclEventType: WAVEFORM_CLOSE_WCFG
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "Untitled 3"); // w
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Banc_Registres.vhd", 0); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 109, 145); // ce (w, ck)
// Elapsed time: 23 seconds
typeControlKey(null, null, 'z');
selectCodeEditor("Test_Banc_Registres.vhd", 131, 399); // ce (w, ck)
typeControlKey(null, null, 'z');
selectCodeEditor("Test_Banc_Registres.vhd", 94, 380); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 97, 486, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ad (aj, Popup.HeavyWeightWindow)
selectCodeEditor("Test_Banc_Registres.vhd", 129, 431); // ce (w, ck)
// Elapsed time: 24 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 105, 507); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 24, 399); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 32, 397); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 36, 444, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ad (aj, Popup.HeavyWeightWindow)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("Test_Banc_Registres.vhd", 211, 320); // ce (w, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: SIMULATION_CLOSE_SIMULATION
// e (ck):  Run Simulation : addNotify
selectButton("PAResourceQtoS.SimulationRun_SIMULATION_ALREADY_RUNNING_DO_YOU_Yes", "Yes"); // JButton (A, G)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/xvhdl.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/xvhdl.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 6 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
closeFrame(PAResourceOtoP.PAViews_MESSAGES, "Messages"); // aw (aE, ck)
// Elapsed time: 23 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 44, 161); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 103, 145); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 73, 40, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ad (aj, Popup.HeavyWeightWindow)
selectCodeEditor("Test_Banc_Registres.vhd", 104, 114); // ce (w, ck)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Elapsed time: 78 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_ALU.vhd", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Test_Banc_Registres.vhd", 1); // k (j, ck)
// Elapsed time: 17 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 57, 449); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 60, 262); // ce (w, ck)
// Elapsed time: 70 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 154, 321); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("Test_Banc_Registres.vhd", 64, 484); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 19, 338, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ad (aj, Popup.HeavyWeightWindow)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
// TclEventType: DG_GRAPH_GENERATED
selectButton(RDIResource.TclConsoleView_CLEAR_ALL_OUTPUT_IN_TCL_CONSOLE, "Tcl Console_remove"); // B (f, ck)
selectButton("RDIResource.TclConsoleView_OK_TO_CLEAR_ALL_OUTPUT_FROM_TCL_CONSOLE_Yes", "Yes"); // JButton (A, G)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 6 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenuItem(PAResourceCommand.PACommandNames_ADD_SOURCES, "Add Sources..."); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, "Add or create simulation sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "VHDL", 3); // cl (Q, F)
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "xxx"); // X (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; xxx.vhd ; xil_defaultlib ; <Local to Project>", 0, "xxx.vhd", 2); // bP (O, c)
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; xxx.vhd ; xil_defaultlib ; <Local to Project>", 0, "<Local to Project>", 4, false, false, false, true, false); // bP (O, c) - Popup Trigger
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; xxx.vhd ; xil_defaultlib ; <Local to Project>", 0, "<Local to Project>", 4, false, false, false, true, false); // bP (O, c) - Popup Trigger
selectMenu(PAResourceQtoS.SrcChooserPanel_ADD_OR_CREATE_SOURCE_FILE, "Add"); // aa (aj, c)
selectMenu(PAResourceQtoS.SrcChooserPanel_ADD_OR_CREATE_SOURCE_FILE, "Add"); // aa (aj, c)
selectCheckBox(PAResourceQtoS.SrcChooserPanel_INCLUDE_ALL_DESIGN_SOURCES_FOR_SIMULATION, "Include all design sources for simulation", false); // g (bm, c): FALSE
selectButton("BACK", "< Back"); // JButton (j, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
selectComboBox(PAResourceQtoS.SrcChooserPanel_ADD_FILES_BELOW_TO_THIS_SIMULATION_SET, "Create Simulation Set...", 1); // bG (bm, c)
setText("PAResourceQtoS.SrcChooserPanel_ENTER_SIMULATION_SET_NAME", "sim_2"); // BasicOptionPaneUI.MultiplexingTextField (A, H)
selectButton("PAResourceQtoS.SrcChooserPanel_ENTER_SIMULATION_SET_NAME_Cancel", "Cancel"); // JButton (A, H)
// Elapsed time: 10 seconds
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; xxx.vhd ; xil_defaultlib ; <Local to Project>", 0, "xil_defaultlib", 3); // bP (O, c)
editTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "xil_defaultlib", 0, "Library", 3); // bP (O, c)
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; xxx.vhd ; xil_defaultlib ; <Local to Project>", 0, "<Local to Project>", 4); // bP (O, c)
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; xxx.vhd ; xil_defaultlib ; <Local to Project>", 0, "<Local to Project>", 4, false, false, false, true, false); // bP (O, c) - Popup Trigger
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 1 ; xxx.vhd ; xil_defaultlib ; <Local to Project>", 0, "<Local to Project>", 4, false, false, false, true, false); // bP (O, c) - Popup Trigger
selectMenu(PAResourceQtoS.SrcChooserPanel_ADD_OR_CREATE_SOURCE_FILE, "Add"); // aa (aj, c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 51 seconds
dismissDialog("Add Sources"); // c (ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET {} [get_filesets sim_1] 
// Tcl Message: close [ open {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd} w ] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd}} 
// I (ck): Define Module: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (I)
selectButton("PAResourceAtoD.DefineModulesDialog_YOU_HAVE_MADE_CHANGES_TO_MODULE_Yes", "Yes"); // JButton (A, H)
dismissDialog("Define Module"); // I (ck)
selectCodeEditor("Test_Banc_Registres.vhd", 118, 136); // ce (w, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("Test_Banc_Registres.vhd", 36, 340); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 36, 340, false, false, false, false, true); // ce (w, ck) - Double Click
// TclEventType: DG_GRAPH_GENERATED
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 9, 151); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 12, 178); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 33, 292); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 58, 299); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 80, 487); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 53, 495); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 19, 309, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ad (aj, Popup.HeavyWeightWindow)
selectCodeEditor("Test_Banc_Registres.vhd", 163, 329); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
// TclEventType: DG_GRAPH_GENERATED
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 3 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
selectCodeEditor("Test_Banc_Registres.vhd", 81, 312); // ce (w, ck)
typeControlKey(null, null, 'z');
selectCodeEditor("Test_Banc_Registres.vhd", 68, 313); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 23, 312); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 73, 453, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ad (aj, Popup.HeavyWeightWindow)
selectCodeEditor("Test_Banc_Registres.vhd", 54, 372); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 9, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false); // B (D, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 128, 269); // ce (w, ck)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false, false, false, false, false, true); // B (D, ck) - Double Click
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 8, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 8, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 3 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files]", 6); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files, xxx.vhd]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files, xxx.vhd]", 7, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectCheckBox(PAResourceQtoS.RemoveSourcesDialog_ALSO_DELETE, "Also delete the project local file/directory from disk", true); // g (Q, aE): TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: export_ip_user_files -of_objects  [get_files {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd}}] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  -fileset sim_1 {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd}} 
// Tcl Message: file delete -force {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd} 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files]", 6, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files]", 6, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files, xxx.vhd]", 7, false); // B (D, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Non-module Files, xxx.vhd]", 7, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
// TclEventType: DG_GRAPH_GENERATED
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ad (aj, ck)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (ck): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (ck)
// Tcl Message: remove_files  -fileset sim_1 {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/xxx.vhd}} 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6, true); // B (D, ck) - Node
selectCodeEditor("Test_Banc_Registres.vhd", 126, 22); // ce (w, ck)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // V (q, ck)
dismissMenu(PAResourceItoN.MainMenuMgr_TOOLS, "Tools"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // V (q, ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // V (q, ck)
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck)
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// A (ck): Close Project: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: SIMULATION_CLOSE_SIMULATION
// bx (ck):  Close Project : addNotify
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // A (ck)
// HMemoryUtils.trashcanNow. Engine heap size: 1,299 MB. GUI used memory: 63 MB. Current time: 4/22/22 11:12:44 AM CEST
// Tcl Message: close_project 
dismissDialog("Close Project"); // bx (ck)
selectList(PAResourceQtoS.SyntheticaGettingStartedView_RECENT_PROJECTS, "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.xpr", 0); // q (O, ck)
// bx (ck):  Open Project : addNotify
// Opening Vivado Project: /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.xpr. Version: Vivado v2018.2 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: open_project {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.xpr} 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// Project name: microprocesseur; location: /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur; part: xc7a35tcpg236-1
dismissDialog("Open Project"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 0, true); // B (D, ck) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 0); // B (D, ck)
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 5); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 6); // B (D, ck)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7); // B (D, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 242, 159); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'c'); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 80 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 31, 36); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 31, 36, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("Test_Banc_Registres.vhd", 43, 35); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 43, 35, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("Test_Banc_Registres.vhd", 43, 33, true, false, false, false, false); // ce (w, ck) - Shift Key
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 15 seconds
selectCodeEditor("Test_Banc_Registres.vhd", 170, 39); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 38, 24); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 38, 24, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'c'); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 30, 38); // ce (w, ck)
typeControlKey((HResource) null, "Test_Banc_Registres.vhd", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("Test_Banc_Registres.vhd", 255, 50); // ce (w, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 258, 36); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_SIMULATION, "Simulation", false); // g (Q, ck): FALSE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property used_in_simulation false [get_files  {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}}] 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7); // B (D, ck)
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_SIMULATION, "Simulation", true); // g (Q, ck): TRUE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property used_in_simulation true [get_files  {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd}}] 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 9); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd), Label_uut : xil_defaultlib.ALU]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 9, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 9, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd), Label_uut : xil_defaultlib.ALU]", 10, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 9, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 9, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 5 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OPEN_MESSAGES_VIEW, "Open Messages View"); // a (a)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // a (ck)
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aE (Q, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ALU(Behavioral) (ALU.vhd)]", 2, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ALU(Behavioral) (ALU.vhd)]", 2, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ALU(Behavioral) (ALU.vhd)]", 2, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ALU(Behavioral) (ALU.vhd)]", 2, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenuItem(PAResourceQtoS.SrcMenu_REFRESH_HIERARCHY, "Refresh Hierarchy"); // ad (aj, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false); // B (D, ck)
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false); // B (D, ck)
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_SYNTHESIS, "Synthesis", false); // g (Q, ck): FALSE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property used_in_synthesis false [get_files  {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd}}] 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_ALU(Behavioral) (Test_ALU.vhd)]", 8, true); // B (D, ck) - Node
selectCheckBox(PAResourceQtoS.SrcFilePropPanels_SYNTHESIS, "Synthesis", false); // g (Q, ck): FALSE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: set_property used_in_synthesis false [get_files  {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_ALU.vhd}}] 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false); // B (D, ck)
selectButton(RDIResource.PropertiesView_PREVIOUS_OBJECT, "Properties_backward"); // B (f, ck)
selectButton(RDIResource.PropertiesView_NEXT_OBJECT, "Properties_forward"); // B (f, ck)
selectButton(RDIResource.PropertiesView_PREVIOUS_OBJECT, "Properties_backward"); // B (f, ck)
selectButton(RDIResource.PropertiesView_NEXT_OBJECT, "Properties_forward"); // B (f, ck)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // i (c, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
// Elapsed time: 23 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ALU(Behavioral) (ALU.vhd)]", 2, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, ALU(Behavioral) (ALU.vhd)]", 2, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd), Label_uut : xil_defaultlib.Banc_Registres]", 8, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 5, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 1, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectCodeEditor("Test_Banc_Registres.vhd", 438, 152); // ce (w, ck)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // V (q, ck)
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // aa (ck)
selectMenuItem(PAResourceCommand.PACommandNames_NEW_PROJECT, "New..."); // ad (ck)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // V (q, ck)
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
// f (ck): New Project: addNotify
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // q (ak, f)
selectButton(RDIResource.HFolderChooserHelpers_UP_ONE_LEVEL, (String) null); // a (c, JDialog)
// Elapsed time: 26 seconds
setFolderChooser("/home/a_dubois/Bureau/4 I/Systeme info/vhdl");
selectCheckBox(PAResourceOtoP.ProjectNameChooser_CREATE_PROJECT_SUBDIRECTORY, "Create project subdirectory", false); // g (Q, f): FALSE
selectCheckBox(PAResourceOtoP.ProjectNameChooser_CREATE_PROJECT_SUBDIRECTORY, "Create project subdirectory", true); // g (Q, f): TRUE
selectCheckBox(PAResourceOtoP.ProjectNameChooser_CREATE_PROJECT_SUBDIRECTORY, "Create project subdirectory", false); // g (Q, f): FALSE
// Elapsed time: 14 seconds
setText(PAResourceOtoP.ProjectNameChooser_PROJECT_NAME, "Projet_sys_info"); // X (Q, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// Elapsed time: 20 seconds
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
// Elapsed time: 32 seconds
setFileChooser("/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/ALU.vhd");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
setFileChooser("/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
setFileChooser("/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_ALU.vhd");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, f)
setFileChooser("/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd");
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("BACK", "< Back"); // JButton (j, f)
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 3 ; Test_ALU.vhd ; xil_defaultlib ; Synthesis & Simulation ; /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new", 2, "Test_ALU.vhd", 2); // bP (O, f)
selectButton(RDIResource.AbstractCombinedPanel_REMOVE_SELECTED_ELEMENTS, "Remove"); // B (f)
selectTable(PAResourceQtoS.SrcChooserTable_SRC_CHOOSER_TABLE, "VSourceFile ; 3 ; Test_Banc_Registres.vhd ; xil_defaultlib ; Synthesis & Simulation ; /home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new", 2, "3", 1); // bP (O, f)
selectButton(RDIResource.AbstractCombinedPanel_REMOVE_SELECTED_ELEMENTS, "Remove"); // B (f)
selectButton("NEXT", "Next >"); // JButton (j, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// Elapsed time: 14 seconds
selectTab(PAResourceOtoP.PartChooser_TABBED_PANE, (HResource) null, "Boards", 1); // i (T, f)
setText("PAResourceAtoD.BoardChooser_BOARD_TABLE_SEARCH_FIELD", (String) null); // OverlayTextField (G, f)
selectComboBox(PAResourceAtoD.BoardChooser_VENDOR, "xilinx.com", 3); // c (C, f)
// Elapsed time: 36 seconds
selectComboBox(PAResourceAtoD.BoardChooser_VENDOR, "digilentinc.com", 1); // c (C, f)
selectTable(PAResourceAtoD.BoardChooser_BOARD_TABLE, "Basys3 ; Basys3 ; digilentinc.com ; 1.1 ; xc7a35tcpg236-1 ; 236 ; C.0 ; 106 ; 20800 ; 41600 ; 50 ; 0 ; 90 ; 2 ; 2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 5 ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 0, "Basys3", 0); // d (O, f)
selectTable(PAResourceAtoD.BoardChooser_BOARD_TABLE, "Basys3 ; Basys3 ; digilentinc.com ; 1.1 ; xc7a35tcpg236-1 ; 236 ; C.0 ; 106 ; 20800 ; 41600 ; 50 ; 0 ; 90 ; 2 ; 2 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 5 ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 0, "Basys3", 0); // d (O, f)
selectButton("NEXT", "Next >"); // JButton (j, f)
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,306 MB. GUI used memory: 73 MB. Current time: 4/22/22 11:22:06 AM CEST
// bx (f):  Create Project : addNotify
// Elapsed time: 13 seconds
selectButton("PAResourceItoN.NewProjectWizard_WOULD_YOU_LIKE_TO_CLOSE_CURRENTLY_Yes", "Yes"); // JButton (A, H)
// Tcl Message: close_project 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: create_project Projet_sys_info {/home/a_dubois/Bureau/4 I/Systeme info/vhdl} -part xc7a35tcpg236-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'. 
// TclEventType: PROJECT_NEW
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: BOARD_MODIFIED
// Tcl Message: set_property board_part digilentinc.com:basys3:part0:1.1 [current_project] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd} {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/ALU.vhd}} 
selectButton("FINISH", "Finish"); // JButton (j, f)
// 'g' command handler elapsed time: 237 seconds
dismissDialog("Create Project"); // bx (f)
dismissDialog("New Project"); // f (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 4); // B (D, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 5); // B (D, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ALU(Behavioral) (ALU.vhd)]", 6, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, ALU(Behavioral) (ALU.vhd)]", 6, false, false, false, false, false, true); // B (D, ck) - Double Click
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
setFileChooser("/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_ALU.vhd");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 21 seconds
dismissDialog("Add Sources"); // c (ck)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 -norecurse {{/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_ALU.vhd} {/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd}} 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 2, false); // B (D, ck)
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Banc_Registres(Behavioral) (Banc_Registres.vhd)]", 2, false, false, false, false, true, false); // B (D, ck) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top Banc_Registres [current_fileset] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 7, true, false, false, false, true, false); // B (D, ck) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // aa (aj, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top Test_Banc_Registres [get_filesets sim_1] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top_lib xil_defaultlib [get_filesets sim_1] 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Tcl Message: update_compile_order -fileset sim_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Test_Banc_Registres(Behavioral) (Test_Banc_Registres.vhd)]", 6); // B (D, ck)
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (O, ck)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (ck):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/a_dubois/Bureau/4 I/Systeme info/vhdl/Projet_sys_info.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-54] Inspecting design source files for 'Test_Banc_Registres' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/a_dubois/Bureau/4 I/Systeme info/vhdl/Projet_sys_info.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: xvhdl --incr --relax -prj Test_Banc_Registres_vhdl.prj INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sources_1/new/Banc_Registres.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity Banc_Registres INFO: [VRFC 10-163] Analyzing VHDL file "/home/a_dubois/Bureau/4 I/Sys_info/microprocesseur/microprocesseur.srcs/sim_1/new/Test_Banc_Registres.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity Test_Banc_Registres 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/a_dubois/Bureau/4 I/Systeme info/vhdl/Projet_sys_info.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds INFO: [USF-XSim-99] Step results log file:'/home/a_dubois/Bureau/4 I/Systeme info/vhdl/Projet_sys_info.sim/sim_1/behav/xsim/elaborate.log' 
// Tcl Message: ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/a_dubois/Bureau/4 I/Systeme info/vhdl/Projet_sys_info.sim/sim_1/behav/xsim/elaborate.log' file for more information. ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation. 
// Tcl Message: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  
// HOptionPane Error: 'ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.  (Run Simulation)'
// 'd' command handler elapsed time: 8 seconds
selectButton("RDIResource.ProgressDialog_ERROR_ENCOUNTERED_PLEASE_SEE_TCL_OK", "OK"); // JButton (A, G)
// a (ck): Critical Messages: addNotify
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (a)
dismissDialog("Critical Messages"); // a (ck)
