
line_follow_path_plan.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000001e  00800100  0000145a  000014ee  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000145a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000024  0080011e  0080011e  0000150c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000150c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000153c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000090  00000000  00000000  0000157c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002730  00000000  00000000  0000160c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000007ab  00000000  00000000  00003d3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000011f7  00000000  00000000  000044e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000134  00000000  00000000  000056e0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000557  00000000  00000000  00005814  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001d95  00000000  00000000  00005d6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000080  00000000  00000000  00007b00  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	ea e5       	ldi	r30, 0x5A	; 90
      7c:	f4 e1       	ldi	r31, 0x14	; 20
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	ae 31       	cpi	r26, 0x1E	; 30
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	21 e0       	ldi	r18, 0x01	; 1
      8c:	ae e1       	ldi	r26, 0x1E	; 30
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a2 34       	cpi	r26, 0x42	; 66
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 ce 08 	call	0x119c	; 0x119c <main>
      9e:	0c 94 2b 0a 	jmp	0x1456	; 0x1456 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <wl_sensors_port_config>:
 * Example Call: set_duty_cycle();
 */
void set_duty_cycle(unsigned char left_motor_pwm, unsigned char right_motor_pwm)
{
	OCR2B_reg = left_motor_pwm;
	OCR0B_reg = right_motor_pwm;
      a6:	84 b1       	in	r24, 0x04	; 4
      a8:	87 7e       	andi	r24, 0xE7	; 231
      aa:	84 b9       	out	0x04, r24	; 4
      ac:	38 98       	cbi	0x07, 0	; 7
      ae:	85 b1       	in	r24, 0x05	; 5
      b0:	88 61       	ori	r24, 0x18	; 24
      b2:	85 b9       	out	0x05, r24	; 5
      b4:	40 9a       	sbi	0x08, 0	; 8
      b6:	08 95       	ret

000000b8 <motors_pin_config>:
      b8:	8a b1       	in	r24, 0x0a	; 10
      ba:	84 6d       	ori	r24, 0xD4	; 212
      bc:	8a b9       	out	0x0a, r24	; 10
      be:	8b b1       	in	r24, 0x0b	; 11
      c0:	8b 72       	andi	r24, 0x2B	; 43
      c2:	8b b9       	out	0x0b, r24	; 11
      c4:	08 95       	ret

000000c6 <pwm_pin_config>:
      c6:	8a b1       	in	r24, 0x0a	; 10
      c8:	88 62       	ori	r24, 0x28	; 40
      ca:	8a b9       	out	0x0a, r24	; 10
      cc:	8b b1       	in	r24, 0x0b	; 11
      ce:	88 62       	ori	r24, 0x28	; 40
      d0:	8b b9       	out	0x0b, r24	; 11
      d2:	08 95       	ret

000000d4 <timer_pwm_init>:
      d4:	84 b5       	in	r24, 0x24	; 36
      d6:	81 62       	ori	r24, 0x21	; 33
      d8:	84 bd       	out	0x24, r24	; 36
      da:	84 b5       	in	r24, 0x24	; 36
      dc:	8d 7e       	andi	r24, 0xED	; 237
      de:	84 bd       	out	0x24, r24	; 36
      e0:	e0 eb       	ldi	r30, 0xB0	; 176
      e2:	f0 e0       	ldi	r31, 0x00	; 0
      e4:	80 81       	ld	r24, Z
      e6:	81 62       	ori	r24, 0x21	; 33
      e8:	80 83       	st	Z, r24
      ea:	80 81       	ld	r24, Z
      ec:	8d 7e       	andi	r24, 0xED	; 237
      ee:	80 83       	st	Z, r24
      f0:	85 b5       	in	r24, 0x25	; 37
      f2:	83 60       	ori	r24, 0x03	; 3
      f4:	85 bd       	out	0x25, r24	; 37
      f6:	85 b5       	in	r24, 0x25	; 37
      f8:	83 7f       	andi	r24, 0xF3	; 243
      fa:	85 bd       	out	0x25, r24	; 37
      fc:	e1 eb       	ldi	r30, 0xB1	; 177
      fe:	f0 e0       	ldi	r31, 0x00	; 0
     100:	80 81       	ld	r24, Z
     102:	84 60       	ori	r24, 0x04	; 4
     104:	80 83       	st	Z, r24
     106:	80 81       	ld	r24, Z
     108:	84 7f       	andi	r24, 0xF4	; 244
     10a:	80 83       	st	Z, r24
     10c:	18 bc       	out	0x28, r1	; 40
     10e:	10 92 b4 00 	sts	0x00B4, r1	; 0x8000b4 <__DATA_REGION_ORIGIN__+0x54>
     112:	08 95       	ret

00000114 <right>:
 */
void right(void) 
{
	
	//To set RB and LF and reset RF and LB
	motors_dir_port_reg |= ((1<<motors_RB_pin) | (1<<motors_LF_pin)) ;	
     114:	8b b1       	in	r24, 0x0b	; 11
     116:	84 68       	ori	r24, 0x84	; 132
     118:	8b b9       	out	0x0b, r24	; 11
	motors_dir_port_reg &= ~((1<<motors_RF_pin) | (1<<motors_LB_pin)) ;
     11a:	8b b1       	in	r24, 0x0b	; 11
     11c:	8f 7a       	andi	r24, 0xAF	; 175
     11e:	8b b9       	out	0x0b, r24	; 11
     120:	08 95       	ret

00000122 <left>:
 */
void left(void) 
{

	//To set RF and LB and reset RB and LF
	motors_dir_port_reg |= ((1<<motors_RF_pin) | (1<<motors_LB_pin)) ;	
     122:	8b b1       	in	r24, 0x0b	; 11
     124:	80 65       	ori	r24, 0x50	; 80
     126:	8b b9       	out	0x0b, r24	; 11
	motors_dir_port_reg &= ~((1<<motors_RB_pin) | (1<<motors_LF_pin)) ;
     128:	8b b1       	in	r24, 0x0b	; 11
     12a:	8b 77       	andi	r24, 0x7B	; 123
     12c:	8b b9       	out	0x0b, r24	; 11
     12e:	08 95       	ret

00000130 <stop>:
 */
void stop(void) 
{
	
	//To reset RF, LB, RB and LF	
	motors_dir_port_reg &= ~((1<<motors_RB_pin) | (1<<motors_LF_pin) | (1<<motors_RF_pin) | (1<<motors_LB_pin)) ;
     130:	8b b1       	in	r24, 0x0b	; 11
     132:	8b 72       	andi	r24, 0x2B	; 43
     134:	8b b9       	out	0x0b, r24	; 11
     136:	08 95       	ret

00000138 <forward>:
 */
void forward()
{
	
	//To set RF and LF and reset RB and LB
	motors_dir_port_reg |= ((1<<motors_RF_pin) | (1<<motors_LF_pin)) ;
     138:	8b b1       	in	r24, 0x0b	; 11
     13a:	84 64       	ori	r24, 0x44	; 68
     13c:	8b b9       	out	0x0b, r24	; 11
	motors_dir_port_reg &= ~((1<<motors_RB_pin) | (1<<motors_LB_pin)) ;
     13e:	8b b1       	in	r24, 0x0b	; 11
     140:	8f 76       	andi	r24, 0x6F	; 111
     142:	8b b9       	out	0x0b, r24	; 11
     144:	08 95       	ret

00000146 <read_wl_sensors>:
void read_wl_sensors()
{
	
	// To update the left_sensor, center_sensor and right_sensor variables
	// by reading the corresponding sensor pin from PIN register
	left_sensor = wl_l_c_sensors_pin_reg;
     146:	23 b1       	in	r18, 0x03	; 3
     148:	20 93 41 01 	sts	0x0141, r18	; 0x800141 <left_sensor>
	center_sensor = wl_l_c_sensors_pin_reg;
     14c:	93 b1       	in	r25, 0x03	; 3
     14e:	90 93 40 01 	sts	0x0140, r25	; 0x800140 <center_sensor>
	right_sensor = wl_r_sensors_pin_reg;
     152:	86 b1       	in	r24, 0x06	; 6
     154:	80 93 3f 01 	sts	0x013F, r24	; 0x80013f <right_sensor>
	
	// To update the boolean type left_status, center_status and right_status variables based on
	// the data of left_sensor, center_sensor and right_sensor variables to either true (T) or false (F)
	// true (T) = if the sensor is on black line
	// false (F) = if the sensor is on white surface
	if((left_sensor & (1 << left_wl_sensor_pin)) == 0x08)
     158:	23 ff       	sbrs	r18, 3
     15a:	04 c0       	rjmp	.+8      	; 0x164 <read_wl_sensors+0x1e>
		left_status = true;
     15c:	21 e0       	ldi	r18, 0x01	; 1
     15e:	20 93 3e 01 	sts	0x013E, r18	; 0x80013e <left_status>
     162:	02 c0       	rjmp	.+4      	; 0x168 <read_wl_sensors+0x22>
	else
		left_status = false;
     164:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <left_status>
	
	if((center_sensor & (1 << center_wl_sensor_pin)) == 0x10)
     168:	94 ff       	sbrs	r25, 4
     16a:	04 c0       	rjmp	.+8      	; 0x174 <read_wl_sensors+0x2e>
		center_status = true;
     16c:	91 e0       	ldi	r25, 0x01	; 1
     16e:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <center_status>
     172:	02 c0       	rjmp	.+4      	; 0x178 <read_wl_sensors+0x32>
	else
		center_status = false;
     174:	10 92 3d 01 	sts	0x013D, r1	; 0x80013d <center_status>
	
	if((right_sensor & (1 << right_wl_sensor_pin)) == 0x01)
     178:	80 ff       	sbrs	r24, 0
     17a:	04 c0       	rjmp	.+8      	; 0x184 <read_wl_sensors+0x3e>
		right_status = true;
     17c:	81 e0       	ldi	r24, 0x01	; 1
     17e:	80 93 3c 01 	sts	0x013C, r24	; 0x80013c <right_status>
     182:	08 95       	ret
	else
		right_status = false;
     184:	10 92 3c 01 	sts	0x013C, r1	; 0x80013c <right_status>
     188:	08 95       	ret

0000018a <check_point>:
 * Logic: This function looks for check points, when all the sensors are true or on black surface, is counted as a check point
 * Example Call: check_point();
 */
bool check_point()
{
	if((left_status == true) && (center_status == true) && (right_status == true))
     18a:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <left_status>
     18e:	88 23       	and	r24, r24
     190:	d9 f0       	breq	.+54     	; 0x1c8 <check_point+0x3e>
     192:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <center_status>
     196:	88 23       	and	r24, r24
     198:	b9 f0       	breq	.+46     	; 0x1c8 <check_point+0x3e>
     19a:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     19e:	88 23       	and	r24, r24
     1a0:	99 f0       	breq	.+38     	; 0x1c8 <check_point+0x3e>
	{
		if((i == 6) && (row == 6))
     1a2:	20 91 20 01 	lds	r18, 0x0120	; 0x800120 <i>
     1a6:	30 91 21 01 	lds	r19, 0x0121	; 0x800121 <i+0x1>
     1aa:	26 30       	cpi	r18, 0x06	; 6
     1ac:	31 05       	cpc	r19, r1
     1ae:	61 f4       	brne	.+24     	; 0x1c8 <check_point+0x3e>
     1b0:	20 91 22 01 	lds	r18, 0x0122	; 0x800122 <row>
     1b4:	30 91 23 01 	lds	r19, 0x0123	; 0x800123 <row+0x1>
     1b8:	26 30       	cpi	r18, 0x06	; 6
     1ba:	31 05       	cpc	r19, r1
     1bc:	29 f4       	brne	.+10     	; 0x1c8 <check_point+0x3e>
		{
			stop();
     1be:	0e 94 98 00 	call	0x130	; 0x130 <stop>
			flag = false;
     1c2:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <flag>
			return false;
     1c6:	80 e0       	ldi	r24, 0x00	; 0
		}
		return true;
	}
	else
		return false;
}
     1c8:	08 95       	ret

000001ca <on_track>:
 * Output: None
 * Logic:  Function to keep the robot on track
 * Example Call: on_track();
 */
void on_track() 
{
     1ca:	cf 93       	push	r28
						forward();
						_delay_ms(10);
						stop();
					}
					else if((left_status == true) && (center_status == false) && (right_status == true))
						last = true;
     1cc:	c1 e0       	ldi	r28, 0x01	; 1
 * Logic:  Function to keep the robot on track
 * Example Call: on_track();
 */
void on_track() 
{
		while(!((left_status == false) && (center_status == true) && (right_status == false)))
     1ce:	b1 c3       	rjmp	.+1890   	; 0x932 <__stack+0x33>
		{
			if(row == 1)
     1d0:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <row>
     1d4:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <row+0x1>
     1d8:	81 30       	cpi	r24, 0x01	; 1
     1da:	91 05       	cpc	r25, r1
     1dc:	09 f0       	breq	.+2      	; 0x1e0 <on_track+0x16>
     1de:	91 c0       	rjmp	.+290    	; 0x302 <on_track+0x138>
			{
				read_wl_sensors();
     1e0:	0e 94 a3 00 	call	0x146	; 0x146 <read_wl_sensors>
				if((left_status == true) && (center_status == false) && (right_status == false))
     1e4:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <left_status>
     1e8:	88 23       	and	r24, r24
     1ea:	71 f1       	breq	.+92     	; 0x248 <on_track+0x7e>
     1ec:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <center_status>
     1f0:	81 11       	cpse	r24, r1
     1f2:	af c3       	rjmp	.+1886   	; 0x952 <__stack+0x53>
     1f4:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <right_status>
     1f8:	91 11       	cpse	r25, r1
     1fa:	b0 c3       	rjmp	.+1888   	; 0x95c <__stack+0x5d>
				{
					left();
     1fc:	0e 94 91 00 	call	0x122	; 0x122 <left>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     200:	8f e4       	ldi	r24, 0x4F	; 79
     202:	94 e1       	ldi	r25, 0x14	; 20
     204:	01 97       	sbiw	r24, 0x01	; 1
     206:	f1 f7       	brne	.-4      	; 0x204 <on_track+0x3a>
     208:	00 c0       	rjmp	.+0      	; 0x20a <on_track+0x40>
     20a:	00 00       	nop
					_delay_ms(1.3);
					forward();
     20c:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     210:	8f e1       	ldi	r24, 0x1F	; 31
     212:	93 e0       	ldi	r25, 0x03	; 3
     214:	01 97       	sbiw	r24, 0x01	; 1
     216:	f1 f7       	brne	.-4      	; 0x214 <on_track+0x4a>
     218:	00 c0       	rjmp	.+0      	; 0x21a <on_track+0x50>
     21a:	00 00       	nop
					_delay_ms(0.2);
					stop();
     21c:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     220:	88 c3       	rjmp	.+1808   	; 0x932 <__stack+0x33>
				}
				else if((left_status == true) && (center_status == true) && (right_status == false))
				{
					left();
     222:	0e 94 91 00 	call	0x122	; 0x122 <left>
     226:	8f ea       	ldi	r24, 0xAF	; 175
     228:	94 e0       	ldi	r25, 0x04	; 4
     22a:	01 97       	sbiw	r24, 0x01	; 1
     22c:	f1 f7       	brne	.-4      	; 0x22a <on_track+0x60>
     22e:	00 c0       	rjmp	.+0      	; 0x230 <on_track+0x66>
     230:	00 00       	nop
					_delay_ms(0.3);
					forward();
     232:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     236:	8f ea       	ldi	r24, 0xAF	; 175
     238:	94 e0       	ldi	r25, 0x04	; 4
     23a:	01 97       	sbiw	r24, 0x01	; 1
     23c:	f1 f7       	brne	.-4      	; 0x23a <on_track+0x70>
     23e:	00 c0       	rjmp	.+0      	; 0x240 <on_track+0x76>
     240:	00 00       	nop
					_delay_ms(0.3);
					stop();
     242:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     246:	75 c3       	rjmp	.+1770   	; 0x932 <__stack+0x33>
				}
				else if((left_status == false) && (center_status == false) && (right_status == true))
     248:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <center_status>
     24c:	81 11       	cpse	r24, r1
     24e:	89 c3       	rjmp	.+1810   	; 0x962 <__stack+0x63>
     250:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <right_status>
     254:	99 23       	and	r25, r25
     256:	09 f4       	brne	.+2      	; 0x25a <on_track+0x90>
     258:	89 c3       	rjmp	.+1810   	; 0x96c <__stack+0x6d>
				{
					right();
     25a:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     25e:	8f eb       	ldi	r24, 0xBF	; 191
     260:	92 e1       	ldi	r25, 0x12	; 18
     262:	01 97       	sbiw	r24, 0x01	; 1
     264:	f1 f7       	brne	.-4      	; 0x262 <on_track+0x98>
     266:	00 c0       	rjmp	.+0      	; 0x268 <on_track+0x9e>
     268:	00 00       	nop
					_delay_ms(1.2);
					forward();
     26a:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     26e:	8f ea       	ldi	r24, 0xAF	; 175
     270:	94 e0       	ldi	r25, 0x04	; 4
     272:	01 97       	sbiw	r24, 0x01	; 1
     274:	f1 f7       	brne	.-4      	; 0x272 <on_track+0xa8>
     276:	00 c0       	rjmp	.+0      	; 0x278 <on_track+0xae>
     278:	00 00       	nop
					_delay_ms(0.3);
					stop();
     27a:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     27e:	59 c3       	rjmp	.+1714   	; 0x932 <__stack+0x33>
				}
				else if((left_status == false) && (center_status == true) && (right_status == true))
				{
					right();
     280:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     284:	8f ea       	ldi	r24, 0xAF	; 175
     286:	94 e0       	ldi	r25, 0x04	; 4
     288:	01 97       	sbiw	r24, 0x01	; 1
     28a:	f1 f7       	brne	.-4      	; 0x288 <on_track+0xbe>
     28c:	00 c0       	rjmp	.+0      	; 0x28e <on_track+0xc4>
     28e:	00 00       	nop
					_delay_ms(0.3);
					forward();
     290:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     294:	8f ea       	ldi	r24, 0xAF	; 175
     296:	94 e0       	ldi	r25, 0x04	; 4
     298:	01 97       	sbiw	r24, 0x01	; 1
     29a:	f1 f7       	brne	.-4      	; 0x298 <on_track+0xce>
     29c:	00 c0       	rjmp	.+0      	; 0x29e <on_track+0xd4>
     29e:	00 00       	nop
					_delay_ms(0.3);
					stop();
     2a0:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     2a4:	46 c3       	rjmp	.+1676   	; 0x932 <__stack+0x33>
				}
				else if((left_status == false) && (center_status == false) && (right_status == false))
     2a6:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     2aa:	81 11       	cpse	r24, r1
     2ac:	42 c3       	rjmp	.+1668   	; 0x932 <__stack+0x33>
				{
					right();
     2ae:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     2b2:	8f e8       	ldi	r24, 0x8F	; 143
     2b4:	91 e0       	ldi	r25, 0x01	; 1
     2b6:	01 97       	sbiw	r24, 0x01	; 1
     2b8:	f1 f7       	brne	.-4      	; 0x2b6 <on_track+0xec>
     2ba:	00 c0       	rjmp	.+0      	; 0x2bc <on_track+0xf2>
     2bc:	00 00       	nop
					_delay_ms(0.1);
					forward();
     2be:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     2c2:	8f e1       	ldi	r24, 0x1F	; 31
     2c4:	93 e0       	ldi	r25, 0x03	; 3
     2c6:	01 97       	sbiw	r24, 0x01	; 1
     2c8:	f1 f7       	brne	.-4      	; 0x2c6 <on_track+0xfc>
     2ca:	00 c0       	rjmp	.+0      	; 0x2cc <on_track+0x102>
     2cc:	00 00       	nop
					_delay_ms(0.2);
					left();
     2ce:	0e 94 91 00 	call	0x122	; 0x122 <left>
     2d2:	8f e8       	ldi	r24, 0x8F	; 143
     2d4:	91 e0       	ldi	r25, 0x01	; 1
     2d6:	01 97       	sbiw	r24, 0x01	; 1
     2d8:	f1 f7       	brne	.-4      	; 0x2d6 <on_track+0x10c>
     2da:	00 c0       	rjmp	.+0      	; 0x2dc <on_track+0x112>
     2dc:	00 00       	nop
     2de:	36 c3       	rjmp	.+1644   	; 0x94c <__stack+0x4d>
					_delay_ms(0.1);
					break;
				}
				else if((left_status == true) && (center_status == true) && (right_status == true))
     2e0:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     2e4:	88 23       	and	r24, r24
     2e6:	09 f4       	brne	.+2      	; 0x2ea <on_track+0x120>
     2e8:	24 c3       	rjmp	.+1608   	; 0x932 <__stack+0x33>
				{
					forward();
     2ea:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     2ee:	9f ef       	ldi	r25, 0xFF	; 255
     2f0:	2d e8       	ldi	r18, 0x8D	; 141
     2f2:	82 e1       	ldi	r24, 0x12	; 18
     2f4:	91 50       	subi	r25, 0x01	; 1
     2f6:	20 40       	sbci	r18, 0x00	; 0
     2f8:	80 40       	sbci	r24, 0x00	; 0
     2fa:	e1 f7       	brne	.-8      	; 0x2f4 <on_track+0x12a>
     2fc:	00 c0       	rjmp	.+0      	; 0x2fe <on_track+0x134>
     2fe:	00 00       	nop
     300:	25 c3       	rjmp	.+1610   	; 0x94c <__stack+0x4d>
					_delay_ms(380);
					break;
				}
			}
			else if(row == 3)
     302:	83 30       	cpi	r24, 0x03	; 3
     304:	91 05       	cpc	r25, r1
     306:	09 f0       	breq	.+2      	; 0x30a <on_track+0x140>
     308:	f9 c0       	rjmp	.+498    	; 0x4fc <__LOCK_REGION_LENGTH__+0xfc>
			{
				read_wl_sensors();
     30a:	0e 94 a3 00 	call	0x146	; 0x146 <read_wl_sensors>
				if((left_status == true) && (center_status == false) && (right_status == false))
     30e:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <left_status>
     312:	88 23       	and	r24, r24
     314:	71 f1       	breq	.+92     	; 0x372 <on_track+0x1a8>
     316:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <center_status>
     31a:	81 11       	cpse	r24, r1
     31c:	2b c3       	rjmp	.+1622   	; 0x974 <__stack+0x75>
     31e:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <right_status>
     322:	91 11       	cpse	r25, r1
     324:	2c c3       	rjmp	.+1624   	; 0x97e <__stack+0x7f>
				{
					left();
     326:	0e 94 91 00 	call	0x122	; 0x122 <left>
     32a:	8f e3       	ldi	r24, 0x3F	; 63
     32c:	9c e9       	ldi	r25, 0x9C	; 156
     32e:	01 97       	sbiw	r24, 0x01	; 1
     330:	f1 f7       	brne	.-4      	; 0x32e <on_track+0x164>
     332:	00 c0       	rjmp	.+0      	; 0x334 <on_track+0x16a>
     334:	00 00       	nop
					_delay_ms(10);
					forward();
     336:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     33a:	8f e3       	ldi	r24, 0x3F	; 63
     33c:	9c e9       	ldi	r25, 0x9C	; 156
     33e:	01 97       	sbiw	r24, 0x01	; 1
     340:	f1 f7       	brne	.-4      	; 0x33e <on_track+0x174>
     342:	00 c0       	rjmp	.+0      	; 0x344 <on_track+0x17a>
     344:	00 00       	nop
					_delay_ms(10);
					stop();
     346:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     34a:	f3 c2       	rjmp	.+1510   	; 0x932 <__stack+0x33>
				}
				else if((left_status == true) && (center_status == true) && (right_status == false))
				{
					left();
     34c:	0e 94 91 00 	call	0x122	; 0x122 <left>
     350:	8f e1       	ldi	r24, 0x1F	; 31
     352:	9e e4       	ldi	r25, 0x4E	; 78
     354:	01 97       	sbiw	r24, 0x01	; 1
     356:	f1 f7       	brne	.-4      	; 0x354 <on_track+0x18a>
     358:	00 c0       	rjmp	.+0      	; 0x35a <on_track+0x190>
     35a:	00 00       	nop
					_delay_ms(5);
					forward();
     35c:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     360:	8f e3       	ldi	r24, 0x3F	; 63
     362:	9c e9       	ldi	r25, 0x9C	; 156
     364:	01 97       	sbiw	r24, 0x01	; 1
     366:	f1 f7       	brne	.-4      	; 0x364 <on_track+0x19a>
     368:	00 c0       	rjmp	.+0      	; 0x36a <on_track+0x1a0>
     36a:	00 00       	nop
					_delay_ms(10);
					stop();
     36c:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     370:	e0 c2       	rjmp	.+1472   	; 0x932 <__stack+0x33>
				}
				else if((left_status == false) && (center_status == false) && (right_status == true))
     372:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <center_status>
     376:	81 11       	cpse	r24, r1
     378:	05 c3       	rjmp	.+1546   	; 0x984 <__stack+0x85>
     37a:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <right_status>
     37e:	99 23       	and	r25, r25
     380:	09 f4       	brne	.+2      	; 0x384 <on_track+0x1ba>
     382:	05 c3       	rjmp	.+1546   	; 0x98e <__stack+0x8f>
				{
					right();
     384:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     388:	8f e3       	ldi	r24, 0x3F	; 63
     38a:	9c e9       	ldi	r25, 0x9C	; 156
     38c:	01 97       	sbiw	r24, 0x01	; 1
     38e:	f1 f7       	brne	.-4      	; 0x38c <on_track+0x1c2>
     390:	00 c0       	rjmp	.+0      	; 0x392 <on_track+0x1c8>
     392:	00 00       	nop
					_delay_ms(10);
					forward();
     394:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     398:	8f e3       	ldi	r24, 0x3F	; 63
     39a:	9c e9       	ldi	r25, 0x9C	; 156
     39c:	01 97       	sbiw	r24, 0x01	; 1
     39e:	f1 f7       	brne	.-4      	; 0x39c <on_track+0x1d2>
     3a0:	00 c0       	rjmp	.+0      	; 0x3a2 <on_track+0x1d8>
     3a2:	00 00       	nop
					_delay_ms(10);
					stop();
     3a4:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     3a8:	c4 c2       	rjmp	.+1416   	; 0x932 <__stack+0x33>
				}
				else if((left_status == false) && (center_status == true) && (right_status == true))
				{
					right();
     3aa:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     3ae:	8f e1       	ldi	r24, 0x1F	; 31
     3b0:	9e e4       	ldi	r25, 0x4E	; 78
     3b2:	01 97       	sbiw	r24, 0x01	; 1
     3b4:	f1 f7       	brne	.-4      	; 0x3b2 <on_track+0x1e8>
     3b6:	00 c0       	rjmp	.+0      	; 0x3b8 <on_track+0x1ee>
     3b8:	00 00       	nop
					_delay_ms(5);
					forward();
     3ba:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     3be:	8f e3       	ldi	r24, 0x3F	; 63
     3c0:	9c e9       	ldi	r25, 0x9C	; 156
     3c2:	01 97       	sbiw	r24, 0x01	; 1
     3c4:	f1 f7       	brne	.-4      	; 0x3c2 <on_track+0x1f8>
     3c6:	00 c0       	rjmp	.+0      	; 0x3c8 <on_track+0x1fe>
     3c8:	00 00       	nop
					_delay_ms(10);
					stop();
     3ca:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     3ce:	b1 c2       	rjmp	.+1378   	; 0x932 <__stack+0x33>
				}
				else if((left_status == false) && (center_status == false) && (right_status == false))
     3d0:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     3d4:	81 11       	cpse	r24, r1
     3d6:	ad c2       	rjmp	.+1370   	; 0x932 <__stack+0x33>
				{
					stop();
     3d8:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     3dc:	9f ef       	ldi	r25, 0xFF	; 255
     3de:	23 ed       	ldi	r18, 0xD3	; 211
     3e0:	80 e3       	ldi	r24, 0x30	; 48
     3e2:	91 50       	subi	r25, 0x01	; 1
     3e4:	20 40       	sbci	r18, 0x00	; 0
     3e6:	80 40       	sbci	r24, 0x00	; 0
     3e8:	e1 f7       	brne	.-8      	; 0x3e2 <on_track+0x218>
     3ea:	00 c0       	rjmp	.+0      	; 0x3ec <on_track+0x222>
     3ec:	00 00       	nop
					_delay_ms(1000);
					while(j < 5)
     3ee:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <j>
     3f2:	90 91 04 01 	lds	r25, 0x0104	; 0x800104 <j+0x1>
     3f6:	85 30       	cpi	r24, 0x05	; 5
     3f8:	91 05       	cpc	r25, r1
     3fa:	0c f0       	brlt	.+2      	; 0x3fe <on_track+0x234>
     3fc:	9a c2       	rjmp	.+1332   	; 0x932 <__stack+0x33>
					{
						if(j%2 != 0)
     3fe:	80 ff       	sbrs	r24, 0
     400:	36 c0       	rjmp	.+108    	; 0x46e <__LOCK_REGION_LENGTH__+0x6e>
						{
							left();
     402:	0e 94 91 00 	call	0x122	; 0x122 <left>
     406:	9f ef       	ldi	r25, 0xFF	; 255
     408:	27 ea       	ldi	r18, 0xA7	; 167
     40a:	81 e6       	ldi	r24, 0x61	; 97
     40c:	91 50       	subi	r25, 0x01	; 1
     40e:	20 40       	sbci	r18, 0x00	; 0
     410:	80 40       	sbci	r24, 0x00	; 0
     412:	e1 f7       	brne	.-8      	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
     414:	00 c0       	rjmp	.+0      	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
     416:	00 00       	nop
							_delay_ms(2000);
							forward();
     418:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     41c:	9f ef       	ldi	r25, 0xFF	; 255
     41e:	23 e0       	ldi	r18, 0x03	; 3
     420:	89 e2       	ldi	r24, 0x29	; 41
     422:	91 50       	subi	r25, 0x01	; 1
     424:	20 40       	sbci	r18, 0x00	; 0
     426:	80 40       	sbci	r24, 0x00	; 0
     428:	e1 f7       	brne	.-8      	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
     42a:	00 c0       	rjmp	.+0      	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
     42c:	00 00       	nop
							_delay_ms(840);              // ## Path_2 values --> _delay_ms(780); 
							right();
     42e:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     432:	9f ef       	ldi	r25, 0xFF	; 255
     434:	27 ea       	ldi	r18, 0xA7	; 167
     436:	81 e6       	ldi	r24, 0x61	; 97
     438:	91 50       	subi	r25, 0x01	; 1
     43a:	20 40       	sbci	r18, 0x00	; 0
     43c:	80 40       	sbci	r24, 0x00	; 0
     43e:	e1 f7       	brne	.-8      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
     440:	00 c0       	rjmp	.+0      	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
     442:	00 00       	nop
							_delay_ms(2000);
							forward();
     444:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     448:	9f ef       	ldi	r25, 0xFF	; 255
     44a:	2f e0       	ldi	r18, 0x0F	; 15
     44c:	87 e2       	ldi	r24, 0x27	; 39
     44e:	91 50       	subi	r25, 0x01	; 1
     450:	20 40       	sbci	r18, 0x00	; 0
     452:	80 40       	sbci	r24, 0x00	; 0
     454:	e1 f7       	brne	.-8      	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
     456:	00 c0       	rjmp	.+0      	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
     458:	00 00       	nop
							_delay_ms(800);
							++j;
     45a:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <j>
     45e:	90 91 04 01 	lds	r25, 0x0104	; 0x800104 <j+0x1>
     462:	01 96       	adiw	r24, 0x01	; 1
     464:	90 93 04 01 	sts	0x0104, r25	; 0x800104 <j+0x1>
     468:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <j>
							break;
     46c:	62 c2       	rjmp	.+1220   	; 0x932 <__stack+0x33>
						}
						else
						{
							right();
     46e:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     472:	9f ef       	ldi	r25, 0xFF	; 255
     474:	27 ea       	ldi	r18, 0xA7	; 167
     476:	81 e6       	ldi	r24, 0x61	; 97
     478:	91 50       	subi	r25, 0x01	; 1
     47a:	20 40       	sbci	r18, 0x00	; 0
     47c:	80 40       	sbci	r24, 0x00	; 0
     47e:	e1 f7       	brne	.-8      	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
     480:	00 c0       	rjmp	.+0      	; 0x482 <__LOCK_REGION_LENGTH__+0x82>
     482:	00 00       	nop
							_delay_ms(2000);
							forward();
     484:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     488:	9f ef       	ldi	r25, 0xFF	; 255
     48a:	23 e0       	ldi	r18, 0x03	; 3
     48c:	89 e2       	ldi	r24, 0x29	; 41
     48e:	91 50       	subi	r25, 0x01	; 1
     490:	20 40       	sbci	r18, 0x00	; 0
     492:	80 40       	sbci	r24, 0x00	; 0
     494:	e1 f7       	brne	.-8      	; 0x48e <__LOCK_REGION_LENGTH__+0x8e>
     496:	00 c0       	rjmp	.+0      	; 0x498 <__LOCK_REGION_LENGTH__+0x98>
     498:	00 00       	nop
							_delay_ms(840);              // ## Path_2 values --> _delay_ms(700); 
							left();
     49a:	0e 94 91 00 	call	0x122	; 0x122 <left>
     49e:	9f ef       	ldi	r25, 0xFF	; 255
     4a0:	27 ea       	ldi	r18, 0xA7	; 167
     4a2:	81 e6       	ldi	r24, 0x61	; 97
     4a4:	91 50       	subi	r25, 0x01	; 1
     4a6:	20 40       	sbci	r18, 0x00	; 0
     4a8:	80 40       	sbci	r24, 0x00	; 0
     4aa:	e1 f7       	brne	.-8      	; 0x4a4 <__LOCK_REGION_LENGTH__+0xa4>
     4ac:	00 c0       	rjmp	.+0      	; 0x4ae <__LOCK_REGION_LENGTH__+0xae>
     4ae:	00 00       	nop
							_delay_ms(2000);
							forward();
     4b0:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     4b4:	9f ef       	ldi	r25, 0xFF	; 255
     4b6:	2f e0       	ldi	r18, 0x0F	; 15
     4b8:	87 e2       	ldi	r24, 0x27	; 39
     4ba:	91 50       	subi	r25, 0x01	; 1
     4bc:	20 40       	sbci	r18, 0x00	; 0
     4be:	80 40       	sbci	r24, 0x00	; 0
     4c0:	e1 f7       	brne	.-8      	; 0x4ba <__LOCK_REGION_LENGTH__+0xba>
     4c2:	00 c0       	rjmp	.+0      	; 0x4c4 <__LOCK_REGION_LENGTH__+0xc4>
     4c4:	00 00       	nop
							_delay_ms(800);
							++j;
     4c6:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <j>
     4ca:	90 91 04 01 	lds	r25, 0x0104	; 0x800104 <j+0x1>
     4ce:	01 96       	adiw	r24, 0x01	; 1
     4d0:	90 93 04 01 	sts	0x0104, r25	; 0x800104 <j+0x1>
     4d4:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <j>
							break;
     4d8:	2c c2       	rjmp	.+1112   	; 0x932 <__stack+0x33>
						}
					}
				}
				else if((left_status == true) && (center_status == true) && (right_status == true))
     4da:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     4de:	88 23       	and	r24, r24
     4e0:	09 f4       	brne	.+2      	; 0x4e4 <__LOCK_REGION_LENGTH__+0xe4>
     4e2:	27 c2       	rjmp	.+1102   	; 0x932 <__stack+0x33>
				{
					forward();
     4e4:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     4e8:	9f ef       	ldi	r25, 0xFF	; 255
     4ea:	29 e6       	ldi	r18, 0x69	; 105
     4ec:	88 e1       	ldi	r24, 0x18	; 24
     4ee:	91 50       	subi	r25, 0x01	; 1
     4f0:	20 40       	sbci	r18, 0x00	; 0
     4f2:	80 40       	sbci	r24, 0x00	; 0
     4f4:	e1 f7       	brne	.-8      	; 0x4ee <__LOCK_REGION_LENGTH__+0xee>
     4f6:	00 c0       	rjmp	.+0      	; 0x4f8 <__LOCK_REGION_LENGTH__+0xf8>
     4f8:	00 00       	nop
     4fa:	28 c2       	rjmp	.+1104   	; 0x94c <__stack+0x4d>
					_delay_ms(500);
					break;
				}
			}
			else if(row == 5)
     4fc:	85 30       	cpi	r24, 0x05	; 5
     4fe:	91 05       	cpc	r25, r1
     500:	09 f0       	breq	.+2      	; 0x504 <__LOCK_REGION_LENGTH__+0x104>
     502:	f3 c0       	rjmp	.+486    	; 0x6ea <__LOCK_REGION_LENGTH__+0x2ea>
			{
				read_wl_sensors();
     504:	0e 94 a3 00 	call	0x146	; 0x146 <read_wl_sensors>
				if(last)
     508:	80 91 1e 01 	lds	r24, 0x011E	; 0x80011e <__data_end>
     50c:	88 23       	and	r24, r24
     50e:	09 f4       	brne	.+2      	; 0x512 <__LOCK_REGION_LENGTH__+0x112>
     510:	72 c0       	rjmp	.+228    	; 0x5f6 <__LOCK_REGION_LENGTH__+0x1f6>
				{
					if((left_status == false) && (center_status == true) && (right_status == true))
     512:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <left_status>
     516:	81 11       	cpse	r24, r1
     518:	30 c0       	rjmp	.+96     	; 0x57a <__LOCK_REGION_LENGTH__+0x17a>
     51a:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <center_status>
     51e:	88 23       	and	r24, r24
     520:	09 f4       	brne	.+2      	; 0x524 <__LOCK_REGION_LENGTH__+0x124>
     522:	39 c2       	rjmp	.+1138   	; 0x996 <__stack+0x97>
     524:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <right_status>
     528:	99 23       	and	r25, r25
     52a:	09 f4       	brne	.+2      	; 0x52e <__LOCK_REGION_LENGTH__+0x12e>
     52c:	3a c2       	rjmp	.+1140   	; 0x9a2 <__stack+0xa3>
					{
						left();
     52e:	0e 94 91 00 	call	0x122	; 0x122 <left>
     532:	8f e3       	ldi	r24, 0x3F	; 63
     534:	9c e9       	ldi	r25, 0x9C	; 156
     536:	01 97       	sbiw	r24, 0x01	; 1
     538:	f1 f7       	brne	.-4      	; 0x536 <__LOCK_REGION_LENGTH__+0x136>
     53a:	00 c0       	rjmp	.+0      	; 0x53c <__LOCK_REGION_LENGTH__+0x13c>
     53c:	00 00       	nop
						_delay_ms(10);
						forward();
     53e:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     542:	8f e3       	ldi	r24, 0x3F	; 63
     544:	9c e9       	ldi	r25, 0x9C	; 156
     546:	01 97       	sbiw	r24, 0x01	; 1
     548:	f1 f7       	brne	.-4      	; 0x546 <__LOCK_REGION_LENGTH__+0x146>
     54a:	00 c0       	rjmp	.+0      	; 0x54c <__LOCK_REGION_LENGTH__+0x14c>
     54c:	00 00       	nop
						_delay_ms(10);
						stop();
     54e:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     552:	48 c0       	rjmp	.+144    	; 0x5e4 <__LOCK_REGION_LENGTH__+0x1e4>
					}
					else if((left_status == false) && (center_status == false) && (right_status == true))
					{
						left();
     554:	0e 94 91 00 	call	0x122	; 0x122 <left>
     558:	8f e1       	ldi	r24, 0x1F	; 31
     55a:	9e e4       	ldi	r25, 0x4E	; 78
     55c:	01 97       	sbiw	r24, 0x01	; 1
     55e:	f1 f7       	brne	.-4      	; 0x55c <__LOCK_REGION_LENGTH__+0x15c>
     560:	00 c0       	rjmp	.+0      	; 0x562 <__LOCK_REGION_LENGTH__+0x162>
     562:	00 00       	nop
						_delay_ms(5);
						forward();
     564:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     568:	8f e3       	ldi	r24, 0x3F	; 63
     56a:	9c e9       	ldi	r25, 0x9C	; 156
     56c:	01 97       	sbiw	r24, 0x01	; 1
     56e:	f1 f7       	brne	.-4      	; 0x56c <__LOCK_REGION_LENGTH__+0x16c>
     570:	00 c0       	rjmp	.+0      	; 0x572 <__LOCK_REGION_LENGTH__+0x172>
     572:	00 00       	nop
						_delay_ms(10);
						stop();
     574:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     578:	35 c0       	rjmp	.+106    	; 0x5e4 <__LOCK_REGION_LENGTH__+0x1e4>
					}
					else if((left_status == true) && (center_status == true) && (right_status == false))
     57a:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <center_status>
     57e:	88 23       	and	r24, r24
     580:	09 f4       	brne	.+2      	; 0x584 <__LOCK_REGION_LENGTH__+0x184>
     582:	12 c2       	rjmp	.+1060   	; 0x9a8 <__stack+0xa9>
     584:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     588:	81 11       	cpse	r24, r1
     58a:	2c c0       	rjmp	.+88     	; 0x5e4 <__LOCK_REGION_LENGTH__+0x1e4>
					{
						right();
     58c:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     590:	8f e3       	ldi	r24, 0x3F	; 63
     592:	9c e9       	ldi	r25, 0x9C	; 156
     594:	01 97       	sbiw	r24, 0x01	; 1
     596:	f1 f7       	brne	.-4      	; 0x594 <__LOCK_REGION_LENGTH__+0x194>
     598:	00 c0       	rjmp	.+0      	; 0x59a <__LOCK_REGION_LENGTH__+0x19a>
     59a:	00 00       	nop
						_delay_ms(10);
						forward();
     59c:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     5a0:	8f e3       	ldi	r24, 0x3F	; 63
     5a2:	9c e9       	ldi	r25, 0x9C	; 156
     5a4:	01 97       	sbiw	r24, 0x01	; 1
     5a6:	f1 f7       	brne	.-4      	; 0x5a4 <__LOCK_REGION_LENGTH__+0x1a4>
     5a8:	00 c0       	rjmp	.+0      	; 0x5aa <__LOCK_REGION_LENGTH__+0x1aa>
     5aa:	00 00       	nop
						_delay_ms(10);
						stop();
     5ac:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     5b0:	19 c0       	rjmp	.+50     	; 0x5e4 <__LOCK_REGION_LENGTH__+0x1e4>
					}
					else if((left_status == true) && (center_status == false) && (right_status == false))
					{
						right();
     5b2:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     5b6:	8f e1       	ldi	r24, 0x1F	; 31
     5b8:	9e e4       	ldi	r25, 0x4E	; 78
     5ba:	01 97       	sbiw	r24, 0x01	; 1
     5bc:	f1 f7       	brne	.-4      	; 0x5ba <__LOCK_REGION_LENGTH__+0x1ba>
     5be:	00 c0       	rjmp	.+0      	; 0x5c0 <__LOCK_REGION_LENGTH__+0x1c0>
     5c0:	00 00       	nop
						_delay_ms(5);
						forward();
     5c2:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     5c6:	8f e3       	ldi	r24, 0x3F	; 63
     5c8:	9c e9       	ldi	r25, 0x9C	; 156
     5ca:	01 97       	sbiw	r24, 0x01	; 1
     5cc:	f1 f7       	brne	.-4      	; 0x5ca <__LOCK_REGION_LENGTH__+0x1ca>
     5ce:	00 c0       	rjmp	.+0      	; 0x5d0 <__LOCK_REGION_LENGTH__+0x1d0>
     5d0:	00 00       	nop
						_delay_ms(10);
						stop();
     5d2:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     5d6:	06 c0       	rjmp	.+12     	; 0x5e4 <__LOCK_REGION_LENGTH__+0x1e4>
					}
					else if((left_status == false) && (center_status == true) && (right_status == false))
     5d8:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     5dc:	81 11       	cpse	r24, r1
     5de:	02 c0       	rjmp	.+4      	; 0x5e4 <__LOCK_REGION_LENGTH__+0x1e4>
						last = false;
     5e0:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <__data_end>
					
					forward();
     5e4:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     5e8:	8f e3       	ldi	r24, 0x3F	; 63
     5ea:	9c e9       	ldi	r25, 0x9C	; 156
     5ec:	01 97       	sbiw	r24, 0x01	; 1
     5ee:	f1 f7       	brne	.-4      	; 0x5ec <__LOCK_REGION_LENGTH__+0x1ec>
     5f0:	00 c0       	rjmp	.+0      	; 0x5f2 <__LOCK_REGION_LENGTH__+0x1f2>
     5f2:	00 00       	nop
     5f4:	9e c1       	rjmp	.+828    	; 0x932 <__stack+0x33>
					_delay_ms(10);
				}
				else 
				{
					if((left_status == true) && (center_status == false) && (right_status == false))
     5f6:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <left_status>
     5fa:	88 23       	and	r24, r24
     5fc:	71 f1       	breq	.+92     	; 0x65a <__LOCK_REGION_LENGTH__+0x25a>
     5fe:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <center_status>
     602:	81 11       	cpse	r24, r1
     604:	d6 c1       	rjmp	.+940    	; 0x9b2 <__stack+0xb3>
     606:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <right_status>
     60a:	91 11       	cpse	r25, r1
     60c:	d7 c1       	rjmp	.+942    	; 0x9bc <__stack+0xbd>
					{
						left();
     60e:	0e 94 91 00 	call	0x122	; 0x122 <left>
     612:	8f e3       	ldi	r24, 0x3F	; 63
     614:	9c e9       	ldi	r25, 0x9C	; 156
     616:	01 97       	sbiw	r24, 0x01	; 1
     618:	f1 f7       	brne	.-4      	; 0x616 <__LOCK_REGION_LENGTH__+0x216>
     61a:	00 c0       	rjmp	.+0      	; 0x61c <__LOCK_REGION_LENGTH__+0x21c>
     61c:	00 00       	nop
						_delay_ms(10);
						forward();
     61e:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     622:	8f e3       	ldi	r24, 0x3F	; 63
     624:	9c e9       	ldi	r25, 0x9C	; 156
     626:	01 97       	sbiw	r24, 0x01	; 1
     628:	f1 f7       	brne	.-4      	; 0x626 <__LOCK_REGION_LENGTH__+0x226>
     62a:	00 c0       	rjmp	.+0      	; 0x62c <__LOCK_REGION_LENGTH__+0x22c>
     62c:	00 00       	nop
						_delay_ms(10);
						stop();
     62e:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     632:	7f c1       	rjmp	.+766    	; 0x932 <__stack+0x33>
					}
					else if((left_status == true) && (center_status == true) && (right_status == false))
					{
						left();
     634:	0e 94 91 00 	call	0x122	; 0x122 <left>
     638:	8f e1       	ldi	r24, 0x1F	; 31
     63a:	9e e4       	ldi	r25, 0x4E	; 78
     63c:	01 97       	sbiw	r24, 0x01	; 1
     63e:	f1 f7       	brne	.-4      	; 0x63c <__LOCK_REGION_LENGTH__+0x23c>
     640:	00 c0       	rjmp	.+0      	; 0x642 <__LOCK_REGION_LENGTH__+0x242>
     642:	00 00       	nop
						_delay_ms(5);
						forward();
     644:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     648:	8f e3       	ldi	r24, 0x3F	; 63
     64a:	9c e9       	ldi	r25, 0x9C	; 156
     64c:	01 97       	sbiw	r24, 0x01	; 1
     64e:	f1 f7       	brne	.-4      	; 0x64c <__LOCK_REGION_LENGTH__+0x24c>
     650:	00 c0       	rjmp	.+0      	; 0x652 <__LOCK_REGION_LENGTH__+0x252>
     652:	00 00       	nop
						_delay_ms(10);
						stop();
     654:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     658:	6c c1       	rjmp	.+728    	; 0x932 <__stack+0x33>
					}
					else if((left_status == false) && (center_status == false) && (right_status == true))
     65a:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <center_status>
     65e:	81 11       	cpse	r24, r1
     660:	b1 c1       	rjmp	.+866    	; 0x9c4 <__stack+0xc5>
     662:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     666:	88 23       	and	r24, r24
     668:	09 f4       	brne	.+2      	; 0x66c <__LOCK_REGION_LENGTH__+0x26c>
     66a:	63 c1       	rjmp	.+710    	; 0x932 <__stack+0x33>
					{
						right();
     66c:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     670:	8f e3       	ldi	r24, 0x3F	; 63
     672:	9c e9       	ldi	r25, 0x9C	; 156
     674:	01 97       	sbiw	r24, 0x01	; 1
     676:	f1 f7       	brne	.-4      	; 0x674 <__LOCK_REGION_LENGTH__+0x274>
     678:	00 c0       	rjmp	.+0      	; 0x67a <__LOCK_REGION_LENGTH__+0x27a>
     67a:	00 00       	nop
						_delay_ms(10);
						forward();
     67c:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     680:	8f e3       	ldi	r24, 0x3F	; 63
     682:	9c e9       	ldi	r25, 0x9C	; 156
     684:	01 97       	sbiw	r24, 0x01	; 1
     686:	f1 f7       	brne	.-4      	; 0x684 <__LOCK_REGION_LENGTH__+0x284>
     688:	00 c0       	rjmp	.+0      	; 0x68a <__LOCK_REGION_LENGTH__+0x28a>
     68a:	00 00       	nop
						_delay_ms(10);
						stop();
     68c:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     690:	50 c1       	rjmp	.+672    	; 0x932 <__stack+0x33>
					}
					else if((left_status == false) && (center_status == true) && (right_status == true))
					{
						right();
     692:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     696:	8f e1       	ldi	r24, 0x1F	; 31
     698:	9e e4       	ldi	r25, 0x4E	; 78
     69a:	01 97       	sbiw	r24, 0x01	; 1
     69c:	f1 f7       	brne	.-4      	; 0x69a <__LOCK_REGION_LENGTH__+0x29a>
     69e:	00 c0       	rjmp	.+0      	; 0x6a0 <__LOCK_REGION_LENGTH__+0x2a0>
     6a0:	00 00       	nop
						_delay_ms(5);
						forward();
     6a2:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     6a6:	8f e3       	ldi	r24, 0x3F	; 63
     6a8:	9c e9       	ldi	r25, 0x9C	; 156
     6aa:	01 97       	sbiw	r24, 0x01	; 1
     6ac:	f1 f7       	brne	.-4      	; 0x6aa <__LOCK_REGION_LENGTH__+0x2aa>
     6ae:	00 c0       	rjmp	.+0      	; 0x6b0 <__LOCK_REGION_LENGTH__+0x2b0>
     6b0:	00 00       	nop
						_delay_ms(10);
						stop();
     6b2:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     6b6:	3d c1       	rjmp	.+634    	; 0x932 <__stack+0x33>
					}
					else if((left_status == true) && (center_status == false) && (right_status == true))
     6b8:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     6bc:	88 23       	and	r24, r24
     6be:	09 f4       	brne	.+2      	; 0x6c2 <__LOCK_REGION_LENGTH__+0x2c2>
     6c0:	38 c1       	rjmp	.+624    	; 0x932 <__stack+0x33>
						last = true;
     6c2:	c0 93 1e 01 	sts	0x011E, r28	; 0x80011e <__data_end>
     6c6:	35 c1       	rjmp	.+618    	; 0x932 <__stack+0x33>
					else if((left_status == true) && (center_status == true) && (right_status == true))
     6c8:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     6cc:	88 23       	and	r24, r24
     6ce:	09 f4       	brne	.+2      	; 0x6d2 <__LOCK_REGION_LENGTH__+0x2d2>
     6d0:	30 c1       	rjmp	.+608    	; 0x932 <__stack+0x33>
					{
						forward();
     6d2:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     6d6:	9f ef       	ldi	r25, 0xFF	; 255
     6d8:	2d e8       	ldi	r18, 0x8D	; 141
     6da:	82 e1       	ldi	r24, 0x12	; 18
     6dc:	91 50       	subi	r25, 0x01	; 1
     6de:	20 40       	sbci	r18, 0x00	; 0
     6e0:	80 40       	sbci	r24, 0x00	; 0
     6e2:	e1 f7       	brne	.-8      	; 0x6dc <__LOCK_REGION_LENGTH__+0x2dc>
     6e4:	00 c0       	rjmp	.+0      	; 0x6e6 <__LOCK_REGION_LENGTH__+0x2e6>
     6e6:	00 00       	nop
     6e8:	31 c1       	rjmp	.+610    	; 0x94c <__stack+0x4d>
						_delay_ms(380);
						break;
					}	
				}
			}
			else if(row == 6)
     6ea:	06 97       	sbiw	r24, 0x06	; 6
     6ec:	09 f0       	breq	.+2      	; 0x6f0 <__LOCK_REGION_LENGTH__+0x2f0>
     6ee:	91 c0       	rjmp	.+290    	; 0x812 <__LOCK_REGION_LENGTH__+0x412>
			{
				read_wl_sensors();
     6f0:	0e 94 a3 00 	call	0x146	; 0x146 <read_wl_sensors>
				if((left_status == true) && (center_status == false) && (right_status == false))
     6f4:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <left_status>
     6f8:	88 23       	and	r24, r24
     6fa:	71 f1       	breq	.+92     	; 0x758 <__LOCK_REGION_LENGTH__+0x358>
     6fc:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <center_status>
     700:	81 11       	cpse	r24, r1
     702:	6d c1       	rjmp	.+730    	; 0x9de <__stack+0xdf>
     704:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <right_status>
     708:	91 11       	cpse	r25, r1
     70a:	65 c1       	rjmp	.+714    	; 0x9d6 <__stack+0xd7>
				{
					left();
     70c:	0e 94 91 00 	call	0x122	; 0x122 <left>
     710:	8f e3       	ldi	r24, 0x3F	; 63
     712:	9c e9       	ldi	r25, 0x9C	; 156
     714:	01 97       	sbiw	r24, 0x01	; 1
     716:	f1 f7       	brne	.-4      	; 0x714 <__LOCK_REGION_LENGTH__+0x314>
     718:	00 c0       	rjmp	.+0      	; 0x71a <__LOCK_REGION_LENGTH__+0x31a>
     71a:	00 00       	nop
					_delay_ms(10);
					forward();
     71c:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     720:	8f e3       	ldi	r24, 0x3F	; 63
     722:	9c e9       	ldi	r25, 0x9C	; 156
     724:	01 97       	sbiw	r24, 0x01	; 1
     726:	f1 f7       	brne	.-4      	; 0x724 <__LOCK_REGION_LENGTH__+0x324>
     728:	00 c0       	rjmp	.+0      	; 0x72a <__LOCK_REGION_LENGTH__+0x32a>
     72a:	00 00       	nop
					_delay_ms(10);
					stop();
     72c:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     730:	00 c1       	rjmp	.+512    	; 0x932 <__stack+0x33>
				}
				else if((left_status == true) && (center_status == true) && (right_status == false))
				{
					left();
     732:	0e 94 91 00 	call	0x122	; 0x122 <left>
     736:	8f e1       	ldi	r24, 0x1F	; 31
     738:	9e e4       	ldi	r25, 0x4E	; 78
     73a:	01 97       	sbiw	r24, 0x01	; 1
     73c:	f1 f7       	brne	.-4      	; 0x73a <__LOCK_REGION_LENGTH__+0x33a>
     73e:	00 c0       	rjmp	.+0      	; 0x740 <__LOCK_REGION_LENGTH__+0x340>
     740:	00 00       	nop
					_delay_ms(5);
					forward();
     742:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     746:	8f e3       	ldi	r24, 0x3F	; 63
     748:	9c e9       	ldi	r25, 0x9C	; 156
     74a:	01 97       	sbiw	r24, 0x01	; 1
     74c:	f1 f7       	brne	.-4      	; 0x74a <__LOCK_REGION_LENGTH__+0x34a>
     74e:	00 c0       	rjmp	.+0      	; 0x750 <__LOCK_REGION_LENGTH__+0x350>
     750:	00 00       	nop
					_delay_ms(10);
					stop();
     752:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     756:	ed c0       	rjmp	.+474    	; 0x932 <__stack+0x33>
				}
				else if((left_status == false) && (center_status == false) && (right_status == true))
     758:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <center_status>
     75c:	81 11       	cpse	r24, r1
     75e:	48 c1       	rjmp	.+656    	; 0x9f0 <__stack+0xf1>
     760:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <right_status>
     764:	99 23       	and	r25, r25
     766:	09 f4       	brne	.+2      	; 0x76a <__LOCK_REGION_LENGTH__+0x36a>
     768:	3f c1       	rjmp	.+638    	; 0x9e8 <__stack+0xe9>
				{
					right();
     76a:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     76e:	8f e3       	ldi	r24, 0x3F	; 63
     770:	9c e9       	ldi	r25, 0x9C	; 156
     772:	01 97       	sbiw	r24, 0x01	; 1
     774:	f1 f7       	brne	.-4      	; 0x772 <__LOCK_REGION_LENGTH__+0x372>
     776:	00 c0       	rjmp	.+0      	; 0x778 <__LOCK_REGION_LENGTH__+0x378>
     778:	00 00       	nop
					_delay_ms(10);
					forward();
     77a:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     77e:	8f e3       	ldi	r24, 0x3F	; 63
     780:	9c e9       	ldi	r25, 0x9C	; 156
     782:	01 97       	sbiw	r24, 0x01	; 1
     784:	f1 f7       	brne	.-4      	; 0x782 <__LOCK_REGION_LENGTH__+0x382>
     786:	00 c0       	rjmp	.+0      	; 0x788 <__LOCK_REGION_LENGTH__+0x388>
     788:	00 00       	nop
					_delay_ms(10);
					stop();
     78a:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     78e:	d1 c0       	rjmp	.+418    	; 0x932 <__stack+0x33>
				}
				else if((left_status == false) && (center_status == true) && (right_status == true))
				{
					right();
     790:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     794:	8f e1       	ldi	r24, 0x1F	; 31
     796:	9e e4       	ldi	r25, 0x4E	; 78
     798:	01 97       	sbiw	r24, 0x01	; 1
     79a:	f1 f7       	brne	.-4      	; 0x798 <__LOCK_REGION_LENGTH__+0x398>
     79c:	00 c0       	rjmp	.+0      	; 0x79e <__LOCK_REGION_LENGTH__+0x39e>
     79e:	00 00       	nop
					_delay_ms(5);
					forward();
     7a0:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     7a4:	8f e3       	ldi	r24, 0x3F	; 63
     7a6:	9c e9       	ldi	r25, 0x9C	; 156
     7a8:	01 97       	sbiw	r24, 0x01	; 1
     7aa:	f1 f7       	brne	.-4      	; 0x7a8 <__LOCK_REGION_LENGTH__+0x3a8>
     7ac:	00 c0       	rjmp	.+0      	; 0x7ae <__LOCK_REGION_LENGTH__+0x3ae>
     7ae:	00 00       	nop
					_delay_ms(10);
					stop();
     7b0:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     7b4:	be c0       	rjmp	.+380    	; 0x932 <__stack+0x33>
				}
				else if((left_status == false) && (center_status == false) && (right_status == false))
     7b6:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     7ba:	81 11       	cpse	r24, r1
     7bc:	ba c0       	rjmp	.+372    	; 0x932 <__stack+0x33>
				{
					right();
     7be:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     7c2:	8f e3       	ldi	r24, 0x3F	; 63
     7c4:	9c e9       	ldi	r25, 0x9C	; 156
     7c6:	01 97       	sbiw	r24, 0x01	; 1
     7c8:	f1 f7       	brne	.-4      	; 0x7c6 <__LOCK_REGION_LENGTH__+0x3c6>
     7ca:	00 c0       	rjmp	.+0      	; 0x7cc <__LOCK_REGION_LENGTH__+0x3cc>
     7cc:	00 00       	nop
					_delay_ms(10);
					forward();
     7ce:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     7d2:	8f e1       	ldi	r24, 0x1F	; 31
     7d4:	9e e4       	ldi	r25, 0x4E	; 78
     7d6:	01 97       	sbiw	r24, 0x01	; 1
     7d8:	f1 f7       	brne	.-4      	; 0x7d6 <__LOCK_REGION_LENGTH__+0x3d6>
     7da:	00 c0       	rjmp	.+0      	; 0x7dc <__LOCK_REGION_LENGTH__+0x3dc>
     7dc:	00 00       	nop
					_delay_ms(5);
					left();
     7de:	0e 94 91 00 	call	0x122	; 0x122 <left>
     7e2:	8f e3       	ldi	r24, 0x3F	; 63
     7e4:	9c e9       	ldi	r25, 0x9C	; 156
     7e6:	01 97       	sbiw	r24, 0x01	; 1
     7e8:	f1 f7       	brne	.-4      	; 0x7e6 <__LOCK_REGION_LENGTH__+0x3e6>
     7ea:	00 c0       	rjmp	.+0      	; 0x7ec <__LOCK_REGION_LENGTH__+0x3ec>
     7ec:	00 00       	nop
     7ee:	ae c0       	rjmp	.+348    	; 0x94c <__stack+0x4d>
					_delay_ms(10);
					break;
				}
				else if((left_status == true) && (center_status == true) && (right_status == true))
     7f0:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     7f4:	88 23       	and	r24, r24
     7f6:	09 f4       	brne	.+2      	; 0x7fa <__LOCK_REGION_LENGTH__+0x3fa>
     7f8:	9c c0       	rjmp	.+312    	; 0x932 <__stack+0x33>
				{
					forward();
     7fa:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     7fe:	9f ef       	ldi	r25, 0xFF	; 255
     800:	21 e8       	ldi	r18, 0x81	; 129
     802:	84 e1       	ldi	r24, 0x14	; 20
     804:	91 50       	subi	r25, 0x01	; 1
     806:	20 40       	sbci	r18, 0x00	; 0
     808:	80 40       	sbci	r24, 0x00	; 0
     80a:	e1 f7       	brne	.-8      	; 0x804 <__LOCK_REGION_LENGTH__+0x404>
     80c:	00 c0       	rjmp	.+0      	; 0x80e <__LOCK_REGION_LENGTH__+0x40e>
     80e:	00 00       	nop
     810:	9d c0       	rjmp	.+314    	; 0x94c <__stack+0x4d>
					break;
				}
			}
			else
			{
				read_wl_sensors();
     812:	0e 94 a3 00 	call	0x146	; 0x146 <read_wl_sensors>
				if((left_status == true) && (center_status == false) && (right_status == false))
     816:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <left_status>
     81a:	88 23       	and	r24, r24
     81c:	71 f1       	breq	.+92     	; 0x87a <__LOCK_REGION_LENGTH__+0x47a>
     81e:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <center_status>
     822:	81 11       	cpse	r24, r1
     824:	ef c0       	rjmp	.+478    	; 0xa04 <__stack+0x105>
     826:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <right_status>
     82a:	91 11       	cpse	r25, r1
     82c:	e7 c0       	rjmp	.+462    	; 0x9fc <__stack+0xfd>
				{
					left();
     82e:	0e 94 91 00 	call	0x122	; 0x122 <left>
     832:	8f e3       	ldi	r24, 0x3F	; 63
     834:	9c e9       	ldi	r25, 0x9C	; 156
     836:	01 97       	sbiw	r24, 0x01	; 1
     838:	f1 f7       	brne	.-4      	; 0x836 <__LOCK_REGION_LENGTH__+0x436>
     83a:	00 c0       	rjmp	.+0      	; 0x83c <__LOCK_REGION_LENGTH__+0x43c>
     83c:	00 00       	nop
					_delay_ms(10);
					forward();
     83e:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     842:	8f e3       	ldi	r24, 0x3F	; 63
     844:	9c e9       	ldi	r25, 0x9C	; 156
     846:	01 97       	sbiw	r24, 0x01	; 1
     848:	f1 f7       	brne	.-4      	; 0x846 <__LOCK_REGION_LENGTH__+0x446>
     84a:	00 c0       	rjmp	.+0      	; 0x84c <__LOCK_REGION_LENGTH__+0x44c>
     84c:	00 00       	nop
					_delay_ms(10);
					stop();
     84e:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     852:	6f c0       	rjmp	.+222    	; 0x932 <__stack+0x33>
				}
				else if((left_status == true) && (center_status == true) && (right_status == false))
				{
					left();
     854:	0e 94 91 00 	call	0x122	; 0x122 <left>
     858:	8f e1       	ldi	r24, 0x1F	; 31
     85a:	9e e4       	ldi	r25, 0x4E	; 78
     85c:	01 97       	sbiw	r24, 0x01	; 1
     85e:	f1 f7       	brne	.-4      	; 0x85c <__LOCK_REGION_LENGTH__+0x45c>
     860:	00 c0       	rjmp	.+0      	; 0x862 <__LOCK_REGION_LENGTH__+0x462>
     862:	00 00       	nop
					_delay_ms(5);
					forward();
     864:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     868:	8f e3       	ldi	r24, 0x3F	; 63
     86a:	9c e9       	ldi	r25, 0x9C	; 156
     86c:	01 97       	sbiw	r24, 0x01	; 1
     86e:	f1 f7       	brne	.-4      	; 0x86c <__LOCK_REGION_LENGTH__+0x46c>
     870:	00 c0       	rjmp	.+0      	; 0x872 <__LOCK_REGION_LENGTH__+0x472>
     872:	00 00       	nop
					_delay_ms(10);
					stop();
     874:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     878:	5c c0       	rjmp	.+184    	; 0x932 <__stack+0x33>
				}
				else if((left_status == false) && (center_status == false) && (right_status == true))
     87a:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <center_status>
     87e:	81 11       	cpse	r24, r1
     880:	c6 c0       	rjmp	.+396    	; 0xa0e <__stack+0x10f>
     882:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <right_status>
     886:	99 23       	and	r25, r25
     888:	09 f4       	brne	.+2      	; 0x88c <__LOCK_REGION_LENGTH__+0x48c>
     88a:	c7 c0       	rjmp	.+398    	; 0xa1a <__stack+0x11b>
				{
					right();
     88c:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     890:	8f e3       	ldi	r24, 0x3F	; 63
     892:	9c e9       	ldi	r25, 0x9C	; 156
     894:	01 97       	sbiw	r24, 0x01	; 1
     896:	f1 f7       	brne	.-4      	; 0x894 <__LOCK_REGION_LENGTH__+0x494>
     898:	00 c0       	rjmp	.+0      	; 0x89a <__LOCK_REGION_LENGTH__+0x49a>
     89a:	00 00       	nop
					_delay_ms(10);
					forward();
     89c:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     8a0:	8f e3       	ldi	r24, 0x3F	; 63
     8a2:	9c e9       	ldi	r25, 0x9C	; 156
     8a4:	01 97       	sbiw	r24, 0x01	; 1
     8a6:	f1 f7       	brne	.-4      	; 0x8a4 <__LOCK_REGION_LENGTH__+0x4a4>
     8a8:	00 c0       	rjmp	.+0      	; 0x8aa <__LOCK_REGION_LENGTH__+0x4aa>
     8aa:	00 00       	nop
					_delay_ms(10);
					stop();
     8ac:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     8b0:	40 c0       	rjmp	.+128    	; 0x932 <__stack+0x33>
				}
				else if((left_status == false) && (center_status == true) && (right_status == true))
				{
					right();
     8b2:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     8b6:	8f e1       	ldi	r24, 0x1F	; 31
     8b8:	9e e4       	ldi	r25, 0x4E	; 78
     8ba:	01 97       	sbiw	r24, 0x01	; 1
     8bc:	f1 f7       	brne	.-4      	; 0x8ba <__LOCK_REGION_LENGTH__+0x4ba>
     8be:	00 c0       	rjmp	.+0      	; 0x8c0 <__LOCK_REGION_LENGTH__+0x4c0>
     8c0:	00 00       	nop
					_delay_ms(5);
					forward();
     8c2:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     8c6:	8f e3       	ldi	r24, 0x3F	; 63
     8c8:	9c e9       	ldi	r25, 0x9C	; 156
     8ca:	01 97       	sbiw	r24, 0x01	; 1
     8cc:	f1 f7       	brne	.-4      	; 0x8ca <__LOCK_REGION_LENGTH__+0x4ca>
     8ce:	00 c0       	rjmp	.+0      	; 0x8d0 <__LOCK_REGION_LENGTH__+0x4d0>
     8d0:	00 00       	nop
					_delay_ms(10);
					stop();
     8d2:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     8d6:	2d c0       	rjmp	.+90     	; 0x932 <__stack+0x33>
				}
				else if((left_status == false) && (center_status == false) && (right_status == false))
     8d8:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     8dc:	81 11       	cpse	r24, r1
     8de:	29 c0       	rjmp	.+82     	; 0x932 <__stack+0x33>
				{
					right();
     8e0:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     8e4:	8f e3       	ldi	r24, 0x3F	; 63
     8e6:	9c e9       	ldi	r25, 0x9C	; 156
     8e8:	01 97       	sbiw	r24, 0x01	; 1
     8ea:	f1 f7       	brne	.-4      	; 0x8e8 <__LOCK_REGION_LENGTH__+0x4e8>
     8ec:	00 c0       	rjmp	.+0      	; 0x8ee <__LOCK_REGION_LENGTH__+0x4ee>
     8ee:	00 00       	nop
					_delay_ms(10);
					forward();
     8f0:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     8f4:	8f e1       	ldi	r24, 0x1F	; 31
     8f6:	9e e4       	ldi	r25, 0x4E	; 78
     8f8:	01 97       	sbiw	r24, 0x01	; 1
     8fa:	f1 f7       	brne	.-4      	; 0x8f8 <__LOCK_REGION_LENGTH__+0x4f8>
     8fc:	00 c0       	rjmp	.+0      	; 0x8fe <__LOCK_REGION_LENGTH__+0x4fe>
     8fe:	00 00       	nop
					_delay_ms(5);
					left();
     900:	0e 94 91 00 	call	0x122	; 0x122 <left>
     904:	8f e3       	ldi	r24, 0x3F	; 63
     906:	9c e9       	ldi	r25, 0x9C	; 156
     908:	01 97       	sbiw	r24, 0x01	; 1
     90a:	f1 f7       	brne	.-4      	; 0x908 <__stack+0x9>
     90c:	00 c0       	rjmp	.+0      	; 0x90e <__stack+0xf>
     90e:	00 00       	nop
     910:	1d c0       	rjmp	.+58     	; 0x94c <__stack+0x4d>
					_delay_ms(10);
					break;
				}
				else if((left_status == true) && (center_status == true) && (right_status == true))
     912:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     916:	88 23       	and	r24, r24
     918:	61 f0       	breq	.+24     	; 0x932 <__stack+0x33>
				{
					forward();
     91a:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     91e:	9f ef       	ldi	r25, 0xFF	; 255
     920:	26 e1       	ldi	r18, 0x16	; 22
     922:	81 e1       	ldi	r24, 0x11	; 17
     924:	91 50       	subi	r25, 0x01	; 1
     926:	20 40       	sbci	r18, 0x00	; 0
     928:	80 40       	sbci	r24, 0x00	; 0
     92a:	e1 f7       	brne	.-8      	; 0x924 <__stack+0x25>
     92c:	00 c0       	rjmp	.+0      	; 0x92e <__stack+0x2f>
     92e:	00 00       	nop
     930:	0d c0       	rjmp	.+26     	; 0x94c <__stack+0x4d>
 * Logic:  Function to keep the robot on track
 * Example Call: on_track();
 */
void on_track() 
{
		while(!((left_status == false) && (center_status == true) && (right_status == false)))
     932:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <left_status>
     936:	81 11       	cpse	r24, r1
     938:	4b cc       	rjmp	.-1898   	; 0x1d0 <on_track+0x6>
     93a:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <center_status>
     93e:	88 23       	and	r24, r24
     940:	09 f4       	brne	.+2      	; 0x944 <__stack+0x45>
     942:	46 cc       	rjmp	.-1908   	; 0x1d0 <on_track+0x6>
     944:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     948:	81 11       	cpse	r24, r1
     94a:	42 cc       	rjmp	.-1916   	; 0x1d0 <on_track+0x6>
					break;
				}
			}	
		}
		
		forward();
     94c:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
}
     950:	68 c0       	rjmp	.+208    	; 0xa22 <__stack+0x123>
					_delay_ms(1.3);
					forward();
					_delay_ms(0.2);
					stop();
				}
				else if((left_status == true) && (center_status == true) && (right_status == false))
     952:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     956:	81 11       	cpse	r24, r1
     958:	c3 cc       	rjmp	.-1658   	; 0x2e0 <on_track+0x116>
     95a:	63 cc       	rjmp	.-1850   	; 0x222 <on_track+0x58>
					_delay_ms(0.2);
					left();
					_delay_ms(0.1);
					break;
				}
				else if((left_status == true) && (center_status == true) && (right_status == true))
     95c:	88 23       	and	r24, r24
     95e:	49 f3       	breq	.-46     	; 0x932 <__stack+0x33>
     960:	bf cc       	rjmp	.-1666   	; 0x2e0 <on_track+0x116>
					_delay_ms(1.2);
					forward();
					_delay_ms(0.3);
					stop();
				}
				else if((left_status == false) && (center_status == true) && (right_status == true))
     962:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     966:	88 23       	and	r24, r24
     968:	21 f3       	breq	.-56     	; 0x932 <__stack+0x33>
     96a:	8a cc       	rjmp	.-1772   	; 0x280 <on_track+0xb6>
					_delay_ms(0.3);
					forward();
					_delay_ms(0.3);
					stop();
				}
				else if((left_status == false) && (center_status == false) && (right_status == false))
     96c:	88 23       	and	r24, r24
     96e:	09 f4       	brne	.+2      	; 0x972 <__stack+0x73>
     970:	9a cc       	rjmp	.-1740   	; 0x2a6 <on_track+0xdc>
     972:	df cf       	rjmp	.-66     	; 0x932 <__stack+0x33>
					_delay_ms(10);
					forward();
					_delay_ms(10);
					stop();
				}
				else if((left_status == true) && (center_status == true) && (right_status == false))
     974:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     978:	81 11       	cpse	r24, r1
     97a:	af cd       	rjmp	.-1186   	; 0x4da <__LOCK_REGION_LENGTH__+0xda>
     97c:	e7 cc       	rjmp	.-1586   	; 0x34c <on_track+0x182>
							++j;
							break;
						}
					}
				}
				else if((left_status == true) && (center_status == true) && (right_status == true))
     97e:	88 23       	and	r24, r24
     980:	c1 f2       	breq	.-80     	; 0x932 <__stack+0x33>
     982:	ab cd       	rjmp	.-1194   	; 0x4da <__LOCK_REGION_LENGTH__+0xda>
					_delay_ms(10);
					forward();
					_delay_ms(10);
					stop();
				}
				else if((left_status == false) && (center_status == true) && (right_status == true))
     984:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     988:	88 23       	and	r24, r24
     98a:	99 f2       	breq	.-90     	; 0x932 <__stack+0x33>
     98c:	0e cd       	rjmp	.-1508   	; 0x3aa <on_track+0x1e0>
					_delay_ms(5);
					forward();
					_delay_ms(10);
					stop();
				}
				else if((left_status == false) && (center_status == false) && (right_status == false))
     98e:	88 23       	and	r24, r24
     990:	09 f4       	brne	.+2      	; 0x994 <__stack+0x95>
     992:	1e cd       	rjmp	.-1476   	; 0x3d0 <on_track+0x206>
     994:	ce cf       	rjmp	.-100    	; 0x932 <__stack+0x33>
						_delay_ms(10);
						forward();
						_delay_ms(10);
						stop();
					}
					else if((left_status == false) && (center_status == false) && (right_status == true))
     996:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     99a:	88 23       	and	r24, r24
     99c:	09 f4       	brne	.+2      	; 0x9a0 <__stack+0xa1>
     99e:	22 ce       	rjmp	.-956    	; 0x5e4 <__LOCK_REGION_LENGTH__+0x1e4>
     9a0:	d9 cd       	rjmp	.-1102   	; 0x554 <__LOCK_REGION_LENGTH__+0x154>
						_delay_ms(5);
						forward();
						_delay_ms(10);
						stop();
					}
					else if((left_status == false) && (center_status == true) && (right_status == false))
     9a2:	81 11       	cpse	r24, r1
     9a4:	19 ce       	rjmp	.-974    	; 0x5d8 <__LOCK_REGION_LENGTH__+0x1d8>
     9a6:	1e ce       	rjmp	.-964    	; 0x5e4 <__LOCK_REGION_LENGTH__+0x1e4>
						_delay_ms(10);
						forward();
						_delay_ms(10);
						stop();
					}
					else if((left_status == true) && (center_status == false) && (right_status == false))
     9a8:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     9ac:	81 11       	cpse	r24, r1
     9ae:	1a ce       	rjmp	.-972    	; 0x5e4 <__LOCK_REGION_LENGTH__+0x1e4>
     9b0:	00 ce       	rjmp	.-1024   	; 0x5b2 <__LOCK_REGION_LENGTH__+0x1b2>
						_delay_ms(10);
						forward();
						_delay_ms(10);
						stop();
					}
					else if((left_status == true) && (center_status == true) && (right_status == false))
     9b2:	90 91 3c 01 	lds	r25, 0x013C	; 0x80013c <right_status>
     9b6:	91 11       	cpse	r25, r1
     9b8:	0b c0       	rjmp	.+22     	; 0x9d0 <__stack+0xd1>
     9ba:	3c ce       	rjmp	.-904    	; 0x634 <__LOCK_REGION_LENGTH__+0x234>
						_delay_ms(5);
						forward();
						_delay_ms(10);
						stop();
					}
					else if((left_status == true) && (center_status == false) && (right_status == true))
     9bc:	88 23       	and	r24, r24
     9be:	09 f4       	brne	.+2      	; 0x9c2 <__stack+0xc3>
     9c0:	7b ce       	rjmp	.-778    	; 0x6b8 <__LOCK_REGION_LENGTH__+0x2b8>
     9c2:	82 ce       	rjmp	.-764    	; 0x6c8 <__LOCK_REGION_LENGTH__+0x2c8>
						_delay_ms(10);
						forward();
						_delay_ms(10);
						stop();
					}
					else if((left_status == false) && (center_status == true) && (right_status == true))
     9c4:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     9c8:	88 23       	and	r24, r24
     9ca:	09 f4       	brne	.+2      	; 0x9ce <__stack+0xcf>
     9cc:	b2 cf       	rjmp	.-156    	; 0x932 <__stack+0x33>
     9ce:	61 ce       	rjmp	.-830    	; 0x692 <__LOCK_REGION_LENGTH__+0x292>
						_delay_ms(10);
						stop();
					}
					else if((left_status == true) && (center_status == false) && (right_status == true))
						last = true;
					else if((left_status == true) && (center_status == true) && (right_status == true))
     9d0:	81 11       	cpse	r24, r1
     9d2:	7a ce       	rjmp	.-780    	; 0x6c8 <__LOCK_REGION_LENGTH__+0x2c8>
     9d4:	ae cf       	rjmp	.-164    	; 0x932 <__stack+0x33>
					_delay_ms(5);
					left();
					_delay_ms(10);
					break;
				}
				else if((left_status == true) && (center_status == true) && (right_status == true))
     9d6:	88 23       	and	r24, r24
     9d8:	09 f4       	brne	.+2      	; 0x9dc <__stack+0xdd>
     9da:	ab cf       	rjmp	.-170    	; 0x932 <__stack+0x33>
     9dc:	09 cf       	rjmp	.-494    	; 0x7f0 <__LOCK_REGION_LENGTH__+0x3f0>
					_delay_ms(10);
					forward();
					_delay_ms(10);
					stop();
				}
				else if((left_status == true) && (center_status == true) && (right_status == false))
     9de:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     9e2:	81 11       	cpse	r24, r1
     9e4:	05 cf       	rjmp	.-502    	; 0x7f0 <__LOCK_REGION_LENGTH__+0x3f0>
     9e6:	a5 ce       	rjmp	.-694    	; 0x732 <__LOCK_REGION_LENGTH__+0x332>
					_delay_ms(5);
					forward();
					_delay_ms(10);
					stop();
				}
				else if((left_status == false) && (center_status == false) && (right_status == false))
     9e8:	88 23       	and	r24, r24
     9ea:	09 f4       	brne	.+2      	; 0x9ee <__stack+0xef>
     9ec:	e4 ce       	rjmp	.-568    	; 0x7b6 <__LOCK_REGION_LENGTH__+0x3b6>
     9ee:	a1 cf       	rjmp	.-190    	; 0x932 <__stack+0x33>
					_delay_ms(10);
					forward();
					_delay_ms(10);
					stop();
				}
				else if((left_status == false) && (center_status == true) && (right_status == true))
     9f0:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     9f4:	88 23       	and	r24, r24
     9f6:	09 f4       	brne	.+2      	; 0x9fa <__stack+0xfb>
     9f8:	9c cf       	rjmp	.-200    	; 0x932 <__stack+0x33>
     9fa:	ca ce       	rjmp	.-620    	; 0x790 <__LOCK_REGION_LENGTH__+0x390>
					_delay_ms(5);
					left();
					_delay_ms(10);
					break;
				}
				else if((left_status == true) && (center_status == true) && (right_status == true))
     9fc:	88 23       	and	r24, r24
     9fe:	09 f4       	brne	.+2      	; 0xa02 <__stack+0x103>
     a00:	98 cf       	rjmp	.-208    	; 0x932 <__stack+0x33>
     a02:	87 cf       	rjmp	.-242    	; 0x912 <__stack+0x13>
					_delay_ms(10);
					forward();
					_delay_ms(10);
					stop();
				}
				else if((left_status == true) && (center_status == true) && (right_status == false))
     a04:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     a08:	81 11       	cpse	r24, r1
     a0a:	83 cf       	rjmp	.-250    	; 0x912 <__stack+0x13>
     a0c:	23 cf       	rjmp	.-442    	; 0x854 <__LOCK_REGION_LENGTH__+0x454>
					_delay_ms(10);
					forward();
					_delay_ms(10);
					stop();
				}
				else if((left_status == false) && (center_status == true) && (right_status == true))
     a0e:	80 91 3c 01 	lds	r24, 0x013C	; 0x80013c <right_status>
     a12:	88 23       	and	r24, r24
     a14:	09 f4       	brne	.+2      	; 0xa18 <__stack+0x119>
     a16:	8d cf       	rjmp	.-230    	; 0x932 <__stack+0x33>
     a18:	4c cf       	rjmp	.-360    	; 0x8b2 <__LOCK_REGION_LENGTH__+0x4b2>
					_delay_ms(5);
					forward();
					_delay_ms(10);
					stop();
				}
				else if((left_status == false) && (center_status == false) && (right_status == false))
     a1a:	88 23       	and	r24, r24
     a1c:	09 f4       	brne	.+2      	; 0xa20 <__stack+0x121>
     a1e:	5c cf       	rjmp	.-328    	; 0x8d8 <__LOCK_REGION_LENGTH__+0x4d8>
     a20:	88 cf       	rjmp	.-240    	; 0x932 <__stack+0x33>
				}
			}	
		}
		
		forward();
}
     a22:	cf 91       	pop	r28
     a24:	08 95       	ret

00000a26 <configure_direction>:
 * Logic: This function configures the direction of the turtle, after looking at the next path from 'path_col' array
 * Example Call: configure_direction();
 */
void configure_direction()
{	
	if(row == 1)
     a26:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <row>
     a2a:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <row+0x1>
     a2e:	81 30       	cpi	r24, 0x01	; 1
     a30:	91 05       	cpc	r25, r1
     a32:	09 f0       	breq	.+2      	; 0xa36 <configure_direction+0x10>
     a34:	70 c0       	rjmp	.+224    	; 0xb16 <configure_direction+0xf0>
	{
		if(path_col[i] > current_pos)
     a36:	e0 91 20 01 	lds	r30, 0x0120	; 0x800120 <i>
     a3a:	f0 91 21 01 	lds	r31, 0x0121	; 0x800121 <i+0x1>
     a3e:	ee 0f       	add	r30, r30
     a40:	ff 1f       	adc	r31, r31
     a42:	ee 0f       	add	r30, r30
     a44:	ff 1f       	adc	r31, r31
     a46:	ec 5d       	subi	r30, 0xDC	; 220
     a48:	fe 4f       	sbci	r31, 0xFE	; 254
     a4a:	20 91 05 01 	lds	r18, 0x0105	; 0x800105 <current_pos>
     a4e:	30 91 06 01 	lds	r19, 0x0106	; 0x800106 <current_pos+0x1>
     a52:	40 91 07 01 	lds	r20, 0x0107	; 0x800107 <current_pos+0x2>
     a56:	50 91 08 01 	lds	r21, 0x0108	; 0x800108 <current_pos+0x3>
     a5a:	60 81       	ld	r22, Z
     a5c:	71 81       	ldd	r23, Z+1	; 0x01
     a5e:	82 81       	ldd	r24, Z+2	; 0x02
     a60:	93 81       	ldd	r25, Z+3	; 0x03
     a62:	0e 94 26 0a 	call	0x144c	; 0x144c <__gesf2>
     a66:	18 16       	cp	r1, r24
     a68:	5c f5       	brge	.+86     	; 0xac0 <configure_direction+0x9a>
		{
			right();
     a6a:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     a6e:	2f ef       	ldi	r18, 0xFF	; 255
     a70:	89 e8       	ldi	r24, 0x89	; 137
     a72:	96 e6       	ldi	r25, 0x66	; 102
     a74:	21 50       	subi	r18, 0x01	; 1
     a76:	80 40       	sbci	r24, 0x00	; 0
     a78:	90 40       	sbci	r25, 0x00	; 0
     a7a:	e1 f7       	brne	.-8      	; 0xa74 <configure_direction+0x4e>
     a7c:	00 c0       	rjmp	.+0      	; 0xa7e <configure_direction+0x58>
     a7e:	00 00       	nop
			_delay_ms(2100);                                      // ## Path_2 values --> _delay_ms(1900);
			stop();
     a80:	0e 94 98 00 	call	0x130	; 0x130 <stop>
			dir_status = false;
     a84:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <dir_status>
			dir = false;
     a88:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
			pat = true;
     a8c:	81 e0       	ldi	r24, 0x01	; 1
     a8e:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <pat>
			++row;
     a92:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <row>
     a96:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <row+0x1>
     a9a:	01 96       	adiw	r24, 0x01	; 1
     a9c:	90 93 23 01 	sts	0x0123, r25	; 0x800123 <row+0x1>
     aa0:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <row>
			forward();
     aa4:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     aa8:	2f ef       	ldi	r18, 0xFF	; 255
     aaa:	83 ed       	ldi	r24, 0xD3	; 211
     aac:	90 e3       	ldi	r25, 0x30	; 48
     aae:	21 50       	subi	r18, 0x01	; 1
     ab0:	80 40       	sbci	r24, 0x00	; 0
     ab2:	90 40       	sbci	r25, 0x00	; 0
     ab4:	e1 f7       	brne	.-8      	; 0xaae <configure_direction+0x88>
     ab6:	00 c0       	rjmp	.+0      	; 0xab8 <configure_direction+0x92>
     ab8:	00 00       	nop
			_delay_ms(1000);
			stop();
     aba:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     abe:	08 95       	ret
		}
		else
		{
			left();
     ac0:	0e 94 91 00 	call	0x122	; 0x122 <left>
     ac4:	2f ef       	ldi	r18, 0xFF	; 255
     ac6:	89 e8       	ldi	r24, 0x89	; 137
     ac8:	96 e6       	ldi	r25, 0x66	; 102
     aca:	21 50       	subi	r18, 0x01	; 1
     acc:	80 40       	sbci	r24, 0x00	; 0
     ace:	90 40       	sbci	r25, 0x00	; 0
     ad0:	e1 f7       	brne	.-8      	; 0xaca <configure_direction+0xa4>
     ad2:	00 c0       	rjmp	.+0      	; 0xad4 <configure_direction+0xae>
     ad4:	00 00       	nop
			_delay_ms(2100);                                      // ## Path_2 values --> _delay_ms(1900);
			stop();
     ad6:	0e 94 98 00 	call	0x130	; 0x130 <stop>
			dir_status = true;
     ada:	81 e0       	ldi	r24, 0x01	; 1
     adc:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <dir_status>
			dir = false;
     ae0:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
			pat =true;
     ae4:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <pat>
			++row;
     ae8:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <row>
     aec:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <row+0x1>
     af0:	01 96       	adiw	r24, 0x01	; 1
     af2:	90 93 23 01 	sts	0x0123, r25	; 0x800123 <row+0x1>
     af6:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <row>
			forward();
     afa:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     afe:	2f ef       	ldi	r18, 0xFF	; 255
     b00:	83 ed       	ldi	r24, 0xD3	; 211
     b02:	90 e3       	ldi	r25, 0x30	; 48
     b04:	21 50       	subi	r18, 0x01	; 1
     b06:	80 40       	sbci	r24, 0x00	; 0
     b08:	90 40       	sbci	r25, 0x00	; 0
     b0a:	e1 f7       	brne	.-8      	; 0xb04 <configure_direction+0xde>
     b0c:	00 c0       	rjmp	.+0      	; 0xb0e <configure_direction+0xe8>
     b0e:	00 00       	nop
			_delay_ms(1000);
			stop();
     b10:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     b14:	08 95       	ret
		}	
	}
	else if(row == 3)
     b16:	83 30       	cpi	r24, 0x03	; 3
     b18:	91 05       	cpc	r25, r1
     b1a:	09 f0       	breq	.+2      	; 0xb1e <configure_direction+0xf8>
     b1c:	70 c0       	rjmp	.+224    	; 0xbfe <configure_direction+0x1d8>
	{
		if(path_col[i] > current_pos)
     b1e:	e0 91 20 01 	lds	r30, 0x0120	; 0x800120 <i>
     b22:	f0 91 21 01 	lds	r31, 0x0121	; 0x800121 <i+0x1>
     b26:	ee 0f       	add	r30, r30
     b28:	ff 1f       	adc	r31, r31
     b2a:	ee 0f       	add	r30, r30
     b2c:	ff 1f       	adc	r31, r31
     b2e:	ec 5d       	subi	r30, 0xDC	; 220
     b30:	fe 4f       	sbci	r31, 0xFE	; 254
     b32:	20 91 05 01 	lds	r18, 0x0105	; 0x800105 <current_pos>
     b36:	30 91 06 01 	lds	r19, 0x0106	; 0x800106 <current_pos+0x1>
     b3a:	40 91 07 01 	lds	r20, 0x0107	; 0x800107 <current_pos+0x2>
     b3e:	50 91 08 01 	lds	r21, 0x0108	; 0x800108 <current_pos+0x3>
     b42:	60 81       	ld	r22, Z
     b44:	71 81       	ldd	r23, Z+1	; 0x01
     b46:	82 81       	ldd	r24, Z+2	; 0x02
     b48:	93 81       	ldd	r25, Z+3	; 0x03
     b4a:	0e 94 26 0a 	call	0x144c	; 0x144c <__gesf2>
     b4e:	18 16       	cp	r1, r24
     b50:	5c f5       	brge	.+86     	; 0xba8 <configure_direction+0x182>
		{
			right();
     b52:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     b56:	2f ef       	ldi	r18, 0xFF	; 255
     b58:	8b e6       	ldi	r24, 0x6B	; 107
     b5a:	9b e6       	ldi	r25, 0x6B	; 107
     b5c:	21 50       	subi	r18, 0x01	; 1
     b5e:	80 40       	sbci	r24, 0x00	; 0
     b60:	90 40       	sbci	r25, 0x00	; 0
     b62:	e1 f7       	brne	.-8      	; 0xb5c <configure_direction+0x136>
     b64:	00 c0       	rjmp	.+0      	; 0xb66 <configure_direction+0x140>
     b66:	00 00       	nop
			_delay_ms(2200);
			stop();
     b68:	0e 94 98 00 	call	0x130	; 0x130 <stop>
			dir_status = false;
     b6c:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <dir_status>
			dir = false;
     b70:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
			pat = true;
     b74:	81 e0       	ldi	r24, 0x01	; 1
     b76:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <pat>
			++row;
     b7a:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <row>
     b7e:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <row+0x1>
     b82:	01 96       	adiw	r24, 0x01	; 1
     b84:	90 93 23 01 	sts	0x0123, r25	; 0x800123 <row+0x1>
     b88:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <row>
			forward();
     b8c:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     b90:	2f ef       	ldi	r18, 0xFF	; 255
     b92:	83 ed       	ldi	r24, 0xD3	; 211
     b94:	90 e3       	ldi	r25, 0x30	; 48
     b96:	21 50       	subi	r18, 0x01	; 1
     b98:	80 40       	sbci	r24, 0x00	; 0
     b9a:	90 40       	sbci	r25, 0x00	; 0
     b9c:	e1 f7       	brne	.-8      	; 0xb96 <configure_direction+0x170>
     b9e:	00 c0       	rjmp	.+0      	; 0xba0 <configure_direction+0x17a>
     ba0:	00 00       	nop
			_delay_ms(1000);
			stop();
     ba2:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     ba6:	08 95       	ret
		}
		else
		{
			left();
     ba8:	0e 94 91 00 	call	0x122	; 0x122 <left>
     bac:	2f ef       	ldi	r18, 0xFF	; 255
     bae:	8b e6       	ldi	r24, 0x6B	; 107
     bb0:	9b e6       	ldi	r25, 0x6B	; 107
     bb2:	21 50       	subi	r18, 0x01	; 1
     bb4:	80 40       	sbci	r24, 0x00	; 0
     bb6:	90 40       	sbci	r25, 0x00	; 0
     bb8:	e1 f7       	brne	.-8      	; 0xbb2 <configure_direction+0x18c>
     bba:	00 c0       	rjmp	.+0      	; 0xbbc <configure_direction+0x196>
     bbc:	00 00       	nop
			_delay_ms(2200);
			stop();
     bbe:	0e 94 98 00 	call	0x130	; 0x130 <stop>
			dir_status = true;
     bc2:	81 e0       	ldi	r24, 0x01	; 1
     bc4:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <dir_status>
			dir = false;
     bc8:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
			pat =true;
     bcc:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <pat>
			++row;
     bd0:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <row>
     bd4:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <row+0x1>
     bd8:	01 96       	adiw	r24, 0x01	; 1
     bda:	90 93 23 01 	sts	0x0123, r25	; 0x800123 <row+0x1>
     bde:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <row>
			forward();
     be2:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     be6:	2f ef       	ldi	r18, 0xFF	; 255
     be8:	83 ed       	ldi	r24, 0xD3	; 211
     bea:	90 e3       	ldi	r25, 0x30	; 48
     bec:	21 50       	subi	r18, 0x01	; 1
     bee:	80 40       	sbci	r24, 0x00	; 0
     bf0:	90 40       	sbci	r25, 0x00	; 0
     bf2:	e1 f7       	brne	.-8      	; 0xbec <configure_direction+0x1c6>
     bf4:	00 c0       	rjmp	.+0      	; 0xbf6 <configure_direction+0x1d0>
     bf6:	00 00       	nop
			_delay_ms(1000);
			stop();
     bf8:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     bfc:	08 95       	ret
		}
	}
	else if(row == 4)
     bfe:	84 30       	cpi	r24, 0x04	; 4
     c00:	91 05       	cpc	r25, r1
     c02:	09 f0       	breq	.+2      	; 0xc06 <configure_direction+0x1e0>
     c04:	70 c0       	rjmp	.+224    	; 0xce6 <configure_direction+0x2c0>
	{
		if(path_col[i] > current_pos)
     c06:	e0 91 20 01 	lds	r30, 0x0120	; 0x800120 <i>
     c0a:	f0 91 21 01 	lds	r31, 0x0121	; 0x800121 <i+0x1>
     c0e:	ee 0f       	add	r30, r30
     c10:	ff 1f       	adc	r31, r31
     c12:	ee 0f       	add	r30, r30
     c14:	ff 1f       	adc	r31, r31
     c16:	ec 5d       	subi	r30, 0xDC	; 220
     c18:	fe 4f       	sbci	r31, 0xFE	; 254
     c1a:	20 91 05 01 	lds	r18, 0x0105	; 0x800105 <current_pos>
     c1e:	30 91 06 01 	lds	r19, 0x0106	; 0x800106 <current_pos+0x1>
     c22:	40 91 07 01 	lds	r20, 0x0107	; 0x800107 <current_pos+0x2>
     c26:	50 91 08 01 	lds	r21, 0x0108	; 0x800108 <current_pos+0x3>
     c2a:	60 81       	ld	r22, Z
     c2c:	71 81       	ldd	r23, Z+1	; 0x01
     c2e:	82 81       	ldd	r24, Z+2	; 0x02
     c30:	93 81       	ldd	r25, Z+3	; 0x03
     c32:	0e 94 26 0a 	call	0x144c	; 0x144c <__gesf2>
     c36:	18 16       	cp	r1, r24
     c38:	5c f5       	brge	.+86     	; 0xc90 <configure_direction+0x26a>
		{
			right();
     c3a:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     c3e:	2f ef       	ldi	r18, 0xFF	; 255
     c40:	8d e4       	ldi	r24, 0x4D	; 77
     c42:	90 e7       	ldi	r25, 0x70	; 112
     c44:	21 50       	subi	r18, 0x01	; 1
     c46:	80 40       	sbci	r24, 0x00	; 0
     c48:	90 40       	sbci	r25, 0x00	; 0
     c4a:	e1 f7       	brne	.-8      	; 0xc44 <configure_direction+0x21e>
     c4c:	00 c0       	rjmp	.+0      	; 0xc4e <configure_direction+0x228>
     c4e:	00 00       	nop
			_delay_ms(2300);
			stop();
     c50:	0e 94 98 00 	call	0x130	; 0x130 <stop>
			dir_status = false;
     c54:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <dir_status>
			dir = false;
     c58:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
			pat = true;
     c5c:	81 e0       	ldi	r24, 0x01	; 1
     c5e:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <pat>
			++row;
     c62:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <row>
     c66:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <row+0x1>
     c6a:	01 96       	adiw	r24, 0x01	; 1
     c6c:	90 93 23 01 	sts	0x0123, r25	; 0x800123 <row+0x1>
     c70:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <row>
			forward();
     c74:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     c78:	2f ef       	ldi	r18, 0xFF	; 255
     c7a:	83 ed       	ldi	r24, 0xD3	; 211
     c7c:	90 e3       	ldi	r25, 0x30	; 48
     c7e:	21 50       	subi	r18, 0x01	; 1
     c80:	80 40       	sbci	r24, 0x00	; 0
     c82:	90 40       	sbci	r25, 0x00	; 0
     c84:	e1 f7       	brne	.-8      	; 0xc7e <configure_direction+0x258>
     c86:	00 c0       	rjmp	.+0      	; 0xc88 <configure_direction+0x262>
     c88:	00 00       	nop
			_delay_ms(1000);
			stop();
     c8a:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     c8e:	08 95       	ret
		}
		else
		{
			left();
     c90:	0e 94 91 00 	call	0x122	; 0x122 <left>
     c94:	2f ef       	ldi	r18, 0xFF	; 255
     c96:	8d e4       	ldi	r24, 0x4D	; 77
     c98:	90 e7       	ldi	r25, 0x70	; 112
     c9a:	21 50       	subi	r18, 0x01	; 1
     c9c:	80 40       	sbci	r24, 0x00	; 0
     c9e:	90 40       	sbci	r25, 0x00	; 0
     ca0:	e1 f7       	brne	.-8      	; 0xc9a <configure_direction+0x274>
     ca2:	00 c0       	rjmp	.+0      	; 0xca4 <configure_direction+0x27e>
     ca4:	00 00       	nop
			_delay_ms(2300);
			stop();
     ca6:	0e 94 98 00 	call	0x130	; 0x130 <stop>
			dir_status = true;
     caa:	81 e0       	ldi	r24, 0x01	; 1
     cac:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <dir_status>
			dir = false;
     cb0:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
			pat =true;
     cb4:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <pat>
			++row;
     cb8:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <row>
     cbc:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <row+0x1>
     cc0:	01 96       	adiw	r24, 0x01	; 1
     cc2:	90 93 23 01 	sts	0x0123, r25	; 0x800123 <row+0x1>
     cc6:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <row>
			forward();
     cca:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     cce:	2f ef       	ldi	r18, 0xFF	; 255
     cd0:	83 ed       	ldi	r24, 0xD3	; 211
     cd2:	90 e3       	ldi	r25, 0x30	; 48
     cd4:	21 50       	subi	r18, 0x01	; 1
     cd6:	80 40       	sbci	r24, 0x00	; 0
     cd8:	90 40       	sbci	r25, 0x00	; 0
     cda:	e1 f7       	brne	.-8      	; 0xcd4 <configure_direction+0x2ae>
     cdc:	00 c0       	rjmp	.+0      	; 0xcde <configure_direction+0x2b8>
     cde:	00 00       	nop
			_delay_ms(1000);
			stop();
     ce0:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     ce4:	08 95       	ret
		}
	}
	else if(row == 5)
     ce6:	05 97       	sbiw	r24, 0x05	; 5
     ce8:	09 f0       	breq	.+2      	; 0xcec <configure_direction+0x2c6>
     cea:	70 c0       	rjmp	.+224    	; 0xdcc <configure_direction+0x3a6>
	{
		if(current_pos > path_col[i])
     cec:	e0 91 20 01 	lds	r30, 0x0120	; 0x800120 <i>
     cf0:	f0 91 21 01 	lds	r31, 0x0121	; 0x800121 <i+0x1>
     cf4:	ee 0f       	add	r30, r30
     cf6:	ff 1f       	adc	r31, r31
     cf8:	ee 0f       	add	r30, r30
     cfa:	ff 1f       	adc	r31, r31
     cfc:	ec 5d       	subi	r30, 0xDC	; 220
     cfe:	fe 4f       	sbci	r31, 0xFE	; 254
     d00:	20 91 05 01 	lds	r18, 0x0105	; 0x800105 <current_pos>
     d04:	30 91 06 01 	lds	r19, 0x0106	; 0x800106 <current_pos+0x1>
     d08:	40 91 07 01 	lds	r20, 0x0107	; 0x800107 <current_pos+0x2>
     d0c:	50 91 08 01 	lds	r21, 0x0108	; 0x800108 <current_pos+0x3>
     d10:	60 81       	ld	r22, Z
     d12:	71 81       	ldd	r23, Z+1	; 0x01
     d14:	82 81       	ldd	r24, Z+2	; 0x02
     d16:	93 81       	ldd	r25, Z+3	; 0x03
     d18:	0e 94 ac 09 	call	0x1358	; 0x1358 <__cmpsf2>
     d1c:	88 23       	and	r24, r24
     d1e:	5c f5       	brge	.+86     	; 0xd76 <configure_direction+0x350>
		{
			left();
     d20:	0e 94 91 00 	call	0x122	; 0x122 <left>
     d24:	2f ef       	ldi	r18, 0xFF	; 255
     d26:	8a ef       	ldi	r24, 0xFA	; 250
     d28:	98 e6       	ldi	r25, 0x68	; 104
     d2a:	21 50       	subi	r18, 0x01	; 1
     d2c:	80 40       	sbci	r24, 0x00	; 0
     d2e:	90 40       	sbci	r25, 0x00	; 0
     d30:	e1 f7       	brne	.-8      	; 0xd2a <configure_direction+0x304>
     d32:	00 c0       	rjmp	.+0      	; 0xd34 <configure_direction+0x30e>
     d34:	00 00       	nop
			_delay_ms(2150);
			stop();
     d36:	0e 94 98 00 	call	0x130	; 0x130 <stop>
			dir_status = true;
     d3a:	81 e0       	ldi	r24, 0x01	; 1
     d3c:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <dir_status>
			dir = false;
     d40:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
			pat = true;
     d44:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <pat>
			++row;
     d48:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <row>
     d4c:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <row+0x1>
     d50:	01 96       	adiw	r24, 0x01	; 1
     d52:	90 93 23 01 	sts	0x0123, r25	; 0x800123 <row+0x1>
     d56:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <row>
			forward();
     d5a:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     d5e:	2f ef       	ldi	r18, 0xFF	; 255
     d60:	83 ed       	ldi	r24, 0xD3	; 211
     d62:	90 e3       	ldi	r25, 0x30	; 48
     d64:	21 50       	subi	r18, 0x01	; 1
     d66:	80 40       	sbci	r24, 0x00	; 0
     d68:	90 40       	sbci	r25, 0x00	; 0
     d6a:	e1 f7       	brne	.-8      	; 0xd64 <configure_direction+0x33e>
     d6c:	00 c0       	rjmp	.+0      	; 0xd6e <configure_direction+0x348>
     d6e:	00 00       	nop
			_delay_ms(1000);
			stop();
     d70:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     d74:	08 95       	ret
		}
		else
		{
			right();
     d76:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     d7a:	2f ef       	ldi	r18, 0xFF	; 255
     d7c:	8a ef       	ldi	r24, 0xFA	; 250
     d7e:	98 e6       	ldi	r25, 0x68	; 104
     d80:	21 50       	subi	r18, 0x01	; 1
     d82:	80 40       	sbci	r24, 0x00	; 0
     d84:	90 40       	sbci	r25, 0x00	; 0
     d86:	e1 f7       	brne	.-8      	; 0xd80 <configure_direction+0x35a>
     d88:	00 c0       	rjmp	.+0      	; 0xd8a <configure_direction+0x364>
     d8a:	00 00       	nop
			_delay_ms(2150);
			stop();
     d8c:	0e 94 98 00 	call	0x130	; 0x130 <stop>
			dir_status = false;
     d90:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <dir_status>
			dir = false;
     d94:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
			pat = true;
     d98:	81 e0       	ldi	r24, 0x01	; 1
     d9a:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <pat>
			++row;
     d9e:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <row>
     da2:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <row+0x1>
     da6:	01 96       	adiw	r24, 0x01	; 1
     da8:	90 93 23 01 	sts	0x0123, r25	; 0x800123 <row+0x1>
     dac:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <row>
			forward();
     db0:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     db4:	2f ef       	ldi	r18, 0xFF	; 255
     db6:	83 ed       	ldi	r24, 0xD3	; 211
     db8:	90 e3       	ldi	r25, 0x30	; 48
     dba:	21 50       	subi	r18, 0x01	; 1
     dbc:	80 40       	sbci	r24, 0x00	; 0
     dbe:	90 40       	sbci	r25, 0x00	; 0
     dc0:	e1 f7       	brne	.-8      	; 0xdba <configure_direction+0x394>
     dc2:	00 c0       	rjmp	.+0      	; 0xdc4 <configure_direction+0x39e>
     dc4:	00 00       	nop
			_delay_ms(1000);
			stop();
     dc6:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     dca:	08 95       	ret
		}
	}
	else
	{
		if(path_col[i] > current_pos)
     dcc:	e0 91 20 01 	lds	r30, 0x0120	; 0x800120 <i>
     dd0:	f0 91 21 01 	lds	r31, 0x0121	; 0x800121 <i+0x1>
     dd4:	ee 0f       	add	r30, r30
     dd6:	ff 1f       	adc	r31, r31
     dd8:	ee 0f       	add	r30, r30
     dda:	ff 1f       	adc	r31, r31
     ddc:	ec 5d       	subi	r30, 0xDC	; 220
     dde:	fe 4f       	sbci	r31, 0xFE	; 254
     de0:	20 91 05 01 	lds	r18, 0x0105	; 0x800105 <current_pos>
     de4:	30 91 06 01 	lds	r19, 0x0106	; 0x800106 <current_pos+0x1>
     de8:	40 91 07 01 	lds	r20, 0x0107	; 0x800107 <current_pos+0x2>
     dec:	50 91 08 01 	lds	r21, 0x0108	; 0x800108 <current_pos+0x3>
     df0:	60 81       	ld	r22, Z
     df2:	71 81       	ldd	r23, Z+1	; 0x01
     df4:	82 81       	ldd	r24, Z+2	; 0x02
     df6:	93 81       	ldd	r25, Z+3	; 0x03
     df8:	0e 94 26 0a 	call	0x144c	; 0x144c <__gesf2>
     dfc:	18 16       	cp	r1, r24
     dfe:	5c f5       	brge	.+86     	; 0xe56 <configure_direction+0x430>
		{
			right();
     e00:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     e04:	2f ef       	ldi	r18, 0xFF	; 255
     e06:	8a ef       	ldi	r24, 0xFA	; 250
     e08:	98 e6       	ldi	r25, 0x68	; 104
     e0a:	21 50       	subi	r18, 0x01	; 1
     e0c:	80 40       	sbci	r24, 0x00	; 0
     e0e:	90 40       	sbci	r25, 0x00	; 0
     e10:	e1 f7       	brne	.-8      	; 0xe0a <configure_direction+0x3e4>
     e12:	00 c0       	rjmp	.+0      	; 0xe14 <configure_direction+0x3ee>
     e14:	00 00       	nop
			_delay_ms(2150);
			stop();
     e16:	0e 94 98 00 	call	0x130	; 0x130 <stop>
			dir_status = false;
     e1a:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <dir_status>
			dir = false;
     e1e:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
			pat = true;
     e22:	81 e0       	ldi	r24, 0x01	; 1
     e24:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <pat>
			++row;
     e28:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <row>
     e2c:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <row+0x1>
     e30:	01 96       	adiw	r24, 0x01	; 1
     e32:	90 93 23 01 	sts	0x0123, r25	; 0x800123 <row+0x1>
     e36:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <row>
			forward();
     e3a:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     e3e:	2f ef       	ldi	r18, 0xFF	; 255
     e40:	83 ed       	ldi	r24, 0xD3	; 211
     e42:	90 e3       	ldi	r25, 0x30	; 48
     e44:	21 50       	subi	r18, 0x01	; 1
     e46:	80 40       	sbci	r24, 0x00	; 0
     e48:	90 40       	sbci	r25, 0x00	; 0
     e4a:	e1 f7       	brne	.-8      	; 0xe44 <configure_direction+0x41e>
     e4c:	00 c0       	rjmp	.+0      	; 0xe4e <configure_direction+0x428>
     e4e:	00 00       	nop
			_delay_ms(1000);
			stop();
     e50:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     e54:	08 95       	ret
		}
		else
		{
			left();
     e56:	0e 94 91 00 	call	0x122	; 0x122 <left>
     e5a:	2f ef       	ldi	r18, 0xFF	; 255
     e5c:	8a ef       	ldi	r24, 0xFA	; 250
     e5e:	98 e6       	ldi	r25, 0x68	; 104
     e60:	21 50       	subi	r18, 0x01	; 1
     e62:	80 40       	sbci	r24, 0x00	; 0
     e64:	90 40       	sbci	r25, 0x00	; 0
     e66:	e1 f7       	brne	.-8      	; 0xe60 <configure_direction+0x43a>
     e68:	00 c0       	rjmp	.+0      	; 0xe6a <configure_direction+0x444>
     e6a:	00 00       	nop
			_delay_ms(2150);
			stop();
     e6c:	0e 94 98 00 	call	0x130	; 0x130 <stop>
			dir_status = true;
     e70:	81 e0       	ldi	r24, 0x01	; 1
     e72:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <dir_status>
			dir = false;
     e76:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
			pat =true;
     e7a:	80 93 1f 01 	sts	0x011F, r24	; 0x80011f <pat>
			++row;
     e7e:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <row>
     e82:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <row+0x1>
     e86:	01 96       	adiw	r24, 0x01	; 1
     e88:	90 93 23 01 	sts	0x0123, r25	; 0x800123 <row+0x1>
     e8c:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <row>
			forward();
     e90:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     e94:	2f ef       	ldi	r18, 0xFF	; 255
     e96:	83 ed       	ldi	r24, 0xD3	; 211
     e98:	90 e3       	ldi	r25, 0x30	; 48
     e9a:	21 50       	subi	r18, 0x01	; 1
     e9c:	80 40       	sbci	r24, 0x00	; 0
     e9e:	90 40       	sbci	r25, 0x00	; 0
     ea0:	e1 f7       	brne	.-8      	; 0xe9a <configure_direction+0x474>
     ea2:	00 c0       	rjmp	.+0      	; 0xea4 <configure_direction+0x47e>
     ea4:	00 00       	nop
			_delay_ms(1000);
			stop();
     ea6:	0e 94 98 00 	call	0x130	; 0x130 <stop>
     eaa:	08 95       	ret

00000eac <configure_path>:
 * Output: None
 * Logic: This function configures the path to be taken by the turtle, after comparing the current position with the 'path_col' array
 * Example Call: configure_path();
 */
void configure_path()
{
     eac:	8f 92       	push	r8
     eae:	9f 92       	push	r9
     eb0:	af 92       	push	r10
     eb2:	bf 92       	push	r11
     eb4:	cf 92       	push	r12
     eb6:	df 92       	push	r13
     eb8:	ef 92       	push	r14
     eba:	ff 92       	push	r15
	if((row == 1) && (i == 0) && (current_pos == 4.5))
     ebc:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <row>
     ec0:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <row+0x1>
     ec4:	01 97       	sbiw	r24, 0x01	; 1
     ec6:	09 f0       	breq	.+2      	; 0xeca <configure_path+0x1e>
     ec8:	ae c0       	rjmp	.+348    	; 0x1026 <configure_path+0x17a>
     eca:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <i>
     ece:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <i+0x1>
     ed2:	89 2b       	or	r24, r25
     ed4:	09 f0       	breq	.+2      	; 0xed8 <configure_path+0x2c>
     ed6:	a7 c0       	rjmp	.+334    	; 0x1026 <configure_path+0x17a>
     ed8:	20 e0       	ldi	r18, 0x00	; 0
     eda:	30 e0       	ldi	r19, 0x00	; 0
     edc:	40 e9       	ldi	r20, 0x90	; 144
     ede:	50 e4       	ldi	r21, 0x40	; 64
     ee0:	60 91 05 01 	lds	r22, 0x0105	; 0x800105 <current_pos>
     ee4:	70 91 06 01 	lds	r23, 0x0106	; 0x800106 <current_pos+0x1>
     ee8:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <current_pos+0x2>
     eec:	90 91 08 01 	lds	r25, 0x0108	; 0x800108 <current_pos+0x3>
     ef0:	0e 94 ac 09 	call	0x1358	; 0x1358 <__cmpsf2>
     ef4:	81 11       	cpse	r24, r1
     ef6:	97 c0       	rjmp	.+302    	; 0x1026 <configure_path+0x17a>
	{
		if(current_pos > path_col[i])
     ef8:	c0 90 24 01 	lds	r12, 0x0124	; 0x800124 <path_col>
     efc:	d0 90 25 01 	lds	r13, 0x0125	; 0x800125 <path_col+0x1>
     f00:	e0 90 26 01 	lds	r14, 0x0126	; 0x800126 <path_col+0x2>
     f04:	f0 90 27 01 	lds	r15, 0x0127	; 0x800127 <path_col+0x3>
     f08:	20 e0       	ldi	r18, 0x00	; 0
     f0a:	30 e0       	ldi	r19, 0x00	; 0
     f0c:	40 e9       	ldi	r20, 0x90	; 144
     f0e:	50 e4       	ldi	r21, 0x40	; 64
     f10:	c7 01       	movw	r24, r14
     f12:	b6 01       	movw	r22, r12
     f14:	0e 94 ac 09 	call	0x1358	; 0x1358 <__cmpsf2>
     f18:	88 23       	and	r24, r24
     f1a:	6c f4       	brge	.+26     	; 0xf36 <configure_path+0x8a>
			current_pos = floor(current_pos);
     f1c:	80 e0       	ldi	r24, 0x00	; 0
     f1e:	90 e0       	ldi	r25, 0x00	; 0
     f20:	a0 e8       	ldi	r26, 0x80	; 128
     f22:	b0 e4       	ldi	r27, 0x40	; 64
     f24:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <current_pos>
     f28:	90 93 06 01 	sts	0x0106, r25	; 0x800106 <current_pos+0x1>
     f2c:	a0 93 07 01 	sts	0x0107, r26	; 0x800107 <current_pos+0x2>
     f30:	b0 93 08 01 	sts	0x0108, r27	; 0x800108 <current_pos+0x3>
     f34:	0c c0       	rjmp	.+24     	; 0xf4e <configure_path+0xa2>
		else
			current_pos = ceil(current_pos);
     f36:	80 e0       	ldi	r24, 0x00	; 0
     f38:	90 e0       	ldi	r25, 0x00	; 0
     f3a:	a0 ea       	ldi	r26, 0xA0	; 160
     f3c:	b0 e4       	ldi	r27, 0x40	; 64
     f3e:	80 93 05 01 	sts	0x0105, r24	; 0x800105 <current_pos>
     f42:	90 93 06 01 	sts	0x0106, r25	; 0x800106 <current_pos+0x1>
     f46:	a0 93 07 01 	sts	0x0107, r26	; 0x800107 <current_pos+0x2>
     f4a:	b0 93 08 01 	sts	0x0108, r27	; 0x800108 <current_pos+0x3>
		
		if(current_pos == path_col[i])
     f4e:	20 91 05 01 	lds	r18, 0x0105	; 0x800105 <current_pos>
     f52:	30 91 06 01 	lds	r19, 0x0106	; 0x800106 <current_pos+0x1>
     f56:	40 91 07 01 	lds	r20, 0x0107	; 0x800107 <current_pos+0x2>
     f5a:	50 91 08 01 	lds	r21, 0x0108	; 0x800108 <current_pos+0x3>
     f5e:	c7 01       	movw	r24, r14
     f60:	b6 01       	movw	r22, r12
     f62:	0e 94 ac 09 	call	0x1358	; 0x1358 <__cmpsf2>
     f66:	81 11       	cpse	r24, r1
     f68:	52 c0       	rjmp	.+164    	; 0x100e <configure_path+0x162>
		{
			if(dir_status)
     f6a:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <dir_status>
     f6e:	88 23       	and	r24, r24
     f70:	39 f1       	breq	.+78     	; 0xfc0 <configure_path+0x114>
			{
				right();
     f72:	0e 94 8a 00 	call	0x114	; 0x114 <right>
     f76:	2f ef       	ldi	r18, 0xFF	; 255
     f78:	8b e6       	ldi	r24, 0x6B	; 107
     f7a:	9b e6       	ldi	r25, 0x6B	; 107
     f7c:	21 50       	subi	r18, 0x01	; 1
     f7e:	80 40       	sbci	r24, 0x00	; 0
     f80:	90 40       	sbci	r25, 0x00	; 0
     f82:	e1 f7       	brne	.-8      	; 0xf7c <configure_path+0xd0>
     f84:	00 c0       	rjmp	.+0      	; 0xf86 <configure_path+0xda>
     f86:	00 00       	nop
				_delay_ms(2200);
				stop();
     f88:	0e 94 98 00 	call	0x130	; 0x130 <stop>
				forward();
     f8c:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     f90:	2f ef       	ldi	r18, 0xFF	; 255
     f92:	83 ed       	ldi	r24, 0xD3	; 211
     f94:	90 e3       	ldi	r25, 0x30	; 48
     f96:	21 50       	subi	r18, 0x01	; 1
     f98:	80 40       	sbci	r24, 0x00	; 0
     f9a:	90 40       	sbci	r25, 0x00	; 0
     f9c:	e1 f7       	brne	.-8      	; 0xf96 <configure_path+0xea>
     f9e:	00 c0       	rjmp	.+0      	; 0xfa0 <configure_path+0xf4>
     fa0:	00 00       	nop
				_delay_ms(1000);
				++i;
     fa2:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <i>
     fa6:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <i+0x1>
     faa:	01 96       	adiw	r24, 0x01	; 1
     fac:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <i+0x1>
     fb0:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <i>
				pat = false;
     fb4:	10 92 1f 01 	sts	0x011F, r1	; 0x80011f <pat>
				dir = true;
     fb8:	81 e0       	ldi	r24, 0x01	; 1
     fba:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
     fbe:	e5 c0       	rjmp	.+458    	; 0x118a <configure_path+0x2de>
			}
			else
			{
				left();
     fc0:	0e 94 91 00 	call	0x122	; 0x122 <left>
     fc4:	2f ef       	ldi	r18, 0xFF	; 255
     fc6:	8b e6       	ldi	r24, 0x6B	; 107
     fc8:	9b e6       	ldi	r25, 0x6B	; 107
     fca:	21 50       	subi	r18, 0x01	; 1
     fcc:	80 40       	sbci	r24, 0x00	; 0
     fce:	90 40       	sbci	r25, 0x00	; 0
     fd0:	e1 f7       	brne	.-8      	; 0xfca <configure_path+0x11e>
     fd2:	00 c0       	rjmp	.+0      	; 0xfd4 <configure_path+0x128>
     fd4:	00 00       	nop
				_delay_ms(2200);
				stop();
     fd6:	0e 94 98 00 	call	0x130	; 0x130 <stop>
				forward();
     fda:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
     fde:	2f ef       	ldi	r18, 0xFF	; 255
     fe0:	83 ed       	ldi	r24, 0xD3	; 211
     fe2:	90 e3       	ldi	r25, 0x30	; 48
     fe4:	21 50       	subi	r18, 0x01	; 1
     fe6:	80 40       	sbci	r24, 0x00	; 0
     fe8:	90 40       	sbci	r25, 0x00	; 0
     fea:	e1 f7       	brne	.-8      	; 0xfe4 <configure_path+0x138>
     fec:	00 c0       	rjmp	.+0      	; 0xfee <configure_path+0x142>
     fee:	00 00       	nop
				_delay_ms(1000);
				++i;
     ff0:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <i>
     ff4:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <i+0x1>
     ff8:	01 96       	adiw	r24, 0x01	; 1
     ffa:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <i+0x1>
     ffe:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <i>
				pat = false;
    1002:	10 92 1f 01 	sts	0x011F, r1	; 0x80011f <pat>
				dir = true;
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
    100c:	be c0       	rjmp	.+380    	; 0x118a <configure_path+0x2de>
			}
		}
		else
		{
			forward();
    100e:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
    1012:	2f ef       	ldi	r18, 0xFF	; 255
    1014:	83 ed       	ldi	r24, 0xD3	; 211
    1016:	90 e3       	ldi	r25, 0x30	; 48
    1018:	21 50       	subi	r18, 0x01	; 1
    101a:	80 40       	sbci	r24, 0x00	; 0
    101c:	90 40       	sbci	r25, 0x00	; 0
    101e:	e1 f7       	brne	.-8      	; 0x1018 <configure_path+0x16c>
    1020:	00 c0       	rjmp	.+0      	; 0x1022 <configure_path+0x176>
    1022:	00 00       	nop
    1024:	b2 c0       	rjmp	.+356    	; 0x118a <configure_path+0x2de>
			_delay_ms(1000);
		}
	}
	else
	{
		if(current_pos > path_col[i])
    1026:	e0 91 20 01 	lds	r30, 0x0120	; 0x800120 <i>
    102a:	f0 91 21 01 	lds	r31, 0x0121	; 0x800121 <i+0x1>
    102e:	ee 0f       	add	r30, r30
    1030:	ff 1f       	adc	r31, r31
    1032:	ee 0f       	add	r30, r30
    1034:	ff 1f       	adc	r31, r31
    1036:	ec 5d       	subi	r30, 0xDC	; 220
    1038:	fe 4f       	sbci	r31, 0xFE	; 254
    103a:	c0 80       	ld	r12, Z
    103c:	d1 80       	ldd	r13, Z+1	; 0x01
    103e:	e2 80       	ldd	r14, Z+2	; 0x02
    1040:	f3 80       	ldd	r15, Z+3	; 0x03
    1042:	80 90 05 01 	lds	r8, 0x0105	; 0x800105 <current_pos>
    1046:	90 90 06 01 	lds	r9, 0x0106	; 0x800106 <current_pos+0x1>
    104a:	a0 90 07 01 	lds	r10, 0x0107	; 0x800107 <current_pos+0x2>
    104e:	b0 90 08 01 	lds	r11, 0x0108	; 0x800108 <current_pos+0x3>
    1052:	a5 01       	movw	r20, r10
    1054:	94 01       	movw	r18, r8
    1056:	c7 01       	movw	r24, r14
    1058:	b6 01       	movw	r22, r12
    105a:	0e 94 ac 09 	call	0x1358	; 0x1358 <__cmpsf2>
    105e:	88 23       	and	r24, r24
    1060:	8c f4       	brge	.+34     	; 0x1084 <configure_path+0x1d8>
			--current_pos;
    1062:	20 e0       	ldi	r18, 0x00	; 0
    1064:	30 e0       	ldi	r19, 0x00	; 0
    1066:	40 e8       	ldi	r20, 0x80	; 128
    1068:	5f e3       	ldi	r21, 0x3F	; 63
    106a:	c5 01       	movw	r24, r10
    106c:	b4 01       	movw	r22, r8
    106e:	0e 94 3f 09 	call	0x127e	; 0x127e <__subsf3>
    1072:	60 93 05 01 	sts	0x0105, r22	; 0x800105 <current_pos>
    1076:	70 93 06 01 	sts	0x0106, r23	; 0x800106 <current_pos+0x1>
    107a:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <current_pos+0x2>
    107e:	90 93 08 01 	sts	0x0108, r25	; 0x800108 <current_pos+0x3>
    1082:	18 c0       	rjmp	.+48     	; 0x10b4 <configure_path+0x208>
		else if(current_pos < path_col[i])
    1084:	a5 01       	movw	r20, r10
    1086:	94 01       	movw	r18, r8
    1088:	c7 01       	movw	r24, r14
    108a:	b6 01       	movw	r22, r12
    108c:	0e 94 26 0a 	call	0x144c	; 0x144c <__gesf2>
    1090:	18 16       	cp	r1, r24
    1092:	84 f4       	brge	.+32     	; 0x10b4 <configure_path+0x208>
			++current_pos;
    1094:	20 e0       	ldi	r18, 0x00	; 0
    1096:	30 e0       	ldi	r19, 0x00	; 0
    1098:	40 e8       	ldi	r20, 0x80	; 128
    109a:	5f e3       	ldi	r21, 0x3F	; 63
    109c:	c5 01       	movw	r24, r10
    109e:	b4 01       	movw	r22, r8
    10a0:	0e 94 40 09 	call	0x1280	; 0x1280 <__addsf3>
    10a4:	60 93 05 01 	sts	0x0105, r22	; 0x800105 <current_pos>
    10a8:	70 93 06 01 	sts	0x0106, r23	; 0x800106 <current_pos+0x1>
    10ac:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <current_pos+0x2>
    10b0:	90 93 08 01 	sts	0x0108, r25	; 0x800108 <current_pos+0x3>
		
		if(current_pos == path_col[i])
    10b4:	20 91 05 01 	lds	r18, 0x0105	; 0x800105 <current_pos>
    10b8:	30 91 06 01 	lds	r19, 0x0106	; 0x800106 <current_pos+0x1>
    10bc:	40 91 07 01 	lds	r20, 0x0107	; 0x800107 <current_pos+0x2>
    10c0:	50 91 08 01 	lds	r21, 0x0108	; 0x800108 <current_pos+0x3>
    10c4:	c7 01       	movw	r24, r14
    10c6:	b6 01       	movw	r22, r12
    10c8:	0e 94 ac 09 	call	0x1358	; 0x1358 <__cmpsf2>
    10cc:	81 11       	cpse	r24, r1
    10ce:	52 c0       	rjmp	.+164    	; 0x1174 <configure_path+0x2c8>
		{
			if(dir_status)
    10d0:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <dir_status>
    10d4:	88 23       	and	r24, r24
    10d6:	39 f1       	breq	.+78     	; 0x1126 <configure_path+0x27a>
			{
				right();
    10d8:	0e 94 8a 00 	call	0x114	; 0x114 <right>
    10dc:	2f ef       	ldi	r18, 0xFF	; 255
    10de:	8b e6       	ldi	r24, 0x6B	; 107
    10e0:	9b e6       	ldi	r25, 0x6B	; 107
    10e2:	21 50       	subi	r18, 0x01	; 1
    10e4:	80 40       	sbci	r24, 0x00	; 0
    10e6:	90 40       	sbci	r25, 0x00	; 0
    10e8:	e1 f7       	brne	.-8      	; 0x10e2 <configure_path+0x236>
    10ea:	00 c0       	rjmp	.+0      	; 0x10ec <configure_path+0x240>
    10ec:	00 00       	nop
				_delay_ms(2200);
				stop();
    10ee:	0e 94 98 00 	call	0x130	; 0x130 <stop>
				forward();
    10f2:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
    10f6:	2f ef       	ldi	r18, 0xFF	; 255
    10f8:	83 ed       	ldi	r24, 0xD3	; 211
    10fa:	90 e3       	ldi	r25, 0x30	; 48
    10fc:	21 50       	subi	r18, 0x01	; 1
    10fe:	80 40       	sbci	r24, 0x00	; 0
    1100:	90 40       	sbci	r25, 0x00	; 0
    1102:	e1 f7       	brne	.-8      	; 0x10fc <configure_path+0x250>
    1104:	00 c0       	rjmp	.+0      	; 0x1106 <configure_path+0x25a>
    1106:	00 00       	nop
				_delay_ms(1000);
				++i;
    1108:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <i>
    110c:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <i+0x1>
    1110:	01 96       	adiw	r24, 0x01	; 1
    1112:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <i+0x1>
    1116:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <i>
				pat = false;
    111a:	10 92 1f 01 	sts	0x011F, r1	; 0x80011f <pat>
				dir = true;
    111e:	81 e0       	ldi	r24, 0x01	; 1
    1120:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
    1124:	32 c0       	rjmp	.+100    	; 0x118a <configure_path+0x2de>
			}
			else
			{
				left();
    1126:	0e 94 91 00 	call	0x122	; 0x122 <left>
    112a:	2f ef       	ldi	r18, 0xFF	; 255
    112c:	8b e6       	ldi	r24, 0x6B	; 107
    112e:	9b e6       	ldi	r25, 0x6B	; 107
    1130:	21 50       	subi	r18, 0x01	; 1
    1132:	80 40       	sbci	r24, 0x00	; 0
    1134:	90 40       	sbci	r25, 0x00	; 0
    1136:	e1 f7       	brne	.-8      	; 0x1130 <configure_path+0x284>
    1138:	00 c0       	rjmp	.+0      	; 0x113a <configure_path+0x28e>
    113a:	00 00       	nop
				_delay_ms(2200);
				stop();
    113c:	0e 94 98 00 	call	0x130	; 0x130 <stop>
				forward();
    1140:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
    1144:	2f ef       	ldi	r18, 0xFF	; 255
    1146:	83 ed       	ldi	r24, 0xD3	; 211
    1148:	90 e3       	ldi	r25, 0x30	; 48
    114a:	21 50       	subi	r18, 0x01	; 1
    114c:	80 40       	sbci	r24, 0x00	; 0
    114e:	90 40       	sbci	r25, 0x00	; 0
    1150:	e1 f7       	brne	.-8      	; 0x114a <configure_path+0x29e>
    1152:	00 c0       	rjmp	.+0      	; 0x1154 <configure_path+0x2a8>
    1154:	00 00       	nop
				_delay_ms(1000);
				++i;
    1156:	80 91 20 01 	lds	r24, 0x0120	; 0x800120 <i>
    115a:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <i+0x1>
    115e:	01 96       	adiw	r24, 0x01	; 1
    1160:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <i+0x1>
    1164:	80 93 20 01 	sts	0x0120, r24	; 0x800120 <i>
				pat = false;
    1168:	10 92 1f 01 	sts	0x011F, r1	; 0x80011f <pat>
				dir = true;
    116c:	81 e0       	ldi	r24, 0x01	; 1
    116e:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
    1172:	0b c0       	rjmp	.+22     	; 0x118a <configure_path+0x2de>
			}
		}
		else
		{
			forward();
    1174:	0e 94 9c 00 	call	0x138	; 0x138 <forward>
    1178:	2f ef       	ldi	r18, 0xFF	; 255
    117a:	83 ed       	ldi	r24, 0xD3	; 211
    117c:	90 e3       	ldi	r25, 0x30	; 48
    117e:	21 50       	subi	r18, 0x01	; 1
    1180:	80 40       	sbci	r24, 0x00	; 0
    1182:	90 40       	sbci	r25, 0x00	; 0
    1184:	e1 f7       	brne	.-8      	; 0x117e <configure_path+0x2d2>
    1186:	00 c0       	rjmp	.+0      	; 0x1188 <configure_path+0x2dc>
    1188:	00 00       	nop
			_delay_ms(1000);
		}
	}
}
    118a:	ff 90       	pop	r15
    118c:	ef 90       	pop	r14
    118e:	df 90       	pop	r13
    1190:	cf 90       	pop	r12
    1192:	bf 90       	pop	r11
    1194:	af 90       	pop	r10
    1196:	9f 90       	pop	r9
    1198:	8f 90       	pop	r8
    119a:	08 95       	ret

0000119c <main>:
 * @returns 0
 */
int main() 
{
	
	wl_sensors_port_config();			// Initialize the three white line sensors
    119c:	0e 94 53 00 	call	0xa6	; 0xa6 <wl_sensors_port_config>
	motors_pin_config();		        // Initialize motor pins
    11a0:	0e 94 5c 00 	call	0xb8	; 0xb8 <motors_pin_config>
	pwm_pin_config();			        // Initialize PWM pins as output
    11a4:	0e 94 63 00 	call	0xc6	; 0xc6 <pwm_pin_config>
	timer_pwm_init();				    // Initialize Timer 0 and 2 for PWM
    11a8:	0e 94 6a 00 	call	0xd4	; 0xd4 <timer_pwm_init>
 * Logic: Function to control the speed of both the motors of robot
 * Example Call: set_duty_cycle();
 */
void set_duty_cycle(unsigned char left_motor_pwm, unsigned char right_motor_pwm)
{
	OCR2B_reg = left_motor_pwm;
    11ac:	82 e3       	ldi	r24, 0x32	; 50
    11ae:	80 93 b4 00 	sts	0x00B4, r24	; 0x8000b4 <__DATA_REGION_ORIGIN__+0x54>
	OCR0B_reg = right_motor_pwm;
    11b2:	88 bd       	out	0x28, r24	; 40
    11b4:	e9 e0       	ldi	r30, 0x09	; 9
    11b6:	f1 e0       	ldi	r31, 0x01	; 1
    11b8:	a4 e2       	ldi	r26, 0x24	; 36
    11ba:	b1 e0       	ldi	r27, 0x01	; 1
    11bc:	8d e1       	ldi	r24, 0x1D	; 29
    11be:	91 e0       	ldi	r25, 0x01	; 1
	timer_pwm_init();				    // Initialize Timer 0 and 2 for PWM
	
	set_duty_cycle(50,50);              // Sets the speed of the turtle
	
	for(int k=0; k<5; k++)              // Copying the values of the 'path' array to the new array 'path_col'
		path_col[k] = path[k];
    11c0:	41 91       	ld	r20, Z+
    11c2:	51 91       	ld	r21, Z+
    11c4:	61 91       	ld	r22, Z+
    11c6:	71 91       	ld	r23, Z+
    11c8:	4d 93       	st	X+, r20
    11ca:	5d 93       	st	X+, r21
    11cc:	6d 93       	st	X+, r22
    11ce:	7d 93       	st	X+, r23
	pwm_pin_config();			        // Initialize PWM pins as output
	timer_pwm_init();				    // Initialize Timer 0 and 2 for PWM
	
	set_duty_cycle(50,50);              // Sets the speed of the turtle
	
	for(int k=0; k<5; k++)              // Copying the values of the 'path' array to the new array 'path_col'
    11d0:	e8 17       	cp	r30, r24
    11d2:	f9 07       	cpc	r31, r25
    11d4:	a9 f7       	brne	.-22     	; 0x11c0 <main+0x24>
		path_col[k] = path[k];
	
	if(path_col[3] > 4.5)               // Adds a last element to the 'path_col' array to make the robot take the correct direction and path to reach the GOAL
    11d6:	20 e0       	ldi	r18, 0x00	; 0
    11d8:	30 e0       	ldi	r19, 0x00	; 0
    11da:	40 e9       	ldi	r20, 0x90	; 144
    11dc:	50 e4       	ldi	r21, 0x40	; 64
    11de:	60 91 30 01 	lds	r22, 0x0130	; 0x800130 <path_col+0xc>
    11e2:	70 91 31 01 	lds	r23, 0x0131	; 0x800131 <path_col+0xd>
    11e6:	80 91 32 01 	lds	r24, 0x0132	; 0x800132 <path_col+0xe>
    11ea:	90 91 33 01 	lds	r25, 0x0133	; 0x800133 <path_col+0xf>
    11ee:	0e 94 26 0a 	call	0x144c	; 0x144c <__gesf2>
    11f2:	18 16       	cp	r1, r24
    11f4:	6c f4       	brge	.+26     	; 0x1210 <main+0x74>
		path_col[5] = 4.0;
    11f6:	80 e0       	ldi	r24, 0x00	; 0
    11f8:	90 e0       	ldi	r25, 0x00	; 0
    11fa:	a0 e8       	ldi	r26, 0x80	; 128
    11fc:	b0 e4       	ldi	r27, 0x40	; 64
    11fe:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <path_col+0x14>
    1202:	90 93 39 01 	sts	0x0139, r25	; 0x800139 <path_col+0x15>
    1206:	a0 93 3a 01 	sts	0x013A, r26	; 0x80013a <path_col+0x16>
    120a:	b0 93 3b 01 	sts	0x013B, r27	; 0x80013b <path_col+0x17>
    120e:	30 c0       	rjmp	.+96     	; 0x1270 <main+0xd4>
	else
		path_col[5] = 5.0;
    1210:	80 e0       	ldi	r24, 0x00	; 0
    1212:	90 e0       	ldi	r25, 0x00	; 0
    1214:	a0 ea       	ldi	r26, 0xA0	; 160
    1216:	b0 e4       	ldi	r27, 0x40	; 64
    1218:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <path_col+0x14>
    121c:	90 93 39 01 	sts	0x0139, r25	; 0x800139 <path_col+0x15>
    1220:	a0 93 3a 01 	sts	0x013A, r26	; 0x80013a <path_col+0x16>
    1224:	b0 93 3b 01 	sts	0x013B, r27	; 0x80013b <path_col+0x17>
    1228:	23 c0       	rjmp	.+70     	; 0x1270 <main+0xd4>
	
	while(flag)
	{
		read_wl_sensors();                    // Reads the White Line Sensors values every time the While loop executes
    122a:	0e 94 a3 00 	call	0x146	; 0x146 <read_wl_sensors>
		on_track();                           // To keep the turtle on track and not deviate from black line
    122e:	0e 94 e5 00 	call	0x1ca	; 0x1ca <on_track>
    1232:	2f ef       	ldi	r18, 0xFF	; 255
    1234:	80 e7       	ldi	r24, 0x70	; 112
    1236:	92 e0       	ldi	r25, 0x02	; 2
    1238:	21 50       	subi	r18, 0x01	; 1
    123a:	80 40       	sbci	r24, 0x00	; 0
    123c:	90 40       	sbci	r25, 0x00	; 0
    123e:	e1 f7       	brne	.-8      	; 0x1238 <main+0x9c>
    1240:	00 c0       	rjmp	.+0      	; 0x1242 <main+0xa6>
    1242:	00 00       	nop
		_delay_ms(50);
		stop();                               // Stops the turtle
    1244:	0e 94 98 00 	call	0x130	; 0x130 <stop>
		
		if(check_point() && dir)              // Checks for the check point and also to see if it's the time for the turtle to take a turn in required direction or not 
    1248:	0e 94 c5 00 	call	0x18a	; 0x18a <check_point>
    124c:	88 23       	and	r24, r24
    124e:	39 f0       	breq	.+14     	; 0x125e <main+0xc2>
    1250:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
    1254:	88 23       	and	r24, r24
    1256:	19 f0       	breq	.+6      	; 0x125e <main+0xc2>
			configure_direction();
    1258:	0e 94 13 05 	call	0xa26	; 0xa26 <configure_direction>
    125c:	09 c0       	rjmp	.+18     	; 0x1270 <main+0xd4>
		else if(check_point() && pat)        // Checks for the check point and also to see if it's the time for the turtle to configure path or not 
    125e:	0e 94 c5 00 	call	0x18a	; 0x18a <check_point>
    1262:	88 23       	and	r24, r24
    1264:	29 f0       	breq	.+10     	; 0x1270 <main+0xd4>
    1266:	80 91 1f 01 	lds	r24, 0x011F	; 0x80011f <pat>
    126a:	81 11       	cpse	r24, r1
			configure_path();
    126c:	0e 94 56 07 	call	0xeac	; 0xeac <configure_path>
	if(path_col[3] > 4.5)               // Adds a last element to the 'path_col' array to make the robot take the correct direction and path to reach the GOAL
		path_col[5] = 4.0;
	else
		path_col[5] = 5.0;
	
	while(flag)
    1270:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <flag>
    1274:	81 11       	cpse	r24, r1
    1276:	d9 cf       	rjmp	.-78     	; 0x122a <main+0x8e>
		else if(check_point() && pat)        // Checks for the check point and also to see if it's the time for the turtle to configure path or not 
			configure_path();
	}
	
	return 0;
}
    1278:	80 e0       	ldi	r24, 0x00	; 0
    127a:	90 e0       	ldi	r25, 0x00	; 0
    127c:	08 95       	ret

0000127e <__subsf3>:
    127e:	50 58       	subi	r21, 0x80	; 128

00001280 <__addsf3>:
    1280:	bb 27       	eor	r27, r27
    1282:	aa 27       	eor	r26, r26
    1284:	0e 94 57 09 	call	0x12ae	; 0x12ae <__addsf3x>
    1288:	0c 94 ec 09 	jmp	0x13d8	; 0x13d8 <__fp_round>
    128c:	0e 94 de 09 	call	0x13bc	; 0x13bc <__fp_pscA>
    1290:	38 f0       	brcs	.+14     	; 0x12a0 <__addsf3+0x20>
    1292:	0e 94 e5 09 	call	0x13ca	; 0x13ca <__fp_pscB>
    1296:	20 f0       	brcs	.+8      	; 0x12a0 <__addsf3+0x20>
    1298:	39 f4       	brne	.+14     	; 0x12a8 <__addsf3+0x28>
    129a:	9f 3f       	cpi	r25, 0xFF	; 255
    129c:	19 f4       	brne	.+6      	; 0x12a4 <__addsf3+0x24>
    129e:	26 f4       	brtc	.+8      	; 0x12a8 <__addsf3+0x28>
    12a0:	0c 94 db 09 	jmp	0x13b6	; 0x13b6 <__fp_nan>
    12a4:	0e f4       	brtc	.+2      	; 0x12a8 <__addsf3+0x28>
    12a6:	e0 95       	com	r30
    12a8:	e7 fb       	bst	r30, 7
    12aa:	0c 94 d5 09 	jmp	0x13aa	; 0x13aa <__fp_inf>

000012ae <__addsf3x>:
    12ae:	e9 2f       	mov	r30, r25
    12b0:	0e 94 fd 09 	call	0x13fa	; 0x13fa <__fp_split3>
    12b4:	58 f3       	brcs	.-42     	; 0x128c <__addsf3+0xc>
    12b6:	ba 17       	cp	r27, r26
    12b8:	62 07       	cpc	r22, r18
    12ba:	73 07       	cpc	r23, r19
    12bc:	84 07       	cpc	r24, r20
    12be:	95 07       	cpc	r25, r21
    12c0:	20 f0       	brcs	.+8      	; 0x12ca <__addsf3x+0x1c>
    12c2:	79 f4       	brne	.+30     	; 0x12e2 <__addsf3x+0x34>
    12c4:	a6 f5       	brtc	.+104    	; 0x132e <__addsf3x+0x80>
    12c6:	0c 94 1f 0a 	jmp	0x143e	; 0x143e <__fp_zero>
    12ca:	0e f4       	brtc	.+2      	; 0x12ce <__addsf3x+0x20>
    12cc:	e0 95       	com	r30
    12ce:	0b 2e       	mov	r0, r27
    12d0:	ba 2f       	mov	r27, r26
    12d2:	a0 2d       	mov	r26, r0
    12d4:	0b 01       	movw	r0, r22
    12d6:	b9 01       	movw	r22, r18
    12d8:	90 01       	movw	r18, r0
    12da:	0c 01       	movw	r0, r24
    12dc:	ca 01       	movw	r24, r20
    12de:	a0 01       	movw	r20, r0
    12e0:	11 24       	eor	r1, r1
    12e2:	ff 27       	eor	r31, r31
    12e4:	59 1b       	sub	r21, r25
    12e6:	99 f0       	breq	.+38     	; 0x130e <__addsf3x+0x60>
    12e8:	59 3f       	cpi	r21, 0xF9	; 249
    12ea:	50 f4       	brcc	.+20     	; 0x1300 <__addsf3x+0x52>
    12ec:	50 3e       	cpi	r21, 0xE0	; 224
    12ee:	68 f1       	brcs	.+90     	; 0x134a <__addsf3x+0x9c>
    12f0:	1a 16       	cp	r1, r26
    12f2:	f0 40       	sbci	r31, 0x00	; 0
    12f4:	a2 2f       	mov	r26, r18
    12f6:	23 2f       	mov	r18, r19
    12f8:	34 2f       	mov	r19, r20
    12fa:	44 27       	eor	r20, r20
    12fc:	58 5f       	subi	r21, 0xF8	; 248
    12fe:	f3 cf       	rjmp	.-26     	; 0x12e6 <__addsf3x+0x38>
    1300:	46 95       	lsr	r20
    1302:	37 95       	ror	r19
    1304:	27 95       	ror	r18
    1306:	a7 95       	ror	r26
    1308:	f0 40       	sbci	r31, 0x00	; 0
    130a:	53 95       	inc	r21
    130c:	c9 f7       	brne	.-14     	; 0x1300 <__addsf3x+0x52>
    130e:	7e f4       	brtc	.+30     	; 0x132e <__addsf3x+0x80>
    1310:	1f 16       	cp	r1, r31
    1312:	ba 0b       	sbc	r27, r26
    1314:	62 0b       	sbc	r22, r18
    1316:	73 0b       	sbc	r23, r19
    1318:	84 0b       	sbc	r24, r20
    131a:	ba f0       	brmi	.+46     	; 0x134a <__addsf3x+0x9c>
    131c:	91 50       	subi	r25, 0x01	; 1
    131e:	a1 f0       	breq	.+40     	; 0x1348 <__addsf3x+0x9a>
    1320:	ff 0f       	add	r31, r31
    1322:	bb 1f       	adc	r27, r27
    1324:	66 1f       	adc	r22, r22
    1326:	77 1f       	adc	r23, r23
    1328:	88 1f       	adc	r24, r24
    132a:	c2 f7       	brpl	.-16     	; 0x131c <__addsf3x+0x6e>
    132c:	0e c0       	rjmp	.+28     	; 0x134a <__addsf3x+0x9c>
    132e:	ba 0f       	add	r27, r26
    1330:	62 1f       	adc	r22, r18
    1332:	73 1f       	adc	r23, r19
    1334:	84 1f       	adc	r24, r20
    1336:	48 f4       	brcc	.+18     	; 0x134a <__addsf3x+0x9c>
    1338:	87 95       	ror	r24
    133a:	77 95       	ror	r23
    133c:	67 95       	ror	r22
    133e:	b7 95       	ror	r27
    1340:	f7 95       	ror	r31
    1342:	9e 3f       	cpi	r25, 0xFE	; 254
    1344:	08 f0       	brcs	.+2      	; 0x1348 <__addsf3x+0x9a>
    1346:	b0 cf       	rjmp	.-160    	; 0x12a8 <__addsf3+0x28>
    1348:	93 95       	inc	r25
    134a:	88 0f       	add	r24, r24
    134c:	08 f0       	brcs	.+2      	; 0x1350 <__addsf3x+0xa2>
    134e:	99 27       	eor	r25, r25
    1350:	ee 0f       	add	r30, r30
    1352:	97 95       	ror	r25
    1354:	87 95       	ror	r24
    1356:	08 95       	ret

00001358 <__cmpsf2>:
    1358:	0e 94 b1 09 	call	0x1362	; 0x1362 <__fp_cmp>
    135c:	08 f4       	brcc	.+2      	; 0x1360 <__cmpsf2+0x8>
    135e:	81 e0       	ldi	r24, 0x01	; 1
    1360:	08 95       	ret

00001362 <__fp_cmp>:
    1362:	99 0f       	add	r25, r25
    1364:	00 08       	sbc	r0, r0
    1366:	55 0f       	add	r21, r21
    1368:	aa 0b       	sbc	r26, r26
    136a:	e0 e8       	ldi	r30, 0x80	; 128
    136c:	fe ef       	ldi	r31, 0xFE	; 254
    136e:	16 16       	cp	r1, r22
    1370:	17 06       	cpc	r1, r23
    1372:	e8 07       	cpc	r30, r24
    1374:	f9 07       	cpc	r31, r25
    1376:	c0 f0       	brcs	.+48     	; 0x13a8 <__fp_cmp+0x46>
    1378:	12 16       	cp	r1, r18
    137a:	13 06       	cpc	r1, r19
    137c:	e4 07       	cpc	r30, r20
    137e:	f5 07       	cpc	r31, r21
    1380:	98 f0       	brcs	.+38     	; 0x13a8 <__fp_cmp+0x46>
    1382:	62 1b       	sub	r22, r18
    1384:	73 0b       	sbc	r23, r19
    1386:	84 0b       	sbc	r24, r20
    1388:	95 0b       	sbc	r25, r21
    138a:	39 f4       	brne	.+14     	; 0x139a <__fp_cmp+0x38>
    138c:	0a 26       	eor	r0, r26
    138e:	61 f0       	breq	.+24     	; 0x13a8 <__fp_cmp+0x46>
    1390:	23 2b       	or	r18, r19
    1392:	24 2b       	or	r18, r20
    1394:	25 2b       	or	r18, r21
    1396:	21 f4       	brne	.+8      	; 0x13a0 <__fp_cmp+0x3e>
    1398:	08 95       	ret
    139a:	0a 26       	eor	r0, r26
    139c:	09 f4       	brne	.+2      	; 0x13a0 <__fp_cmp+0x3e>
    139e:	a1 40       	sbci	r26, 0x01	; 1
    13a0:	a6 95       	lsr	r26
    13a2:	8f ef       	ldi	r24, 0xFF	; 255
    13a4:	81 1d       	adc	r24, r1
    13a6:	81 1d       	adc	r24, r1
    13a8:	08 95       	ret

000013aa <__fp_inf>:
    13aa:	97 f9       	bld	r25, 7
    13ac:	9f 67       	ori	r25, 0x7F	; 127
    13ae:	80 e8       	ldi	r24, 0x80	; 128
    13b0:	70 e0       	ldi	r23, 0x00	; 0
    13b2:	60 e0       	ldi	r22, 0x00	; 0
    13b4:	08 95       	ret

000013b6 <__fp_nan>:
    13b6:	9f ef       	ldi	r25, 0xFF	; 255
    13b8:	80 ec       	ldi	r24, 0xC0	; 192
    13ba:	08 95       	ret

000013bc <__fp_pscA>:
    13bc:	00 24       	eor	r0, r0
    13be:	0a 94       	dec	r0
    13c0:	16 16       	cp	r1, r22
    13c2:	17 06       	cpc	r1, r23
    13c4:	18 06       	cpc	r1, r24
    13c6:	09 06       	cpc	r0, r25
    13c8:	08 95       	ret

000013ca <__fp_pscB>:
    13ca:	00 24       	eor	r0, r0
    13cc:	0a 94       	dec	r0
    13ce:	12 16       	cp	r1, r18
    13d0:	13 06       	cpc	r1, r19
    13d2:	14 06       	cpc	r1, r20
    13d4:	05 06       	cpc	r0, r21
    13d6:	08 95       	ret

000013d8 <__fp_round>:
    13d8:	09 2e       	mov	r0, r25
    13da:	03 94       	inc	r0
    13dc:	00 0c       	add	r0, r0
    13de:	11 f4       	brne	.+4      	; 0x13e4 <__fp_round+0xc>
    13e0:	88 23       	and	r24, r24
    13e2:	52 f0       	brmi	.+20     	; 0x13f8 <__fp_round+0x20>
    13e4:	bb 0f       	add	r27, r27
    13e6:	40 f4       	brcc	.+16     	; 0x13f8 <__fp_round+0x20>
    13e8:	bf 2b       	or	r27, r31
    13ea:	11 f4       	brne	.+4      	; 0x13f0 <__fp_round+0x18>
    13ec:	60 ff       	sbrs	r22, 0
    13ee:	04 c0       	rjmp	.+8      	; 0x13f8 <__fp_round+0x20>
    13f0:	6f 5f       	subi	r22, 0xFF	; 255
    13f2:	7f 4f       	sbci	r23, 0xFF	; 255
    13f4:	8f 4f       	sbci	r24, 0xFF	; 255
    13f6:	9f 4f       	sbci	r25, 0xFF	; 255
    13f8:	08 95       	ret

000013fa <__fp_split3>:
    13fa:	57 fd       	sbrc	r21, 7
    13fc:	90 58       	subi	r25, 0x80	; 128
    13fe:	44 0f       	add	r20, r20
    1400:	55 1f       	adc	r21, r21
    1402:	59 f0       	breq	.+22     	; 0x141a <__fp_splitA+0x10>
    1404:	5f 3f       	cpi	r21, 0xFF	; 255
    1406:	71 f0       	breq	.+28     	; 0x1424 <__fp_splitA+0x1a>
    1408:	47 95       	ror	r20

0000140a <__fp_splitA>:
    140a:	88 0f       	add	r24, r24
    140c:	97 fb       	bst	r25, 7
    140e:	99 1f       	adc	r25, r25
    1410:	61 f0       	breq	.+24     	; 0x142a <__fp_splitA+0x20>
    1412:	9f 3f       	cpi	r25, 0xFF	; 255
    1414:	79 f0       	breq	.+30     	; 0x1434 <__fp_splitA+0x2a>
    1416:	87 95       	ror	r24
    1418:	08 95       	ret
    141a:	12 16       	cp	r1, r18
    141c:	13 06       	cpc	r1, r19
    141e:	14 06       	cpc	r1, r20
    1420:	55 1f       	adc	r21, r21
    1422:	f2 cf       	rjmp	.-28     	; 0x1408 <__fp_split3+0xe>
    1424:	46 95       	lsr	r20
    1426:	f1 df       	rcall	.-30     	; 0x140a <__fp_splitA>
    1428:	08 c0       	rjmp	.+16     	; 0x143a <__fp_splitA+0x30>
    142a:	16 16       	cp	r1, r22
    142c:	17 06       	cpc	r1, r23
    142e:	18 06       	cpc	r1, r24
    1430:	99 1f       	adc	r25, r25
    1432:	f1 cf       	rjmp	.-30     	; 0x1416 <__fp_splitA+0xc>
    1434:	86 95       	lsr	r24
    1436:	71 05       	cpc	r23, r1
    1438:	61 05       	cpc	r22, r1
    143a:	08 94       	sec
    143c:	08 95       	ret

0000143e <__fp_zero>:
    143e:	e8 94       	clt

00001440 <__fp_szero>:
    1440:	bb 27       	eor	r27, r27
    1442:	66 27       	eor	r22, r22
    1444:	77 27       	eor	r23, r23
    1446:	cb 01       	movw	r24, r22
    1448:	97 f9       	bld	r25, 7
    144a:	08 95       	ret

0000144c <__gesf2>:
    144c:	0e 94 b1 09 	call	0x1362	; 0x1362 <__fp_cmp>
    1450:	08 f4       	brcc	.+2      	; 0x1454 <__gesf2+0x8>
    1452:	8f ef       	ldi	r24, 0xFF	; 255
    1454:	08 95       	ret

00001456 <_exit>:
    1456:	f8 94       	cli

00001458 <__stop_program>:
    1458:	ff cf       	rjmp	.-2      	; 0x1458 <__stop_program>
