---
course_id: 6-111-introductory-digital-systems-laboratory-spring-2006
layout: course_section
menu:
  leftnav:
    identifier: 9de2f044f1b83cdfdc9e5d882607fe1b
    name: Exams
    weight: 60
title: Exams
type: course
uid: 9de2f044f1b83cdfdc9e5d882607fe1b

---

This section contains practice exams from previous years, and the exam given during the Spring 2006 semester. Quiz 2 Spring 2003 was held at the same point in the 2003 semester as was the single quiz in 2004. Students had access to these practice exams when preparing for their own quiz.

| EXAMS | Topics |
| --- | --- |
| Quiz Spring 2006 ([PDF]({{< baseurl >}}/sections/exams/quiz_06)) |  {{< br >}}{{< br >}} Problem 1: Sequential building blocks and counters {{< br >}}{{< br >}} Problem 2: Carry-skip adders {{< br >}}{{< br >}} Problem 3: Glitches in digital design {{< br >}}{{< br >}} Problem 4: Memory {{< br >}}{{< br >}} Problem 5: Verilog® {{< br >}}{{< br >}}  |
| Quiz Spring 2004 ([PDF]({{< baseurl >}}/sections/exams/quiz)) |  {{< br >}}{{< br >}} Problem 1: Sequential building block characterization {{< br >}}{{< br >}} Problem 2: Clock gating circuit {{< br >}}{{< br >}} Problem 3: Arithmetic {{< br >}}{{< br >}} Problem 4: FPGA {{< br >}}{{< br >}} Problem 5: Verilog® {{< br >}}{{< br >}}  |
| Quiz 1 Spring 2003 ([PDF]({{< baseurl >}}/sections/exams/q1)) |  {{< br >}}{{< br >}} Problem 1: Counters {{< br >}}{{< br >}} Problem 2: VHDL of sequential circuits {{< br >}}{{< br >}} Problem 3: Timing and memory {{< br >}}{{< br >}}  |
| Quiz 2 Spring 2003 ([PDF]({{< baseurl >}}/sections/exams/q2)) |  {{< br >}}{{< br >}} Problem 1: FPGA {{< br >}}{{< br >}} Problem 2: Finite state machine design for a successive approximation ADC {{< br >}}{{< br >}} Problem 3: FSM/VHDL {{< br >}}{{< br >}} Problem 4: Arithmetic structures and transformations {{< br >}}{{< br >}}