// Seed: 3791835687
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output tri id_3,
    input tri1 id_4,
    output supply0 id_5,
    input wand id_6,
    input uwire id_7,
    input wor id_8,
    input uwire id_9,
    output supply1 id_10,
    input tri1 id_11,
    input tri1 id_12,
    output tri id_13,
    input supply0 id_14,
    input tri0 id_15,
    input supply1 id_16
);
  wire id_18;
  assign id_10 = id_9;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input wand id_2,
    input wor id_3,
    input uwire id_4,
    output wand id_5
);
  integer id_7 = id_7;
  module_0(
      id_3,
      id_5,
      id_4,
      id_0,
      id_3,
      id_0,
      id_1,
      id_1,
      id_2,
      id_4,
      id_0,
      id_2,
      id_4,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
