Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Apr  6 01:50:41 2021
| Host         : nicolo-XPS-15-9570 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file util.rpt -hierarchical -hierarchical_percentages
| Design       : design_1_wrapper
| Device       : 7z020clg400-1
| Design State : Routed
-------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------+-------------------+---------------+----------------+-------------------+--------------+--------------+---------------+
|                                       Instance                                       |                                            Module                                           |     Total LUTs    |     Logic LUTs    |    LUTRAMs    |      SRLs      |        FFs        |    RAMB36    |    RAMB18    |  DSP48 Blocks |
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------+-------------------+---------------+----------------+-------------------+--------------+--------------+---------------+
| design_1_wrapper                                                                     |                                                                                       (top) | 17192(32,320789%) | 16787(31,559511%) | 18(0,108448%) | 387(2,229138%) | 19167(18,019098%) | 2(1,433571%) | 6(2,147857%) | 21(9,550455%) |
|   design_1_i                                                                         |                                                                                    design_1 | 17192(32,320789%) | 16787(31,559511%) | 18(0,108448%) | 387(2,229138%) | 19167(18,019098%) | 2(1,433571%) | 6(2,147857%) | 21(9,550455%) |
|     (design_1_i)                                                                     |                                                                                    design_1 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|     axi_mem_intercon                                                                 |                                                                 design_1_axi_mem_intercon_0 |    989(1,864023%) |    928(1,749361%) | 10(0,062471%) |  51(0,298103%) |   1123(1,060451%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       m00_couplers                                                                   |                                                                    m00_couplers_imp_1R706YB |    343(0,649737%) |    333(0,630940%) | 10(0,062471%) |   0(0,005000%) |    389(0,370602%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         auto_pc                                                                      |                                                                          design_1_auto_pc_1 |    343(0,649737%) |    333(0,630940%) | 10(0,062471%) |   0(0,005000%) |    389(0,370602%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           inst                                                                       |                   design_1_auto_pc_1__axi_protocol_converter_v2_1_20_axi_protocol_converter |    343(0,649737%) |    333(0,630940%) | 10(0,062471%) |   0(0,005000%) |    389(0,370602%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (inst)                                                                   |                   design_1_auto_pc_1__axi_protocol_converter_v2_1_20_axi_protocol_converter |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_axi4_axi3.axi3_conv_inst                                             |                                design_1_auto_pc_1__axi_protocol_converter_v2_1_20_axi3_conv |    343(0,649737%) |    333(0,630940%) | 10(0,062471%) |   0(0,005000%) |    389(0,370602%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                    |              design_1_auto_pc_1__axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized0 |    135(0,258759%) |    133(0,255000%) |  2(0,016494%) |   0(0,005000%) |    154(0,149737%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (USE_READ.USE_SPLIT_R.read_addr_inst)                                |              design_1_auto_pc_1__axi_protocol_converter_v2_1_20_a_axi3_conv__parameterized0 |     88(0,170414%) |     88(0,170414%) |  0(0,005000%) |   0(0,005000%) |    116(0,114023%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 USE_R_CHANNEL.cmd_queue                                              |                         design_1_auto_pc_1__axi_data_fifo_v2_1_19_axic_fifo__parameterized0 |     50(0,098985%) |     48(0,095226%) |  2(0,016494%) |   0(0,005000%) |     38(0,040714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   inst                                                               |                          design_1_auto_pc_1__axi_data_fifo_v2_1_19_fifo_gen__parameterized0 |     50(0,098985%) |     48(0,095226%) |  2(0,016494%) |   0(0,005000%) |     38(0,040714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     (inst)                                                           |                          design_1_auto_pc_1__axi_data_fifo_v2_1_19_fifo_gen__parameterized0 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     fifo_gen_inst                                                    |                                  design_1_auto_pc_1__fifo_generator_v13_2_5__parameterized0 |     31(0,063271%) |     29(0,059511%) |  2(0,016494%) |   0(0,005000%) |     38(0,040714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       inst_fifo_gen                                                  |                            design_1_auto_pc_1__fifo_generator_v13_2_5_synth__parameterized0 |     31(0,063271%) |     29(0,059511%) |  2(0,016494%) |   0(0,005000%) |     38(0,040714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gconvfifo.rf                                                 |                                      design_1_auto_pc_1__fifo_generator_top__parameterized0 |     31(0,063271%) |     29(0,059511%) |  2(0,016494%) |   0(0,005000%) |     38(0,040714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                           grf.rf                                                     |                                  design_1_auto_pc_1__fifo_generator_ramfifo__parameterized0 |     31(0,063271%) |     29(0,059511%) |  2(0,016494%) |   0(0,005000%) |     38(0,040714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.gl0.rd                                 |                                                              design_1_auto_pc_1__rd_logic_9 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gr1.gr1_int.rfwft                                      |                                                              design_1_auto_pc_1__rd_fwft_13 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               grss.rsts                                              |                                                   design_1_auto_pc_1__rd_status_flags_ss_14 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               rpntr                                                  |                                                          design_1_auto_pc_1__rd_bin_cntr_15 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.gl0.wr                                 |                                                             design_1_auto_pc_1__wr_logic_10 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gwss.wsts                                              |                                                   design_1_auto_pc_1__wr_status_flags_ss_11 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               wpntr                                                  |                                                          design_1_auto_pc_1__wr_bin_cntr_12 |     11(0,025677%) |     11(0,025677%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.mem                                    |                                                  design_1_auto_pc_1__memory__parameterized0 |      3(0,015000%) |      1(0,015000%) |  2(0,016494%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               (gntv_or_sync_fifo.mem)                                |                                                  design_1_auto_pc_1__memory__parameterized0 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gdm.dm_gen.dm                                          |                                                    design_1_auto_pc_1__dmem__parameterized0 |      3(0,015000%) |      1(0,015000%) |  2(0,016494%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             rstblk                                                   |                                                       design_1_auto_pc_1__reset_blk_ramfifo |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               (rstblk)                                               |                                                       design_1_auto_pc_1__reset_blk_ramfifo |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst    |                                                       design_1_auto_pc_1__xpm_cdc_async_rst |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                  |                              design_1_auto_pc_1__axi_protocol_converter_v2_1_20_b_downsizer |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_WRITE.write_addr_inst                                              |                              design_1_auto_pc_1__axi_protocol_converter_v2_1_20_a_axi3_conv |    184(0,350865%) |    176(0,335827%) |  8(0,050977%) |   0(0,005000%) |    219(0,210827%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (USE_WRITE.write_addr_inst)                                          |                              design_1_auto_pc_1__axi_protocol_converter_v2_1_20_a_axi3_conv |     84(0,162895%) |     84(0,162895%) |  0(0,005000%) |   0(0,005000%) |    127(0,124361%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 USE_BURSTS.cmd_queue                                                 |                              design_1_auto_pc_1__axi_data_fifo_v2_1_19_axic_fifo__xdcDup__1 |     50(0,098985%) |     46(0,091466%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   inst                                                               |                               design_1_auto_pc_1__axi_data_fifo_v2_1_19_fifo_gen__xdcDup__1 |     50(0,098985%) |     46(0,091466%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     (inst)                                                           |                               design_1_auto_pc_1__axi_data_fifo_v2_1_19_fifo_gen__xdcDup__1 |     17(0,036955%) |     17(0,036955%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     fifo_gen_inst                                                    |                                       design_1_auto_pc_1__fifo_generator_v13_2_5__xdcDup__1 |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       inst_fifo_gen                                                  |                                 design_1_auto_pc_1__fifo_generator_v13_2_5_synth__xdcDup__1 |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gconvfifo.rf                                                 |                                           design_1_auto_pc_1__fifo_generator_top__xdcDup__1 |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                           grf.rf                                                     |                                       design_1_auto_pc_1__fifo_generator_ramfifo__xdcDup__1 |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.gl0.rd                                 |                                                              design_1_auto_pc_1__rd_logic_0 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gr1.gr1_int.rfwft                                      |                                                               design_1_auto_pc_1__rd_fwft_6 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               grss.rsts                                              |                                                    design_1_auto_pc_1__rd_status_flags_ss_7 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               rpntr                                                  |                                                           design_1_auto_pc_1__rd_bin_cntr_8 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.gl0.wr                                 |                                                              design_1_auto_pc_1__wr_logic_1 |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gwss.wsts                                              |                                                    design_1_auto_pc_1__wr_status_flags_ss_4 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               wpntr                                                  |                                                           design_1_auto_pc_1__wr_bin_cntr_5 |     11(0,025677%) |     11(0,025677%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.mem                                    |                                                                design_1_auto_pc_1__memory_2 |      4(0,015000%) |      0(0,005000%) |  4(0,027989%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               (gntv_or_sync_fifo.mem)                                |                                                                design_1_auto_pc_1__memory_2 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gdm.dm_gen.dm                                          |                                                                  design_1_auto_pc_1__dmem_3 |      4(0,015000%) |      0(0,005000%) |  4(0,027989%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             rstblk                                                   |                                            design_1_auto_pc_1__reset_blk_ramfifo__xdcDup__1 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               (rstblk)                                               |                                            design_1_auto_pc_1__reset_blk_ramfifo__xdcDup__1 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst    |                                                    design_1_auto_pc_1__xpm_cdc_async_rst__3 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 USE_B_CHANNEL.cmd_b_queue                                            |                                         design_1_auto_pc_1__axi_data_fifo_v2_1_19_axic_fifo |     52(0,102744%) |     48(0,095226%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   inst                                                               |                                          design_1_auto_pc_1__axi_data_fifo_v2_1_19_fifo_gen |     52(0,102744%) |     48(0,095226%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     (inst)                                                           |                                          design_1_auto_pc_1__axi_data_fifo_v2_1_19_fifo_gen |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     fifo_gen_inst                                                    |                                                  design_1_auto_pc_1__fifo_generator_v13_2_5 |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       inst_fifo_gen                                                  |                                            design_1_auto_pc_1__fifo_generator_v13_2_5_synth |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gconvfifo.rf                                                 |                                                      design_1_auto_pc_1__fifo_generator_top |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                           grf.rf                                                     |                                                  design_1_auto_pc_1__fifo_generator_ramfifo |     33(0,067030%) |     29(0,059511%) |  4(0,027989%) |   0(0,005000%) |     46(0,048233%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.gl0.rd                                 |                                                                design_1_auto_pc_1__rd_logic |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gr1.gr1_int.rfwft                                      |                                                                 design_1_auto_pc_1__rd_fwft |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               grss.rsts                                              |                                                      design_1_auto_pc_1__rd_status_flags_ss |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               rpntr                                                  |                                                             design_1_auto_pc_1__rd_bin_cntr |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.gl0.wr                                 |                                                                design_1_auto_pc_1__wr_logic |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gwss.wsts                                              |                                                      design_1_auto_pc_1__wr_status_flags_ss |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               wpntr                                                  |                                                             design_1_auto_pc_1__wr_bin_cntr |     11(0,025677%) |     11(0,025677%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             gntv_or_sync_fifo.mem                                    |                                                                  design_1_auto_pc_1__memory |      4(0,015000%) |      0(0,005000%) |  4(0,027989%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               (gntv_or_sync_fifo.mem)                                |                                                                  design_1_auto_pc_1__memory |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               gdm.dm_gen.dm                                          |                                                                    design_1_auto_pc_1__dmem |      4(0,015000%) |      0(0,005000%) |  4(0,027989%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                             rstblk                                                   |                                            design_1_auto_pc_1__reset_blk_ramfifo__xdcDup__2 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               (rstblk)                                               |                                            design_1_auto_pc_1__reset_blk_ramfifo__xdcDup__2 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst    |                                                    design_1_auto_pc_1__xpm_cdc_async_rst__4 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_WRITE.write_data_inst                                              |                              design_1_auto_pc_1__axi_protocol_converter_v2_1_20_w_axi3_conv |     15(0,033195%) |     15(0,033195%) |  0(0,005000%) |   0(0,005000%) |      9(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       s00_couplers                                                                   |                                                                     s00_couplers_imp_7HNO1D |    175(0,333947%) |    151(0,288835%) |  0(0,005000%) |  24(0,142931%) |    234(0,224925%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         auto_us                                                                      |                                                                          design_1_auto_us_0 |    175(0,333947%) |    151(0,288835%) |  0(0,005000%) |  24(0,142931%) |    234(0,224925%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           inst                                                                       |                                        design_1_auto_us_0__axi_dwidth_converter_v2_1_20_top |    175(0,333947%) |    151(0,288835%) |  0(0,005000%) |  24(0,142931%) |    234(0,224925%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                            |                                design_1_auto_us_0__axi_dwidth_converter_v2_1_20_axi_upsizer |    175(0,333947%) |    151(0,288835%) |  0(0,005000%) |  24(0,142931%) |    234(0,224925%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                 |                           design_1_auto_us_0__axi_register_slice_v2_1_20_axi_register_slice |     36(0,072669%) |     36(0,072669%) |  0(0,005000%) |   0(0,005000%) |    136(0,132820%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 r.r_pipe                                                             |          design_1_auto_us_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |     36(0,072669%) |     36(0,072669%) |  0(0,005000%) |   0(0,005000%) |    136(0,132820%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                         |                                  design_1_auto_us_0__axi_dwidth_converter_v2_1_20_r_upsizer |     55(0,108383%) |     55(0,108383%) |  0(0,005000%) |   0(0,005000%) |     18(0,021917%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_READ.read_addr_inst                                                |                                  design_1_auto_us_0__axi_dwidth_converter_v2_1_20_a_upsizer |     51(0,100865%) |     27(0,055752%) |  0(0,005000%) |  24(0,142931%) |     33(0,036015%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (USE_READ.read_addr_inst)                                            |                                  design_1_auto_us_0__axi_dwidth_converter_v2_1_20_a_upsizer |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_CMD_QUEUE.cmd_queue                                              |                                  design_1_auto_us_0__generic_baseblocks_v2_1_0_command_fifo |     51(0,100865%) |     27(0,055752%) |  0(0,005000%) |  24(0,142931%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               si_register_slice_inst                                                 |           design_1_auto_us_0__axi_register_slice_v2_1_20_axi_register_slice__parameterized0 |     36(0,072669%) |     36(0,072669%) |  0(0,005000%) |   0(0,005000%) |     47(0,049173%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 ar.ar_pipe                                                           |                          design_1_auto_us_0__axi_register_slice_v2_1_20_axic_register_slice |     36(0,072669%) |     36(0,072669%) |  0(0,005000%) |   0(0,005000%) |     47(0,049173%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       s01_couplers                                                                   |                                                                    s01_couplers_imp_1W60HW0 |    190(0,362143%) |    166(0,317030%) |  0(0,005000%) |  24(0,142931%) |    171(0,165714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         auto_us                                                                      |                                                                          design_1_auto_us_1 |    190(0,362143%) |    166(0,317030%) |  0(0,005000%) |  24(0,142931%) |    171(0,165714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           inst                                                                       |                                        design_1_auto_us_1__axi_dwidth_converter_v2_1_20_top |    190(0,362143%) |    166(0,317030%) |  0(0,005000%) |  24(0,142931%) |    171(0,165714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                            |                                design_1_auto_us_1__axi_dwidth_converter_v2_1_20_axi_upsizer |    190(0,362143%) |    166(0,317030%) |  0(0,005000%) |  24(0,142931%) |    171(0,165714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                       |                                  design_1_auto_us_1__axi_dwidth_converter_v2_1_20_w_upsizer |     95(0,183571%) |     95(0,183571%) |  0(0,005000%) |   0(0,005000%) |     90(0,089586%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               USE_WRITE.write_addr_inst                                              |                                  design_1_auto_us_1__axi_dwidth_converter_v2_1_20_a_upsizer |     61(0,119662%) |     37(0,074549%) |  0(0,005000%) |  24(0,142931%) |     33(0,036015%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (USE_WRITE.write_addr_inst)                                          |                                  design_1_auto_us_1__axi_dwidth_converter_v2_1_20_a_upsizer |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_CMD_QUEUE.cmd_queue                                              |                                  design_1_auto_us_1__generic_baseblocks_v2_1_0_command_fifo |     61(0,119662%) |     37(0,074549%) |  0(0,005000%) |  24(0,142931%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               si_register_slice_inst                                                 |                           design_1_auto_us_1__axi_register_slice_v2_1_20_axi_register_slice |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     48(0,050113%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 aw.aw_pipe                                                           |                          design_1_auto_us_1__axi_register_slice_v2_1_20_axic_register_slice |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |     48(0,050113%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       xbar                                                                           |                                                                             design_1_xbar_0 |    284(0,538835%) |    281(0,533195%) |  0(0,005000%) |   3(0,022241%) |    329(0,314211%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         inst                                                                         |                                           design_1_xbar_0_axi_crossbar_v2_1_21_axi_crossbar |    284(0,538835%) |    281(0,533195%) |  0(0,005000%) |   3(0,022241%) |    329(0,314211%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           gen_samd.crossbar_samd                                                     |                                               design_1_xbar_0_axi_crossbar_v2_1_21_crossbar |    284(0,538835%) |    281(0,533195%) |  0(0,005000%) |   3(0,022241%) |    329(0,314211%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (gen_samd.crossbar_samd)                                                 |                                               design_1_xbar_0_axi_crossbar_v2_1_21_crossbar |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |     11(0,015338%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             addr_arbiter_ar                                                          |                                           design_1_xbar_0_axi_crossbar_v2_1_21_addr_arbiter |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     54(0,055752%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             addr_arbiter_aw                                                          |                                         design_1_xbar_0_axi_crossbar_v2_1_21_addr_arbiter_0 |     45(0,089586%) |     45(0,089586%) |  0(0,005000%) |   0(0,005000%) |     55(0,056692%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_decerr_slave.decerr_slave_inst                                       |                                           design_1_xbar_0_axi_crossbar_v2_1_21_decerr_slave |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     18(0,021917%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                             |                                              design_1_xbar_0_axi_crossbar_v2_1_21_wdata_mux |     52(0,102744%) |     51(0,100865%) |  0(0,005000%) |   1(0,015000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               gen_wmux.wmux_aw_fifo                                                  |                     design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized0 |     52(0,102744%) |     51(0,100865%) |  0(0,005000%) |   1(0,015000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (gen_wmux.wmux_aw_fifo)                                              |                     design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized0 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                       |                           design_1_xbar_0_axi_data_fifo_v2_1_19_ndeep_srl__parameterized0_5 |      4(0,015000%) |      3(0,015000%) |  0(0,005000%) |   1(0,015000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_master_slots[0].reg_slice_mi                                         |                               design_1_xbar_0_axi_register_slice_v2_1_20_axi_register_slice |     64(0,125301%) |     64(0,125301%) |  0(0,005000%) |   0(0,005000%) |    142(0,138459%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               b.b_pipe                                                               |            design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized1_3 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               r.r_pipe                                                               |            design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2_4 |     55(0,108383%) |     55(0,108383%) |  0(0,005000%) |   0(0,005000%) |    136(0,132820%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                             |                              design_1_xbar_0_axi_crossbar_v2_1_21_wdata_mux__parameterized0 |     12(0,027556%) |     11(0,025677%) |  0(0,005000%) |   1(0,015000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               gen_wmux.wmux_aw_fifo                                                  |                     design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized1 |     12(0,027556%) |     11(0,025677%) |  0(0,005000%) |   1(0,015000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (gen_wmux.wmux_aw_fifo)                                              |                     design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo__parameterized1 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                       |                             design_1_xbar_0_axi_data_fifo_v2_1_19_ndeep_srl__parameterized1 |      3(0,015000%) |      2(0,015000%) |  0(0,005000%) |   1(0,015000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_master_slots[1].reg_slice_mi                                         |                             design_1_xbar_0_axi_register_slice_v2_1_20_axi_register_slice_1 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               b.b_pipe                                                               |              design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               r.r_pipe                                                               |              design_1_xbar_0_axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                          |                                          design_1_xbar_0_axi_crossbar_v2_1_21_si_transactor |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                         |                          design_1_xbar_0_axi_crossbar_v2_1_21_si_transactor__parameterized0 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                           |                                               design_1_xbar_0_axi_crossbar_v2_1_21_splitter |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                           |                                           design_1_xbar_0_axi_crossbar_v2_1_21_wdata_router |     18(0,038835%) |     17(0,036955%) |  0(0,005000%) |   1(0,015000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               wrouter_aw_fifo                                                        |                                     design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo |     18(0,038835%) |     17(0,036955%) |  0(0,005000%) |   1(0,015000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (wrouter_aw_fifo)                                                    |                                     design_1_xbar_0_axi_data_fifo_v2_1_19_axic_reg_srl_fifo |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 gen_srls[0].gen_rep[0].srl_nx1                                       |                             design_1_xbar_0_axi_data_fifo_v2_1_19_ndeep_srl__parameterized0 |      5(0,015000%) |      4(0,015000%) |  0(0,005000%) |   1(0,015000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             splitter_aw_mi                                                           |                                             design_1_xbar_0_axi_crossbar_v2_1_21_splitter_2 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|     hier_0                                                                           |                                                                           hier_0_imp_MHUNTD | 15680(29,478684%) | 15398(28,948609%) |  8(0,050977%) | 274(1,579713%) | 17350(16,311391%) | 2(1,433571%) | 6(2,147857%) | 21(9,550455%) |
|       axi_dma_0                                                                      |                                                                        design_1_axi_dma_0_0 |   1417(2,668534%) |   1303(2,454248%) |  8(0,050977%) | 106(0,614195%) |   2075(1,955188%) | 2(1,433571%) | 2(0,719286%) |  0(0,005000%) |
|         U0                                                                           |                                                                design_1_axi_dma_0_0_axi_dma |   1417(2,668534%) |   1303(2,454248%) |  8(0,050977%) | 106(0,614195%) |   2075(1,955188%) | 2(1,433571%) | 2(0,719286%) |  0(0,005000%) |
|           (U0)                                                                       |                                                                design_1_axi_dma_0_0_axi_dma |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                             |                                                      design_1_axi_dma_0_0_axi_dma_mm2s_mngr |     15(0,033195%) |     15(0,033195%) |  0(0,005000%) |   0(0,005000%) |     76(0,076429%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR)                         |                                                      design_1_axi_dma_0_0_axi_dma_mm2s_mngr |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                  |                                                    design_1_axi_dma_0_0_axi_dma_smple_sm_31 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |     65(0,066090%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                       |                                                 design_1_axi_dma_0_0_axi_dma_mm2s_cmdsts_if |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                     |                                                  design_1_axi_dma_0_0_axi_dma_mm2s_sts_mngr |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                             |                                                      design_1_axi_dma_0_0_axi_dma_s2mm_mngr |     29(0,059511%) |     29(0,059511%) |  0(0,005000%) |   0(0,005000%) |    104(0,102744%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR)                         |                                                      design_1_axi_dma_0_0_axi_dma_s2mm_mngr |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                  |                                                       design_1_axi_dma_0_0_axi_dma_smple_sm |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |     65(0,066090%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                       |                                                 design_1_axi_dma_0_0_axi_dma_s2mm_cmdsts_if |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     35(0,037895%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                     |                                                  design_1_axi_dma_0_0_axi_dma_s2mm_sts_mngr |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           I_AXI_DMA_REG_MODULE                                                       |                                                     design_1_axi_dma_0_0_axi_dma_reg_module |    136(0,260639%) |    136(0,260639%) |  0(0,005000%) |   0(0,005000%) |    265(0,254060%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                            |                                                        design_1_axi_dma_0_0_axi_dma_lite_if |    107(0,206128%) |    107(0,206128%) |  0(0,005000%) |   0(0,005000%) |     85(0,084887%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                   |                                                       design_1_axi_dma_0_0_axi_dma_register |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     90(0,089586%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                   |                                                  design_1_axi_dma_0_0_axi_dma_register_s2mm |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |     90(0,089586%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           I_PRMRY_DATAMOVER                                                          |                                                          design_1_axi_dma_0_0_axi_datamover |   1222(2,301992%) |   1108(2,087707%) |  8(0,050977%) | 106(0,614195%) |   1592(1,501241%) | 2(1,433571%) | 2(0,719286%) |  0(0,005000%) |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                        |                                           design_1_axi_dma_0_0_axi_datamover_mm2s_full_wrap |    404(0,764398%) |    370(0,700489%) |  0(0,005000%) |  34(0,200402%) |    495(0,470226%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                       |                                              design_1_axi_dma_0_0_axi_datamover_skid_buf_13 |     39(0,078308%) |     39(0,078308%) |  0(0,005000%) |   0(0,005000%) |     70(0,070789%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                            |                                                    design_1_axi_dma_0_0_axi_datamover_rd_sf |     73(0,142218%) |     73(0,142218%) |  0(0,005000%) |   0(0,005000%) |     71(0,071729%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                 (GEN_INCLUDE_MM2S_SF.I_RD_SF)                                        |                                                    design_1_axi_dma_0_0_axi_datamover_rd_sf |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_DATA_FIFO                                                          |                                             design_1_axi_dma_0_0_axi_datamover_sfifo_autord |     63(0,123421%) |     63(0,123421%) |  0(0,005000%) |   0(0,005000%) |     59(0,060451%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |                                                           design_1_axi_dma_0_0_sync_fifo_fg |     63(0,123421%) |     63(0,123421%) |  0(0,005000%) |   0(0,005000%) |     59(0,060451%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                    |                                                           design_1_axi_dma_0_0_sync_fifo_fg |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                             |                                                          design_1_axi_dma_0_0_xpm_fifo_sync |     56(0,110263%) |     56(0,110263%) |  0(0,005000%) |   0(0,005000%) |     59(0,060451%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                       xpm_fifo_base_inst                                             |                                                          design_1_axi_dma_0_0_xpm_fifo_base |     56(0,110263%) |     56(0,110263%) |  0(0,005000%) |   0(0,005000%) |     59(0,060451%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                         (xpm_fifo_base_inst)                                         |                                                          design_1_axi_dma_0_0_xpm_fifo_base |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      9(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gen_fwft.rdpp1_inst                                          |                                    design_1_axi_dma_0_0_xpm_counter_updn__parameterized1_23 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gen_sdpram.xpm_memory_base_inst                              |                                                        design_1_axi_dma_0_0_xpm_memory_base |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                         rdp_inst                                                     |                                    design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_24 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     11(0,015338%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         rdpp1_inst                                                   |                                    design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_25 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         rst_d1_inst                                                  |                                                    design_1_axi_dma_0_0_xpm_fifo_reg_bit_26 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         wrp_inst                                                     |                                    design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_27 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     11(0,015338%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         wrpp1_inst                                                   |                                    design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_28 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         xpm_fifo_rst_inst                                            |                                                        design_1_axi_dma_0_0_xpm_fifo_rst_30 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                        |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (OMIT_DRE_CNTL.I_DRE_CNTL_FIFO)                                    |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized3 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                           |                                             design_1_axi_dma_0_0_srl_fifo_f__parameterized1 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                                 |                                         design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                             |                                         design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized1 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                        |                                               design_1_axi_dma_0_0_cntr_incr_decr_addn_f_22 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_ADDR_CNTL                                                            |                                                design_1_axi_dma_0_0_axi_datamover_addr_cntl |     33(0,067030%) |     11(0,025677%) |  0(0,005000%) |  22(0,131437%) |     54(0,055752%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (I_ADDR_CNTL)                                                        |                                                design_1_axi_dma_0_0_axi_datamover_addr_cntl |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |     47(0,049173%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |                                  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |     32(0,065150%) |     10(0,023797%) |  0(0,005000%) |  22(0,131437%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                   |                                  design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1_17 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                           |                                                          design_1_axi_dma_0_0_srl_fifo_f_18 |     28(0,057632%) |      6(0,016278%) |  0(0,005000%) |  22(0,131437%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                                 |                                                      design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |     28(0,057632%) |      6(0,016278%) |  0(0,005000%) |  22(0,131437%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                             |                                                      design_1_axi_dma_0_0_srl_fifo_rbu_f_19 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                        |                                               design_1_axi_dma_0_0_cntr_incr_decr_addn_f_20 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       DYNSHREG_F_I                                                   |                                                          design_1_axi_dma_0_0_dynshreg_f_21 |     24(0,050113%) |      2(0,015000%) |  0(0,005000%) |  22(0,131437%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_CMD_STATUS                                                           |                                               design_1_axi_dma_0_0_axi_datamover_cmd_status |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |     69(0,069850%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized0 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_CMD_FIFO                                                           |                                                  design_1_axi_dma_0_0_axi_datamover_fifo_16 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |     63(0,064211%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_MSTR_PCC                                                             |                                                      design_1_axi_dma_0_0_axi_datamover_pcc |    192(0,365902%) |    192(0,365902%) |  0(0,005000%) |   0(0,005000%) |    180(0,174173%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (I_MSTR_PCC)                                                         |                                                      design_1_axi_dma_0_0_axi_datamover_pcc |    191(0,364023%) |    191(0,364023%) |  0(0,005000%) |   0(0,005000%) |    180(0,174173%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_STRT_STRB_GEN                                                      |                                                design_1_axi_dma_0_0_axi_datamover_strb_gen2 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_RD_DATA_CNTL                                                         |                                              design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     56(0,110263%) |     44(0,087707%) |  0(0,005000%) |  12(0,073966%) |     43(0,045414%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (I_RD_DATA_CNTL)                                                     |                                              design_1_axi_dma_0_0_axi_datamover_rddata_cntl |     22(0,046353%) |     22(0,046353%) |  0(0,005000%) |   0(0,005000%) |     37(0,039774%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |     34(0,068910%) |     22(0,046353%) |  0(0,005000%) |  12(0,073966%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                              |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized2 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                           |                                             design_1_axi_dma_0_0_srl_fifo_f__parameterized0 |     33(0,067030%) |     21(0,044474%) |  0(0,005000%) |  12(0,073966%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                                 |                                         design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |     33(0,067030%) |     21(0,044474%) |  0(0,005000%) |  12(0,073966%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                             |                                         design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized0 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                        |                                               design_1_axi_dma_0_0_cntr_incr_decr_addn_f_15 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       DYNSHREG_F_I                                                   |                                             design_1_axi_dma_0_0_dynshreg_f__parameterized0 |     23(0,048233%) |     11(0,025677%) |  0(0,005000%) |  12(0,073966%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_RD_STATUS_CNTLR                                                      |                                           design_1_axi_dma_0_0_axi_datamover_rd_status_cntl |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_RESET                                                                |                                                 design_1_axi_dma_0_0_axi_datamover_reset_14 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                        |                                           design_1_axi_dma_0_0_axi_datamover_s2mm_full_wrap |    818(1,542594%) |    738(1,392218%) |  8(0,050977%) |  72(0,418793%) |   1097(1,036015%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                  |                                                 design_1_axi_dma_0_0_axi_datamover_skid_buf |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |     80(0,080188%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                    |                                                design_1_axi_dma_0_0_axi_datamover_indet_btt |    176(0,335827%) |    168(0,320789%) |  8(0,050977%) |   0(0,005000%) |    219(0,210827%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                 (GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT)                                |                                                design_1_axi_dma_0_0_axi_datamover_indet_btt |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                |                                 design_1_axi_dma_0_0_axi_datamover_skid_buf__parameterized0 |     47(0,093346%) |     47(0,093346%) |  0(0,005000%) |   0(0,005000%) |     86(0,085827%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_DATA_FIFO                                                          |                             design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1 |     45(0,089586%) |     45(0,089586%) |  0(0,005000%) |   0(0,005000%) |     53(0,054812%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                        |                                           design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |     45(0,089586%) |     45(0,089586%) |  0(0,005000%) |   0(0,005000%) |     53(0,054812%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                     (BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                    |                                           design_1_axi_dma_0_0_sync_fifo_fg__parameterized1 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                             |                                          design_1_axi_dma_0_0_xpm_fifo_sync__parameterized3 |     41(0,082068%) |     41(0,082068%) |  0(0,005000%) |   0(0,005000%) |     53(0,054812%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                       xpm_fifo_base_inst                                             |                                          design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |     41(0,082068%) |     41(0,082068%) |  0(0,005000%) |   0(0,005000%) |     53(0,054812%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                         (xpm_fifo_base_inst)                                         |                                          design_1_axi_dma_0_0_xpm_fifo_base__parameterized1 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gen_sdpram.xpm_memory_base_inst                              |                                        design_1_axi_dma_0_0_xpm_memory_base__parameterized1 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 1(0,719286%) | 1(0,362143%) |  0(0,005000%) |
|                         rdp_inst                                                     |                                       design_1_axi_dma_0_0_xpm_counter_updn__parameterized2 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     11(0,015338%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         rdpp1_inst                                                   |                                       design_1_axi_dma_0_0_xpm_counter_updn__parameterized3 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         rst_d1_inst                                                  |                                                     design_1_axi_dma_0_0_xpm_fifo_reg_bit_9 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         wrp_inst                                                     |                                    design_1_axi_dma_0_0_xpm_counter_updn__parameterized2_10 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     11(0,015338%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         wrpp1_inst                                                   |                                    design_1_axi_dma_0_0_xpm_counter_updn__parameterized3_11 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         xpm_fifo_rst_inst                                            |                                                        design_1_axi_dma_0_0_xpm_fifo_rst_12 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_XD_FIFO                                                            |                             design_1_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0 |     75(0,145977%) |     67(0,130940%) |  8(0,050977%) |   0(0,005000%) |     60(0,061391%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                    |                                           design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     75(0,145977%) |     67(0,130940%) |  8(0,050977%) |   0(0,005000%) |     60(0,061391%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     (NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO)                                |                                           design_1_axi_dma_0_0_sync_fifo_fg__parameterized0 |     29(0,059511%) |     29(0,059511%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     xpm_fifo_instance.xpm_fifo_sync_inst                             |                                          design_1_axi_dma_0_0_xpm_fifo_sync__parameterized1 |     46(0,091466%) |     38(0,076429%) |  8(0,050977%) |   0(0,005000%) |     60(0,061391%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       xpm_fifo_base_inst                                             |                                          design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |     46(0,091466%) |     38(0,076429%) |  8(0,050977%) |   0(0,005000%) |     60(0,061391%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         (xpm_fifo_base_inst)                                         |                                          design_1_axi_dma_0_0_xpm_fifo_base__parameterized0 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gen_fwft.rdpp1_inst                                          |                                       design_1_axi_dma_0_0_xpm_counter_updn__parameterized1 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         gen_sdpram.xpm_memory_base_inst                              |                                        design_1_axi_dma_0_0_xpm_memory_base__parameterized0 |      8(0,020038%) |      0(0,005000%) |  8(0,050977%) |   0(0,005000%) |     24(0,027556%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         rdp_inst                                                     |                                       design_1_axi_dma_0_0_xpm_counter_updn__parameterized6 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         rdpp1_inst                                                   |                                       design_1_axi_dma_0_0_xpm_counter_updn__parameterized7 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         rst_d1_inst                                                  |                                                       design_1_axi_dma_0_0_xpm_fifo_reg_bit |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         wrp_inst                                                     |                                     design_1_axi_dma_0_0_xpm_counter_updn__parameterized6_6 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         wrpp1_inst                                                   |                                     design_1_axi_dma_0_0_xpm_counter_updn__parameterized7_7 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         xpm_fifo_rst_inst                                            |                                                           design_1_axi_dma_0_0_xpm_fifo_rst |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                  |                                                   design_1_axi_dma_0_0_axi_datamover_ibttcc |    175(0,333947%) |    175(0,333947%) |  0(0,005000%) |   0(0,005000%) |    254(0,243722%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                 |                                             design_1_axi_dma_0_0_axi_datamover_s2mm_realign |    209(0,397857%) |    187(0,356504%) |  0(0,005000%) |  22(0,131437%) |    190(0,183571%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER)                             |                                             design_1_axi_dma_0_0_axi_datamover_s2mm_realign |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                   |                                             design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |    179(0,341466%) |    173(0,330188%) |  0(0,005000%) |   6(0,039483%) |    176(0,170414%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (GEN_INCLUDE_SCATTER.I_S2MM_SCATTER)                               |                                             design_1_axi_dma_0_0_axi_datamover_s2mm_scatter |     86(0,166654%) |     86(0,166654%) |  0(0,005000%) |   0(0,005000%) |     71(0,071729%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   I_MSSAI_SKID_BUF                                                   |                                           design_1_axi_dma_0_0_axi_datamover_mssai_skid_buf |     52(0,102744%) |     52(0,102744%) |  0(0,005000%) |   0(0,005000%) |     83(0,083008%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   I_TSTRB_FIFO                                                       |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |     24(0,050113%) |     18(0,038835%) |  0(0,005000%) |   6(0,039483%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     (I_TSTRB_FIFO)                                                   |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized8 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     USE_SRL_FIFO.I_SYNC_FIFO                                         |                                             design_1_axi_dma_0_0_srl_fifo_f__parameterized5 |     22(0,046353%) |     16(0,035075%) |  0(0,005000%) |   6(0,039483%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       I_SRL_FIFO_RBU_F                                               |                                         design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |     22(0,046353%) |     16(0,035075%) |  0(0,005000%) |   6(0,039483%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         (I_SRL_FIFO_RBU_F)                                           |                                         design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized5 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         CNTR_INCR_DECR_ADDN_F_I                                      |                                  design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         DYNSHREG_F_I                                                 |                                             design_1_axi_dma_0_0_dynshreg_f__parameterized5 |     12(0,027556%) |      6(0,016278%) |  0(0,005000%) |   6(0,039483%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   SLICE_INSERTION                                                    |                                                    design_1_axi_dma_0_0_axi_datamover_slice |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_DRE_CNTL_FIFO                                                      |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |     30(0,061391%) |     14(0,031316%) |  0(0,005000%) |  16(0,096954%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (I_DRE_CNTL_FIFO)                                                  |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized7 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                           |                                             design_1_axi_dma_0_0_srl_fifo_f__parameterized4 |     27(0,055752%) |     11(0,025677%) |  0(0,005000%) |  16(0,096954%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                                 |                                         design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |     27(0,055752%) |     11(0,025677%) |  0(0,005000%) |  16(0,096954%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                             |                                         design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized4 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                        |                                                design_1_axi_dma_0_0_cntr_incr_decr_addn_f_5 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       DYNSHREG_F_I                                                   |                                             design_1_axi_dma_0_0_dynshreg_f__parameterized4 |     22(0,046353%) |      6(0,016278%) |  0(0,005000%) |  16(0,096954%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_ADDR_CNTL                                                            |                                design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |     33(0,067030%) |     10(0,023797%) |  0(0,005000%) |  23(0,137184%) |     53(0,054812%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (I_ADDR_CNTL)                                                        |                                design_1_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |     47(0,049173%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                       |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |     31(0,063271%) |      8(0,020038%) |  0(0,005000%) |  23(0,137184%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO)                                   |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized1 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                           |                                                             design_1_axi_dma_0_0_srl_fifo_f |     30(0,061391%) |      7(0,018158%) |  0(0,005000%) |  23(0,137184%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                                 |                                                         design_1_axi_dma_0_0_srl_fifo_rbu_f |     30(0,061391%) |      7(0,018158%) |  0(0,005000%) |  23(0,137184%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                             |                                                         design_1_axi_dma_0_0_srl_fifo_rbu_f |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                        |                                                design_1_axi_dma_0_0_cntr_incr_decr_addn_f_4 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       DYNSHREG_F_I                                                   |                                                             design_1_axi_dma_0_0_dynshreg_f |     25(0,051992%) |      2(0,015000%) |  0(0,005000%) |  23(0,137184%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_CMD_STATUS                                                           |                               design_1_axi_dma_0_0_axi_datamover_cmd_status__parameterized0 |     22(0,046353%) |     22(0,046353%) |  0(0,005000%) |   0(0,005000%) |     97(0,096165%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                   |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized4 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     34(0,036955%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_CMD_FIFO                                                           |                                                     design_1_axi_dma_0_0_axi_datamover_fifo |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |     63(0,064211%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_RESET                                                                |                                                    design_1_axi_dma_0_0_axi_datamover_reset |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_S2MM_MMAP_SKID_BUF                                                   |                                              design_1_axi_dma_0_0_axi_datamover_skid2mm_buf |     36(0,072669%) |     36(0,072669%) |  0(0,005000%) |   0(0,005000%) |     78(0,078308%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_WR_DATA_CNTL                                                         |                                              design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     82(0,159135%) |     73(0,142218%) |  0(0,005000%) |   9(0,056724%) |     65(0,066090%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (I_WR_DATA_CNTL)                                                     |                                              design_1_axi_dma_0_0_axi_datamover_wrdata_cntl |     47(0,093346%) |     47(0,093346%) |  0(0,005000%) |   0(0,005000%) |     59(0,060451%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                  |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |     35(0,070789%) |     26(0,053872%) |  0(0,005000%) |   9(0,056724%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO)                              |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized9 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                           |                                             design_1_axi_dma_0_0_srl_fifo_f__parameterized6 |     34(0,068910%) |     25(0,051992%) |  0(0,005000%) |   9(0,056724%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                                 |                                         design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |     34(0,068910%) |     25(0,051992%) |  0(0,005000%) |   9(0,056724%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                             |                                         design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized6 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                        |                                                  design_1_axi_dma_0_0_cntr_incr_decr_addn_f |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       DYNSHREG_F_I                                                   |                                             design_1_axi_dma_0_0_dynshreg_f__parameterized6 |     15(0,033195%) |      6(0,016278%) |  0(0,005000%) |   9(0,056724%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               I_WR_STATUS_CNTLR                                                      |                                           design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |     56(0,110263%) |     38(0,076429%) |  0(0,005000%) |  18(0,108448%) |     58(0,059511%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (I_WR_STATUS_CNTLR)                                                  |                                           design_1_axi_dma_0_0_axi_datamover_wr_status_cntl |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     43(0,045414%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                      |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |     32(0,065150%) |     16(0,035075%) |  0(0,005000%) |  16(0,096954%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO)                  |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized6 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                           |                                             design_1_axi_dma_0_0_srl_fifo_f__parameterized3 |     31(0,063271%) |     15(0,033195%) |  0(0,005000%) |  16(0,096954%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                                 |                                         design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |     31(0,063271%) |     15(0,033195%) |  0(0,005000%) |  16(0,096954%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                             |                                         design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized3 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                        |                                design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_3 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       DYNSHREG_F_I                                                   |                                             design_1_axi_dma_0_0_dynshreg_f__parameterized3 |     23(0,048233%) |      7(0,018158%) |  0(0,005000%) |  16(0,096954%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 I_WRESP_STATUS_FIFO                                                  |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |     18(0,038835%) |     16(0,035075%) |  0(0,005000%) |   2(0,016494%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (I_WRESP_STATUS_FIFO)                                              |                                     design_1_axi_dma_0_0_axi_datamover_fifo__parameterized5 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                           |                                             design_1_axi_dma_0_0_srl_fifo_f__parameterized2 |     14(0,031316%) |     12(0,027556%) |  0(0,005000%) |   2(0,016494%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     I_SRL_FIFO_RBU_F                                                 |                                         design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |     14(0,031316%) |     12(0,027556%) |  0(0,005000%) |   2(0,016494%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       (I_SRL_FIFO_RBU_F)                                             |                                         design_1_axi_dma_0_0_srl_fifo_rbu_f__parameterized2 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       CNTR_INCR_DECR_ADDN_F_I                                        |                                  design_1_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       DYNSHREG_F_I                                                   |                                             design_1_axi_dma_0_0_dynshreg_f__parameterized2 |      4(0,015000%) |      2(0,015000%) |  0(0,005000%) |   2(0,016494%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           I_RST_MODULE                                                               |                                                     design_1_axi_dma_0_0_axi_dma_rst_module |     17(0,036955%) |     17(0,036955%) |  0(0,005000%) |   0(0,005000%) |     38(0,040714%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (I_RST_MODULE)                                                           |                                                     design_1_axi_dma_0_0_axi_dma_rst_module |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_RESET_FOR_MM2S.RESET_I                                               |                                                          design_1_axi_dma_0_0_axi_dma_reset |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     15(0,019098%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             GEN_RESET_FOR_S2MM.RESET_I                                               |                                                        design_1_axi_dma_0_0_axi_dma_reset_1 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |     13(0,017218%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             REG_HRD_RST                                                              |                                                               design_1_axi_dma_0_0_cdc_sync |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             REG_HRD_RST_OUT                                                          |                                                             design_1_axi_dma_0_0_cdc_sync_2 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       myproject_axi_0                                                                |                                                                  design_1_myproject_axi_0_8 | 14263(26,815150%) | 14095(26,499361%) |  0(0,005000%) | 168(0,970517%) | 15275(14,361203%) | 0(0,005000%) | 4(1,433571%) | 21(9,550455%) |
|         inst                                                                         |                                                    design_1_myproject_axi_0_8_myproject_axi | 14263(26,815150%) | 14095(26,499361%) |  0(0,005000%) | 168(0,970517%) | 15275(14,361203%) | 0(0,005000%) | 4(1,433571%) | 21(9,550455%) |
|           (inst)                                                                     |                                                    design_1_myproject_axi_0_8_myproject_axi |    775(1,461767%) |    775(1,461767%) |  0(0,005000%) |   0(0,005000%) |    580(0,550113%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           grp_myproject_fu_781                                                       |                                                        design_1_myproject_axi_0_8_myproject | 12855(24,168534%) | 12855(24,168534%) |  0(0,005000%) |   0(0,005000%) | 14277(13,423233%) | 0(0,005000%) | 4(1,433571%) | 21(9,550455%) |
|             dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0                     |              design_1_myproject_axi_0_8_dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s |   3661(6,886579%) |   3661(6,886579%) |  0(0,005000%) |   0(0,005000%) |   3029(2,851805%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_U0)                 |              design_1_myproject_axi_0_8_dense_array_array_ap_fixed_16_6_5_3_0_32u_config5_s |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |    506(0,480564%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602       |             design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s |   3656(6,877180%) |   3656(6,877180%) |  0(0,005000%) |   0(0,005000%) |   2523(2,376241%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_1602)   |             design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s |   3479(6,544474%) |   3479(6,544474%) |  0(0,005000%) |   0(0,005000%) |   2360(2,223045%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 w5_V_U                                                               |        design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V |    177(0,337707%) |    177(0,337707%) |  0(0,005000%) |   0(0,005000%) |    163(0,158195%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom_U    |    design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_w5_V_rom |    177(0,337707%) |    177(0,337707%) |  0(0,005000%) |   0(0,005000%) |    163(0,158195%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0                     |              design_1_myproject_axi_0_8_dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s |   2040(3,839586%) |   2040(3,839586%) |  0(0,005000%) |   0(0,005000%) |   2254(2,123421%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_U0)                 |              design_1_myproject_axi_0_8_dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |    466(0,442970%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092       |             design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s |   2039(3,837707%) |   2039(3,837707%) |  0(0,005000%) |   0(0,005000%) |   1788(1,685451%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_fu_1092)   |             design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s |   1902(3,580188%) |   1902(3,580188%) |  0(0,005000%) |   0(0,005000%) |   1704(1,606504%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_325_7_1_1_U491                                     |                                      design_1_myproject_axi_0_8_myproject_axi_mux_325_7_1_1 |     58(0,114023%) |     58(0,114023%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 outidx_U                                                             |      design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx_rom_U  |  design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_outidx_rom |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 w8_V_U                                                               |        design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V |     81(0,157256%) |     81(0,157256%) |  0(0,005000%) |   0(0,005000%) |     83(0,083008%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom_U    |    design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom |     81(0,157256%) |     81(0,157256%) |  0(0,005000%) |   0(0,005000%) |     83(0,083008%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0                     |              design_1_myproject_axi_0_8_dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s |    887(1,672293%) |    887(1,672293%) |  0(0,005000%) |   0(0,005000%) |    828(0,783195%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_U0)                 |              design_1_myproject_axi_0_8_dense_array_array_ap_fixed_16_6_5_3_0_5u_config11_s |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |     55(0,056692%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631       |            design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s |    884(1,666654%) |    884(1,666654%) |  0(0,005000%) |   0(0,005000%) |    773(0,731504%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_fu_631)   |            design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s |    867(1,634699%) |    867(1,634699%) |  0(0,005000%) |   0(0,005000%) |    748(0,708008%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 w11_V_U                                                              |      design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     25(0,028496%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom_U  |  design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config11_s_w11_V_rom |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     25(0,028496%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0                     |              design_1_myproject_axi_0_8_dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s |   2560(4,817030%) |   2560(4,817030%) |  0(0,005000%) |   0(0,005000%) |   4215(3,966466%) | 0(0,005000%) | 0(0,005000%) | 16(7,277727%) |
|               (dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_U0)                 |              design_1_myproject_axi_0_8_dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |   1285(1,212707%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380       |             design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s |   2559(4,815150%) |   2559(4,815150%) |  0(0,005000%) |   0(0,005000%) |   2930(2,758759%) | 0(0,005000%) | 0(0,005000%) | 16(7,277727%) |
|                 (grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380)   |             design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s |   2117(3,984323%) |   2117(3,984323%) |  0(0,005000%) |   0(0,005000%) |   2928(2,756880%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U18                              |                              design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                  design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_602 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U19                              |                          design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_559 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                  design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_601 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U20                              |                          design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_560 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                  design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_600 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U21                              |                          design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_561 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                  design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_599 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U22                              |                          design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_562 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                  design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_598 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U23                              |                          design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_563 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                  design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_597 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U24                              |                          design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_564 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                  design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_596 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U25                              |                          design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_565 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                  design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_595 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U26                              |                          design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_566 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                  design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_594 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U27                              |                          design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_567 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                  design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_593 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U28                              |                          design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_568 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                  design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_592 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U29                              |                          design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_569 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                  design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_591 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U30                              |                          design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_570 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                  design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_590 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U31                              |                          design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_571 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                  design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_589 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U32                              |                          design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_572 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                  design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_588 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mul_mul_16s_7s_22_1_1_U33                              |                          design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_573 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                   myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0_U                      |                      design_1_myproject_axi_0_8_myproject_axi_mul_mul_16s_7s_22_1_1_DSP48_0 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  1(0,459545%) |
|                 myproject_axi_mux_164_16_1_1_U1                                      |                                     design_1_myproject_axi_0_8_myproject_axi_mux_164_16_1_1 |     64(0,125301%) |     64(0,125301%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_42_16_1_1_U2                                       |                                      design_1_myproject_axi_0_8_myproject_axi_mux_42_16_1_1 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_646_16_1_1_U10                                     |                                     design_1_myproject_axi_0_8_myproject_axi_mux_646_16_1_1 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_646_16_1_1_U11                                     |                                 design_1_myproject_axi_0_8_myproject_axi_mux_646_16_1_1_574 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_646_16_1_1_U12                                     |                                 design_1_myproject_axi_0_8_myproject_axi_mux_646_16_1_1_575 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_646_16_1_1_U13                                     |                                 design_1_myproject_axi_0_8_myproject_axi_mux_646_16_1_1_576 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_646_16_1_1_U14                                     |                                 design_1_myproject_axi_0_8_myproject_axi_mux_646_16_1_1_577 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_646_16_1_1_U15                                     |                                 design_1_myproject_axi_0_8_myproject_axi_mux_646_16_1_1_578 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_646_16_1_1_U16                                     |                                 design_1_myproject_axi_0_8_myproject_axi_mux_646_16_1_1_579 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_646_16_1_1_U17                                     |                                 design_1_myproject_axi_0_8_myproject_axi_mux_646_16_1_1_580 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_646_16_1_1_U3                                      |                                 design_1_myproject_axi_0_8_myproject_axi_mux_646_16_1_1_581 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_646_16_1_1_U4                                      |                                 design_1_myproject_axi_0_8_myproject_axi_mux_646_16_1_1_582 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_646_16_1_1_U5                                      |                                 design_1_myproject_axi_0_8_myproject_axi_mux_646_16_1_1_583 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_646_16_1_1_U6                                      |                                 design_1_myproject_axi_0_8_myproject_axi_mux_646_16_1_1_584 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_646_16_1_1_U7                                      |                                 design_1_myproject_axi_0_8_myproject_axi_mux_646_16_1_1_585 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_646_16_1_1_U8                                      |                                 design_1_myproject_axi_0_8_myproject_axi_mux_646_16_1_1_586 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 myproject_axi_mux_646_16_1_1_U9                                      |                                 design_1_myproject_axi_0_8_myproject_axi_mux_646_16_1_1_587 |     16(0,035075%) |     16(0,035075%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 outidx9_U                                                            |     design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb_rom_U | design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_outibkb_rom |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 w2_V_U                                                               |        design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V |     98(0,189211%) |     98(0,189211%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom_U    |    design_1_myproject_axi_0_8_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_w2_V_rom |     98(0,189211%) |     98(0,189211%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_0_V_U                                                 |                                                     design_1_myproject_axi_0_8_fifo_w7_d1_A |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_0_V_U)                                             |                                                     design_1_myproject_axi_0_8_fifo_w7_d1_A |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_558 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_10_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_41 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_10_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_41 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_557 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_11_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_42 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_11_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_42 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_556 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_12_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_43 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_12_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_43 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_555 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_13_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_44 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_13_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_44 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_554 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_14_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_45 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_14_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_45 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_553 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_15_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_46 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_15_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_46 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_552 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_16_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_47 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_16_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_47 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_551 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_17_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_48 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_17_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_48 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_550 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_18_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_49 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_18_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_49 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_549 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_19_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_50 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_19_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_50 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_548 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_1_V_U                                                 |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_51 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_1_V_U)                                             |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_51 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_547 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_20_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_52 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_20_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_52 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_546 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_21_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_53 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_21_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_53 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_545 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_22_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_54 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_22_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_54 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_544 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_23_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_55 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_23_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_55 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_543 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_24_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_56 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_24_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_56 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_542 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_25_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_57 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_25_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_57 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_541 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_26_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_58 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_26_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_58 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_540 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_27_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_59 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_27_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_59 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_539 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_28_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_60 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_28_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_60 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_538 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_29_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_61 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_29_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_61 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_537 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_2_V_U                                                 |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_62 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_2_V_U)                                             |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_62 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_536 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_30_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_63 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_30_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_63 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_535 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_31_V_U                                                |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_64 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_31_V_U)                                            |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_64 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_534 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_3_V_U                                                 |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_65 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_3_V_U)                                             |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_65 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_533 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_4_V_U                                                 |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_66 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_4_V_U)                                             |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_66 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_532 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_5_V_U                                                 |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_67 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_5_V_U)                                             |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_67 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_531 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_6_V_U                                                 |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_68 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_6_V_U)                                             |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_68 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_530 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_7_V_U                                                 |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_69 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_7_V_U)                                             |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_69 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_529 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_8_V_U                                                 |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_70 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_8_V_U)                                             |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_70 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_528 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer10_out_V_data_9_V_U                                                 |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_71 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer10_out_V_data_9_V_U)                                             |                                                  design_1_myproject_axi_0_8_fifo_w7_d1_A_71 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_527 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer11_out_V_data_0_V_U                                                 |                                                    design_1_myproject_axi_0_8_fifo_w16_d1_A |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     14(0,018158%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer11_out_V_data_0_V_U)                                             |                                                    design_1_myproject_axi_0_8_fifo_w16_d1_A |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_526 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer11_out_V_data_1_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_72 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |     14(0,018158%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer11_out_V_data_1_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_72 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_525 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer11_out_V_data_2_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_73 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |     14(0,018158%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer11_out_V_data_2_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_73 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_524 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer11_out_V_data_3_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_74 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |     14(0,018158%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer11_out_V_data_3_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_74 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_523 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer11_out_V_data_4_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_75 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |     14(0,018158%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer11_out_V_data_4_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_75 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_522 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_0_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_76 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_0_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_76 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_521 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_10_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_77 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_10_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_77 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_520 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_11_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_78 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_11_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_78 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_519 |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_12_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_79 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_12_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_79 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_518 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_13_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_80 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_13_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_80 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_517 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_14_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_81 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_14_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_81 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_516 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_15_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_82 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_15_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_82 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_515 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_16_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_83 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_16_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_83 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_514 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_17_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_84 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_17_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_84 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_513 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_18_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_85 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_18_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_85 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_512 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_19_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_86 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_19_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_86 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_511 |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_1_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_87 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_1_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_87 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_510 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_20_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_88 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_20_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_88 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_509 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_21_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_89 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_21_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_89 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_508 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_22_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_90 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_22_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_90 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_507 |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_23_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_91 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_23_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_91 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_506 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_24_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_92 |     27(0,055752%) |     27(0,055752%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_24_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_92 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_505 |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_25_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_93 |     26(0,053872%) |     26(0,053872%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_25_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_93 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_504 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_26_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_94 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_26_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_94 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_503 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_27_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_95 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_27_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_95 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_502 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_28_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_96 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_28_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_96 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_501 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_29_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_97 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_29_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_97 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_500 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_2_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_98 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_2_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_98 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_499 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_30_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_99 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_30_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d1_A_99 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_498 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_31_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_100 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_31_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_100 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_497 |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_32_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_101 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_32_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_101 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_496 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_33_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_102 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_33_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_102 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_495 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_34_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_103 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_34_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_103 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_494 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_35_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_104 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_35_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_104 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_493 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_36_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_105 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_36_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_105 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_492 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_37_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_106 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_37_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_106 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_491 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_38_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_107 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_38_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_107 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_490 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_39_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_108 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_39_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_108 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_489 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_3_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_109 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_3_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_109 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_488 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_40_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_110 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_40_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_110 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_487 |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_41_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_111 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_41_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_111 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_486 |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_42_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_112 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_42_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_112 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_485 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_43_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_113 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_43_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_113 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_484 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_44_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_114 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_44_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_114 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_483 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_45_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_115 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_45_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_115 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_482 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_46_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_116 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_46_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_116 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_481 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_47_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_117 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_47_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_117 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_480 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_48_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_118 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_48_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_118 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_479 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_49_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_119 |     67(0,130940%) |     67(0,130940%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_49_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_119 |     44(0,087707%) |     44(0,087707%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_478 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_4_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_120 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_4_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_120 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_477 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_50_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_121 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_50_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_121 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_476 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_51_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_122 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_51_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_122 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_475 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_52_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_123 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_52_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_123 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_474 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_53_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_124 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_53_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_124 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_473 |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_54_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_125 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_54_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_125 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_472 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_55_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_126 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_55_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_126 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_471 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_56_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_127 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_56_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_127 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_470 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_57_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_128 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_57_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_128 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_469 |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_58_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_129 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_58_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_129 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_468 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_59_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_130 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_59_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_130 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_467 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_5_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_131 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_5_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_131 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_466 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_60_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_132 |     27(0,055752%) |     27(0,055752%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_60_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_132 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_465 |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_61_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_133 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_61_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_133 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_464 |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_62_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_134 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_62_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_134 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_463 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_63_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_135 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_63_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_135 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_462 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_6_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_136 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_6_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_136 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_461 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_7_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_137 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_7_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_137 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_460 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_8_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_138 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_8_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_138 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_459 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer2_out_V_data_9_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_139 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer2_out_V_data_9_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_139 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_458 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_0_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_140 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_0_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_140 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_457 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_10_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_141 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_10_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_141 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_456 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_11_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_142 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_11_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_142 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_455 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_12_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_143 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_12_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_143 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_454 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_13_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_144 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_13_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_144 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_453 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_14_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_145 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_14_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_145 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_452 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_15_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_146 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_15_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_146 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_451 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_16_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_147 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_16_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_147 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_450 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_17_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_148 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_17_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_148 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_449 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_18_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_149 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_18_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_149 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_448 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_19_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_150 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_19_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_150 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_447 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_1_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_151 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_1_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_151 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_446 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_20_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_152 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_20_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_152 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_445 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_21_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_153 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_21_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_153 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_444 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_22_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_154 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_22_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_154 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_443 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_23_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_155 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_23_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_155 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_442 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_24_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_156 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_24_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_156 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_441 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_25_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_157 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_25_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_157 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_440 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_26_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_158 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_26_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_158 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_439 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_27_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_159 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_27_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_159 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_438 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_28_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_160 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_28_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_160 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_437 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_29_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_161 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_29_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_161 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_436 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_2_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_162 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_2_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_162 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_435 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_30_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_163 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_30_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_163 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_434 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_31_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_164 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_31_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_164 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_433 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_32_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_165 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_32_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_165 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_432 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_33_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_166 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_33_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_166 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_431 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_34_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_167 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_34_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_167 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_430 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_35_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_168 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_35_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_168 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_429 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_36_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_169 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_36_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_169 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_428 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_37_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_170 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_37_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_170 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_427 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_38_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_171 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_38_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_171 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_426 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_39_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_172 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_39_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_172 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_425 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_3_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_173 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_3_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_173 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_424 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_40_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_174 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_40_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_174 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_423 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_41_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_175 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_41_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_175 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_422 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_42_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_176 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_42_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_176 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_421 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_43_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_177 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_43_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_177 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_420 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_44_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_178 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_44_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_178 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_419 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_45_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_179 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_45_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_179 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_418 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_46_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_180 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_46_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_180 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_417 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_47_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_181 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_47_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_181 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_416 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_48_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_182 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_48_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_182 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_415 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_49_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_183 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_49_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_183 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_414 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_4_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_184 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_4_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_184 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_413 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_50_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_185 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_50_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_185 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_412 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_51_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_186 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_51_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_186 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_411 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_52_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_187 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_52_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_187 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_410 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_53_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_188 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_53_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_188 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_409 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_54_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_189 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_54_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_189 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_408 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_55_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_190 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_55_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_190 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_407 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_56_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_191 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_56_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_191 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_406 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_57_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_192 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_57_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_192 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_405 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_58_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_193 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_58_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_193 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_404 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_59_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_194 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_59_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_194 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_403 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_5_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_195 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_5_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_195 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_402 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_60_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_196 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_60_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_196 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_401 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_61_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_197 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_61_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_197 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_400 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_62_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_198 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_62_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_198 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_399 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_63_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_199 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_63_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_199 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_398 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_6_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_200 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_6_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_200 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_397 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_7_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_201 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_7_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_201 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_396 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_8_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_202 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_8_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_202 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_395 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer4_out_V_data_9_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_203 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer4_out_V_data_9_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_203 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_394 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_0_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_204 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_0_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_204 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_393 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_10_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_205 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_10_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_205 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_392 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_11_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_206 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_11_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_206 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_391 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_12_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_207 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_12_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_207 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_390 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_13_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_208 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_13_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_208 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_389 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_14_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_209 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_14_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_209 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_388 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_15_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_210 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_15_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_210 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_387 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_16_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_211 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_16_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_211 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_386 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_17_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_212 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_17_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_212 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_385 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_18_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_213 |     17(0,036955%) |     17(0,036955%) |  0(0,005000%) |   0(0,005000%) |     14(0,018158%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_18_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_213 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_384 |     12(0,027556%) |     12(0,027556%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_19_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_214 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_19_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_214 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_383 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_1_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_215 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_1_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_215 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_382 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_20_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_216 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_20_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_216 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_381 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_21_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_217 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_21_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_217 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_380 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_22_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_218 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_22_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_218 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_379 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_23_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_219 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_23_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_219 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_378 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_24_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_220 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_24_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_220 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_377 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_25_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_221 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_25_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_221 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_376 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_26_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_222 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_26_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_222 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_375 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_27_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_223 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_27_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_223 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_374 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_28_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_224 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_28_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_224 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_373 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_29_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_225 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_29_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_225 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_372 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_2_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_226 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_2_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_226 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_371 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_30_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_227 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_30_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_227 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_370 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_31_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_228 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_31_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_228 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_369 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_3_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_229 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_3_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_229 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_368 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_4_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_230 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_4_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_230 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_367 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_5_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_231 |     28(0,057632%) |     28(0,057632%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_5_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_231 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_366 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_6_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_232 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_6_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_232 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_365 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_7_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_233 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_7_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_233 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_364 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_8_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_234 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_8_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_234 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_363 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer5_out_V_data_9_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_235 |     35(0,070789%) |     35(0,070789%) |  0(0,005000%) |   0(0,005000%) |     15(0,019098%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer5_out_V_data_9_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_235 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_362 |     14(0,031316%) |     14(0,031316%) |  0(0,005000%) |   0(0,005000%) |     11(0,015338%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_0_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_236 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_0_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_236 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_361 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_10_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_237 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_10_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_237 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_360 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_11_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_238 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_11_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_238 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_359 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_12_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_239 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_12_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_239 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_358 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_13_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_240 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_13_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_240 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_357 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_14_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_241 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_14_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_241 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_356 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_15_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_242 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_15_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_242 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_355 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_16_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_243 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_16_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_243 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_354 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_17_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_244 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_17_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_244 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_353 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_18_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_245 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      9(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_18_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_245 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_352 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_19_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_246 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_19_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_246 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_351 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_1_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_247 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_1_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_247 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_350 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_20_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_248 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_20_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_248 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_349 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_21_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_249 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_21_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_249 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_348 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_22_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_250 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_22_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_250 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_347 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_23_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_251 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_23_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_251 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_346 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_24_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_252 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_24_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_252 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_345 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_25_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_253 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_25_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_253 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_344 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_26_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_254 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_26_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_254 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_343 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_27_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_255 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_27_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_255 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_342 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_28_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_256 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_28_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_256 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_341 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_29_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_257 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_29_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_257 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_340 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_2_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_258 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_2_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_258 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_339 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_30_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_259 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_30_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_259 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_338 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_31_V_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_260 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_31_V_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_260 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_337 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_3_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_261 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_3_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_261 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_336 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_4_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_262 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_4_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_262 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_335 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_5_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_263 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_5_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_263 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_334 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_6_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_264 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_6_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_264 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_333 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_7_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_265 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_7_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_265 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_332 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_8_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_266 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_8_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_266 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                        design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg_331 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer7_out_V_data_9_V_U                                                  |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_267 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |     10(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer7_out_V_data_9_V_U)                                              |                                                 design_1_myproject_axi_0_8_fifo_w7_d1_A_267 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w7_d1_A_ram                                                     |                                            design_1_myproject_axi_0_8_fifo_w7_d1_A_shiftReg |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_0_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_268 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_0_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_268 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_330 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_10_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_269 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_10_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_269 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_329 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_11_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_270 |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_11_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_270 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_328 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_12_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_271 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_12_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_271 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_327 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_13_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_272 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_13_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_272 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_326 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_14_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_273 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_14_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_273 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_325 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_15_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_274 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_15_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_274 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_324 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_16_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_275 |     22(0,046353%) |     22(0,046353%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_16_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_275 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_323 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_17_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_276 |     26(0,053872%) |     26(0,053872%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_17_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_276 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_322 |     20(0,042594%) |     20(0,042594%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_18_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_277 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_18_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_277 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_321 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_19_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_278 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_19_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_278 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_320 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_1_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_279 |     15(0,033195%) |     15(0,033195%) |  0(0,005000%) |   0(0,005000%) |      8(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_1_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_279 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_319 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_20_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_280 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_20_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_280 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_318 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_21_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_281 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_21_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_281 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_317 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_22_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_282 |     22(0,046353%) |     22(0,046353%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_22_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_282 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_316 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_23_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_283 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_23_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_283 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_315 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_24_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_284 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_24_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_284 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_314 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_25_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_285 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_25_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_285 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_313 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_26_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_286 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_26_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_286 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_312 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_27_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_287 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_27_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_287 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_311 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_28_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_288 |     23(0,048233%) |     23(0,048233%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_28_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_288 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_310 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_29_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_289 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_29_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_289 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_309 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_2_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_290 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_2_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_290 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_308 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_30_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_291 |     22(0,046353%) |     22(0,046353%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_30_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_291 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_307 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_31_V_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_292 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_31_V_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_292 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_306 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_3_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_293 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_3_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_293 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_305 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_4_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_294 |     22(0,046353%) |     22(0,046353%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_4_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_294 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_304 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_5_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_295 |     22(0,046353%) |     22(0,046353%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_5_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_295 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_303 |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_6_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_296 |     24(0,050113%) |     24(0,050113%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_6_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_296 |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_302 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_7_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_297 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_7_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_297 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_301 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_8_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_298 |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_8_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_298 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                       design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg_300 |     18(0,038835%) |     18(0,038835%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             layer8_out_V_data_9_V_U                                                  |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_299 |     22(0,046353%) |     22(0,046353%) |  0(0,005000%) |   0(0,005000%) |     20(0,023797%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (layer8_out_V_data_9_V_U)                                              |                                                design_1_myproject_axi_0_8_fifo_w16_d1_A_299 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U_fifo_w16_d1_A_ram                                                    |                                           design_1_myproject_axi_0_8_fifo_w16_d1_A_shiftReg |     19(0,040714%) |     19(0,040714%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             relu_array_array_ap_fixed_32u_relu_config10_U0                           |                    design_1_myproject_axi_0_8_relu_array_array_ap_fixed_32u_relu_config10_s |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             relu_array_array_ap_fixed_32u_relu_config7_U0                            |                     design_1_myproject_axi_0_8_relu_array_array_ap_fixed_32u_relu_config7_s |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             relu_array_array_ap_fixed_64u_relu_config4_U0                            |                     design_1_myproject_axi_0_8_relu_array_array_ap_fixed_64u_relu_config4_s |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             softmax_array_array_ap_fixed_5u_softmax_config13_U0                      |               design_1_myproject_axi_0_8_softmax_array_array_ap_fixed_5u_softmax_config13_s |     53(0,104624%) |     53(0,104624%) |  0(0,005000%) |   0(0,005000%) |     89(0,088647%) | 0(0,005000%) | 4(1,433571%) |  5(2,277727%) |
|               (softmax_array_array_ap_fixed_5u_softmax_config13_U0)                  |               design_1_myproject_axi_0_8_softmax_array_array_ap_fixed_5u_softmax_config13_s |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               grp_softmax_latency_array_array_softmax_config13_s_fu_158              |                   design_1_myproject_axi_0_8_softmax_latency_array_array_softmax_config13_s |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     82(0,082068%) | 0(0,005000%) | 4(1,433571%) |  5(2,277727%) |
|                 (grp_softmax_latency_array_array_softmax_config13_s_fu_158)          |                   design_1_myproject_axi_0_8_softmax_latency_array_array_softmax_config13_s |     39(0,078308%) |     39(0,078308%) |  0(0,005000%) |   0(0,005000%) |     77(0,077368%) | 0(0,005000%) | 0(0,005000%) |  5(2,277727%) |
|                 exp_table7_U                                                         |        design_1_myproject_axi_0_8_softmax_latency_array_array_softmax_config13_s_exp_table7 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 3(1,076429%) |  0(0,005000%) |
|                   softmax_latency_array_array_softmax_config13_s_exp_table7_rom_U    |    design_1_myproject_axi_0_8_softmax_latency_array_array_softmax_config13_s_exp_table7_rom |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 3(1,076429%) |  0(0,005000%) |
|                 invert_table8_U                                                      |     design_1_myproject_axi_0_8_softmax_latency_array_array_softmax_config13_s_invert_tabcud |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 1(0,362143%) |  0(0,005000%) |
|                   softmax_latency_array_array_softmax_config13_s_invert_tabcud_rom_U | design_1_myproject_axi_0_8_softmax_latency_array_array_softmax_config13_s_invert_tabcud_rom |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 1(0,362143%) |  0(0,005000%) |
|             start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe_U           |     design_1_myproject_axi_0_8_start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confidEe |     11(0,025677%) |     11(0,025677%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg_U           |     design_1_myproject_axi_0_8_start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confieOg |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi_U           |     design_1_myproject_axi_0_8_start_for_dense_array_array_ap_fixed_16_6_5_3_0_5u_configfYi |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             start_for_relu_array_array_ap_fixed_32u_relu_config10_U0_U               |         design_1_myproject_axi_0_8_start_for_relu_array_array_ap_fixed_32u_relu_config10_U0 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             start_for_relu_array_array_ap_fixed_32u_relu_config7_U0_U                |          design_1_myproject_axi_0_8_start_for_relu_array_array_ap_fixed_32u_relu_config7_U0 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             start_for_relu_array_array_ap_fixed_64u_relu_config4_U0_U                |          design_1_myproject_axi_0_8_start_for_relu_array_array_ap_fixed_64u_relu_config4_U0 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j_U           |     design_1_myproject_axi_0_8_start_for_softmax_array_array_ap_fixed_5u_softmax_config1g8j |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_0_V_fifo_U                                                 |                                                   design_1_myproject_axi_0_8_fifo_w16_d16_A |     18(0,038835%) |     10(0,023797%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_0_V_fifo_U)                                             |                                                   design_1_myproject_axi_0_8_fifo_w16_d16_A |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                       design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg_40 |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_10_V_fifo_U                                                |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_0 |     19(0,040714%) |     11(0,025677%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_10_V_fifo_U)                                            |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_0 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                       design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg_39 |     12(0,027556%) |      4(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_11_V_fifo_U                                                |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_1 |     20(0,042594%) |     12(0,027556%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_11_V_fifo_U)                                            |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_1 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                       design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg_38 |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_12_V_fifo_U                                                |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_2 |     18(0,038835%) |     10(0,023797%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_12_V_fifo_U)                                            |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_2 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                       design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg_37 |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_13_V_fifo_U                                                |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_3 |     18(0,038835%) |     10(0,023797%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_13_V_fifo_U)                                            |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_3 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                       design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg_36 |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_14_V_fifo_U                                                |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_4 |     18(0,038835%) |     10(0,023797%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_14_V_fifo_U)                                            |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_4 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                       design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg_35 |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_15_V_fifo_U                                                |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_5 |     19(0,040714%) |     11(0,025677%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_15_V_fifo_U)                                            |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_5 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                       design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg_34 |     12(0,027556%) |      4(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_1_V_fifo_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_6 |     18(0,038835%) |     10(0,023797%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_1_V_fifo_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_6 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                       design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg_33 |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_2_V_fifo_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_7 |     18(0,038835%) |     10(0,023797%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_2_V_fifo_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_7 |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                       design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg_32 |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_3_V_fifo_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_8 |     20(0,042594%) |     12(0,027556%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_3_V_fifo_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_8 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                       design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg_31 |     12(0,027556%) |      4(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_4_V_fifo_U                                                 |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_9 |     19(0,040714%) |     11(0,025677%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_4_V_fifo_U)                                             |                                                 design_1_myproject_axi_0_8_fifo_w16_d16_A_9 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                       design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg_30 |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_5_V_fifo_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d16_A_10 |     18(0,038835%) |     10(0,023797%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_5_V_fifo_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d16_A_10 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                       design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg_29 |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_6_V_fifo_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d16_A_11 |     18(0,038835%) |     10(0,023797%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_6_V_fifo_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d16_A_11 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                       design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg_28 |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_7_V_fifo_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d16_A_12 |     19(0,040714%) |     11(0,025677%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_7_V_fifo_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d16_A_12 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                       design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg_27 |     12(0,027556%) |      4(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_8_V_fifo_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d16_A_13 |     22(0,046353%) |     14(0,031316%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_8_V_fifo_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d16_A_13 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                       design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg_26 |     14(0,031316%) |      6(0,016278%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           in_local_V_data_9_V_fifo_U                                                 |                                                design_1_myproject_axi_0_8_fifo_w16_d16_A_14 |     18(0,038835%) |     10(0,023797%) |  0(0,005000%) |   8(0,050977%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (in_local_V_data_9_V_fifo_U)                                             |                                                design_1_myproject_axi_0_8_fifo_w16_d16_A_14 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      7(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d16_A_ram                                                     |                                          design_1_myproject_axi_0_8_fifo_w16_d16_A_shiftReg |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           myproject_axi_AXILiteS_s_axi_U                                             |                                     design_1_myproject_axi_0_8_myproject_axi_AXILiteS_s_axi |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     74(0,074549%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           myproject_axi_fpext_32ns_64_2_1_U1037                                      |                                  design_1_myproject_axi_0_8_myproject_axi_fpext_32ns_64_2_1 |    151(0,288835%) |    151(0,288835%) |  0(0,005000%) |   0(0,005000%) |     66(0,067030%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (myproject_axi_fpext_32ns_64_2_1_U1037)                                  |                                  design_1_myproject_axi_0_8_myproject_axi_fpext_32ns_64_2_1 |     14(0,031316%) |     14(0,031316%) |  0(0,005000%) |   0(0,005000%) |     66(0,067030%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             myproject_axi_ap_fpext_0_no_dsp_32_u                                     |                               design_1_myproject_axi_0_8_myproject_axi_ap_fpext_0_no_dsp_32 |    139(0,266278%) |    139(0,266278%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (myproject_axi_ap_fpext_0_no_dsp_32_u)                                 |                               design_1_myproject_axi_0_8_myproject_axi_ap_fpext_0_no_dsp_32 |    101(0,194850%) |    101(0,194850%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               U0                                                                     |                                            design_1_myproject_axi_0_8_floating_point_v7_1_9 |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 i_synth                                                              |                                        design_1_myproject_axi_0_8_floating_point_v7_1_9_viv |     38(0,076429%) |     38(0,076429%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (i_synth)                                                          |                                        design_1_myproject_axi_0_8_floating_point_v7_1_9_viv |     32(0,065150%) |     32(0,065150%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   FLT_TO_FLT_OP.SPD.OP                                               |                                                  design_1_myproject_axi_0_8_flt_to_flt_conv |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                     EXP                                                              |                                              design_1_myproject_axi_0_8_flt_to_flt_conv_exp |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                       COND_DET                                                       |                                                   design_1_myproject_axi_0_8_special_detect |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                 |                                                    design_1_myproject_axi_0_8_compare_eq_im |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                           CARRY_ZERO_DET                                             |                                                      design_1_myproject_axi_0_8_carry_chain |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           myproject_axi_mux_53_16_1_1_U1038                                          |                                      design_1_myproject_axi_0_8_myproject_axi_mux_53_16_1_1 |     60(0,117782%) |     60(0,117782%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           out_local_V_data_0_V_fifo_U                                                |                                                    design_1_myproject_axi_0_8_fifo_w16_d5_A |     19(0,040714%) |     11(0,025677%) |  0(0,005000%) |   8(0,050977%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (out_local_V_data_0_V_fifo_U)                                            |                                                    design_1_myproject_axi_0_8_fifo_w16_d5_A |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d5_A_ram                                                      |                                        design_1_myproject_axi_0_8_fifo_w16_d5_A_shiftReg_25 |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           out_local_V_data_1_V_fifo_U                                                |                                                 design_1_myproject_axi_0_8_fifo_w16_d5_A_15 |     18(0,038835%) |     10(0,023797%) |  0(0,005000%) |   8(0,050977%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (out_local_V_data_1_V_fifo_U)                                            |                                                 design_1_myproject_axi_0_8_fifo_w16_d5_A_15 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d5_A_ram                                                      |                                        design_1_myproject_axi_0_8_fifo_w16_d5_A_shiftReg_24 |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           out_local_V_data_2_V_fifo_U                                                |                                                 design_1_myproject_axi_0_8_fifo_w16_d5_A_16 |     18(0,038835%) |     10(0,023797%) |  0(0,005000%) |   8(0,050977%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (out_local_V_data_2_V_fifo_U)                                            |                                                 design_1_myproject_axi_0_8_fifo_w16_d5_A_16 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d5_A_ram                                                      |                                        design_1_myproject_axi_0_8_fifo_w16_d5_A_shiftReg_23 |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           out_local_V_data_3_V_fifo_U                                                |                                                 design_1_myproject_axi_0_8_fifo_w16_d5_A_17 |     18(0,038835%) |     10(0,023797%) |  0(0,005000%) |   8(0,050977%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (out_local_V_data_3_V_fifo_U)                                            |                                                 design_1_myproject_axi_0_8_fifo_w16_d5_A_17 |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d5_A_ram                                                      |                                        design_1_myproject_axi_0_8_fifo_w16_d5_A_shiftReg_22 |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           out_local_V_data_4_V_fifo_U                                                |                                                 design_1_myproject_axi_0_8_fifo_w16_d5_A_18 |     19(0,040714%) |     11(0,025677%) |  0(0,005000%) |   8(0,050977%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (out_local_V_data_4_V_fifo_U)                                            |                                                 design_1_myproject_axi_0_8_fifo_w16_d5_A_18 |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             U_fifo_w16_d5_A_ram                                                      |                                           design_1_myproject_axi_0_8_fifo_w16_d5_A_shiftReg |     11(0,025677%) |      3(0,015000%) |  0(0,005000%) |   8(0,050977%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           regslice_both_in_data_U                                                    |                                                    design_1_myproject_axi_0_8_regslice_both |     21(0,044474%) |     21(0,044474%) |  0(0,005000%) |   0(0,005000%) |     66(0,067030%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             ibuf_inst                                                                |                                                          design_1_myproject_axi_0_8_ibuf_20 |     17(0,036955%) |     17(0,036955%) |  0(0,005000%) |   0(0,005000%) |     33(0,036015%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             obuf_inst                                                                |                                                          design_1_myproject_axi_0_8_obuf_21 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |     33(0,036015%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           regslice_both_out_data_U                                                   |                                                 design_1_myproject_axi_0_8_regslice_both_19 |     48(0,095226%) |     48(0,095226%) |  0(0,005000%) |   0(0,005000%) |     66(0,067030%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (regslice_both_out_data_U)                                               |                                                 design_1_myproject_axi_0_8_regslice_both_19 |      4(0,015000%) |      4(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             ibuf_inst                                                                |                                                             design_1_myproject_axi_0_8_ibuf |     39(0,078308%) |     39(0,078308%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             obuf_inst                                                                |                                                             design_1_myproject_axi_0_8_obuf |      6(0,016278%) |      6(0,016278%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           regslice_both_out_last_V_U                                                 |                                    design_1_myproject_axi_0_8_regslice_both__parameterized0 |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             ibuf_inst                                                                |                                             design_1_myproject_axi_0_8_ibuf__parameterized0 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             obuf_inst                                                                |                                             design_1_myproject_axi_0_8_obuf__parameterized0 |      3(0,015000%) |      3(0,015000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|     processing_system7_0                                                             |                                                             design_1_processing_system7_0_0 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       (processing_system7_0)                                                         |                                                             design_1_processing_system7_0_0 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       inst                                                                           |                  design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      0(0,005000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|     ps7_0_axi_periph                                                                 |                                                                 design_1_ps7_0_axi_periph_0 |    505(0,954248%) |    444(0,839586%) |  0(0,005000%) |  61(0,355575%) |    657(0,622481%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       s00_couplers                                                                   |                                                                     s00_couplers_imp_UYSKKA |    394(0,745602%) |    333(0,630940%) |  0(0,005000%) |  61(0,355575%) |    536(0,508759%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         auto_pc                                                                      |                                                                          design_1_auto_pc_0 |    394(0,745602%) |    333(0,630940%) |  0(0,005000%) |  61(0,355575%) |    536(0,508759%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           inst                                                                       |                   design_1_auto_pc_0__axi_protocol_converter_v2_1_20_axi_protocol_converter |    394(0,745602%) |    333(0,630940%) |  0(0,005000%) |  61(0,355575%) |    536(0,508759%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                     |                                      design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s |    394(0,745602%) |    333(0,630940%) |  0(0,005000%) |  61(0,355575%) |    536(0,508759%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                                 |                                      design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      1(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               RD.ar_channel_0                                                        |                           design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_ar_channel |     77(0,149737%) |     77(0,149737%) |  0(0,005000%) |   0(0,005000%) |     83(0,083008%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (RD.ar_channel_0)                                                    |                           design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_ar_channel |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 ar_cmd_fsm_0                                                         |                           design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_rd_cmd_fsm |     22(0,046353%) |     22(0,046353%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 cmd_translator_0                                                     |                     design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator_1 |     55(0,108383%) |     55(0,108383%) |  0(0,005000%) |   0(0,005000%) |     69(0,069850%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (cmd_translator_0)                                                 |                     design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator_1 |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   incr_cmd_0                                                         |                           design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_incr_cmd_2 |     39(0,078308%) |     39(0,078308%) |  0(0,005000%) |   0(0,005000%) |     23(0,026617%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   wrap_cmd_0                                                         |                           design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wrap_cmd_3 |     15(0,033195%) |     15(0,033195%) |  0(0,005000%) |   0(0,005000%) |     43(0,045414%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               RD.r_channel_0                                                         |                            design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_r_channel |     62(0,121541%) |     15(0,033195%) |  0(0,005000%) |  47(0,275115%) |     24(0,027556%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (RD.r_channel_0)                                                     |                            design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_r_channel |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |     14(0,018158%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 rd_data_fifo_0                                                       |          design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized1 |     41(0,082068%) |      7(0,018158%) |  0(0,005000%) |  34(0,200402%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 transaction_fifo_0                                                   |          design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized2 |     21(0,044474%) |      8(0,020038%) |  0(0,005000%) |  13(0,079713%) |      5(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               SI_REG                                                                 |                           design_1_auto_pc_0__axi_register_slice_v2_1_20_axi_register_slice |    149(0,285075%) |    149(0,285075%) |  0(0,005000%) |   0(0,005000%) |    324(0,309511%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 ar.ar_pipe                                                           |                          design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice |     53(0,104624%) |     53(0,104624%) |  0(0,005000%) |   0(0,005000%) |     99(0,098045%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 aw.aw_pipe                                                           |                        design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice_0 |     59(0,115902%) |     59(0,115902%) |  0(0,005000%) |   0(0,005000%) |     99(0,098045%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 b.b_pipe                                                             |          design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized1 |     10(0,023797%) |     10(0,023797%) |  0(0,005000%) |   0(0,005000%) |     30(0,033195%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 r.r_pipe                                                             |          design_1_auto_pc_0__axi_register_slice_v2_1_20_axic_register_slice__parameterized2 |     27(0,055752%) |     27(0,055752%) |  0(0,005000%) |   0(0,005000%) |     96(0,095226%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               WR.aw_channel_0                                                        |                           design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_aw_channel |     76(0,147857%) |     76(0,147857%) |  0(0,005000%) |   0(0,005000%) |     87(0,086767%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (WR.aw_channel_0)                                                    |                           design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_aw_channel |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |     16(0,020038%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 aw_cmd_fsm_0                                                         |                           design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wr_cmd_fsm |     11(0,025677%) |     11(0,025677%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 cmd_translator_0                                                     |                       design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator |     65(0,127180%) |     65(0,127180%) |  0(0,005000%) |   0(0,005000%) |     69(0,069850%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   (cmd_translator_0)                                                 |                       design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_cmd_translator |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   incr_cmd_0                                                         |                             design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_incr_cmd |     39(0,078308%) |     39(0,078308%) |  0(0,005000%) |   0(0,005000%) |     23(0,026617%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                   wrap_cmd_0                                                         |                             design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_wrap_cmd |     25(0,051992%) |     25(0,051992%) |  0(0,005000%) |   0(0,005000%) |     43(0,045414%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|               WR.b_channel_0                                                         |                            design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_b_channel |     33(0,067030%) |     19(0,040714%) |  0(0,005000%) |  14(0,085460%) |     17(0,020977%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 (WR.b_channel_0)                                                     |                            design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_b_channel |      9(0,021917%) |      9(0,021917%) |  0(0,005000%) |   0(0,005000%) |     13(0,017218%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 bid_fifo_0                                                           |                          design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo |     19(0,040714%) |      7(0,018158%) |  0(0,005000%) |  12(0,073966%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|                 bresp_fifo_0                                                         |          design_1_auto_pc_0__axi_protocol_converter_v2_1_20_b2s_simple_fifo__parameterized0 |      5(0,015000%) |      3(0,015000%) |  0(0,005000%) |   2(0,016494%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       xbar                                                                           |                                                                             design_1_xbar_1 |    111(0,213647%) |    111(0,213647%) |  0(0,005000%) |   0(0,005000%) |    121(0,118722%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         inst                                                                         |                                           design_1_xbar_1_axi_crossbar_v2_1_21_axi_crossbar |    111(0,213647%) |    111(0,213647%) |  0(0,005000%) |   0(0,005000%) |    121(0,118722%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           gen_sasd.crossbar_sasd_0                                                   |                                          design_1_xbar_1_axi_crossbar_v2_1_21_crossbar_sasd |    111(0,213647%) |    111(0,213647%) |  0(0,005000%) |   0(0,005000%) |    121(0,118722%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             (gen_sasd.crossbar_sasd_0)                                               |                                          design_1_xbar_1_axi_crossbar_v2_1_21_crossbar_sasd |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             addr_arbiter_inst                                                        |                                      design_1_xbar_1_axi_crossbar_v2_1_21_addr_arbiter_sasd |     61(0,119662%) |     61(0,119662%) |  0(0,005000%) |   0(0,005000%) |     32(0,035075%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             gen_decerr.decerr_slave_inst                                             |                                           design_1_xbar_1_axi_crossbar_v2_1_21_decerr_slave |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             reg_slice_r                                                              |                              design_1_xbar_1_axi_register_slice_v2_1_20_axic_register_slice |     36(0,072669%) |     36(0,072669%) |  0(0,005000%) |   0(0,005000%) |     74(0,074549%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             splitter_ar                                                              |                               design_1_xbar_1_axi_crossbar_v2_1_21_splitter__parameterized0 |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|             splitter_aw                                                              |                                               design_1_xbar_1_axi_crossbar_v2_1_21_splitter |      7(0,018158%) |      7(0,018158%) |  0(0,005000%) |   0(0,005000%) |      3(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|     rst_ps7_0_100M                                                                   |                                                                   design_1_rst_ps7_0_100M_0 |     18(0,038835%) |     17(0,036955%) |  0(0,005000%) |   1(0,015000%) |     37(0,039774%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|       U0                                                                             |                                                   design_1_rst_ps7_0_100M_0__proc_sys_reset |     18(0,038835%) |     17(0,036955%) |  0(0,005000%) |   1(0,015000%) |     37(0,039774%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         (U0)                                                                         |                                                   design_1_rst_ps7_0_100M_0__proc_sys_reset |      0(0,005000%) |      0(0,005000%) |  0(0,005000%) |   0(0,005000%) |      2(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         EXT_LPF                                                                      |                                                              design_1_rst_ps7_0_100M_0__lpf |      5(0,015000%) |      4(0,015000%) |  0(0,005000%) |   1(0,015000%) |     17(0,020977%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           (EXT_LPF)                                                                  |                                                              design_1_rst_ps7_0_100M_0__lpf |      2(0,015000%) |      1(0,015000%) |  0(0,005000%) |   1(0,015000%) |      9(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                  |                                                         design_1_rst_ps7_0_100M_0__cdc_sync |      1(0,015000%) |      1(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                  |                                                       design_1_rst_ps7_0_100M_0__cdc_sync_0 |      2(0,015000%) |      2(0,015000%) |  0(0,005000%) |   0(0,005000%) |      4(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|         SEQ                                                                          |                                                     design_1_rst_ps7_0_100M_0__sequence_psr |     13(0,029436%) |     13(0,029436%) |  0(0,005000%) |   0(0,005000%) |     18(0,021917%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           (SEQ)                                                                      |                                                     design_1_rst_ps7_0_100M_0__sequence_psr |      8(0,020038%) |      8(0,020038%) |  0(0,005000%) |   0(0,005000%) |     12(0,016278%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
|           SEQ_COUNTER                                                                |                                                          design_1_rst_ps7_0_100M_0__upcnt_n |      5(0,015000%) |      5(0,015000%) |  0(0,005000%) |   0(0,005000%) |      6(0,015000%) | 0(0,005000%) | 0(0,005000%) |  0(0,005000%) |
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+-------------------+-------------------+---------------+----------------+-------------------+--------------+--------------+---------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


