# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do fibonacci_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/hdl/baud_gen.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:13:15 on Mar 20,2021
# vcom -reportprogress 300 -93 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/hdl/baud_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity baud_gen
# -- Compiling architecture logic of baud_gen
# End time: 18:13:15 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Load canceled
vlog -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:02 on Mar 20,2021
# vlog -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Skipping entity baud_gen
# End time: 18:14:03 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work rtl_work -refresh -force_refresh
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:04 on Mar 20,2021
# vcom -reportprogress 300 -work rtl_work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity baud_gen
# -- Compiling architecture logic of baud_gen
# End time: 18:14:04 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_baud_gen.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:45 on Mar 20,2021
# vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_baud_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_baud_gen
# -- Compiling architecture bench of tb_baud_gen
# ** Error: C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_baud_gen.vhd(50): Type error resolving infix expression "<=" as type ieee.std_logic_1164.STD_LOGIC.
# ** Error: C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_baud_gen.vhd(53): near "end": syntax error
# End time: 18:14:45 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_baud_gen.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:15 on Mar 20,2021
# vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_baud_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_baud_gen
# -- Compiling architecture bench of tb_baud_gen
# End time: 18:15:15 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_baud_gen
# vsim work.tb_baud_gen 
# Start time: 18:15:24 on Mar 20,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_baud_gen(bench)
# Loading work.baud_gen(logic)
run 400 us
add wave sim:/tb_baud_gen/*
add wave sim:/tb_baud_gen/*
run 400 us
run 400 us
vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_baud_gen.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:23:37 on Mar 20,2021
# vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_baud_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_baud_gen
# -- Compiling architecture bench of tb_baud_gen
# End time: 18:23:37 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_baud_gen
# End time: 18:23:53 on Mar 20,2021, Elapsed time: 0:08:29
# Errors: 0, Warnings: 0
# vsim work.tb_baud_gen 
# Start time: 18:23:53 on Mar 20,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_baud_gen(bench)
# Loading work.baud_gen(logic)
add wave sim:/tb_baud_gen/*
run 800 us
add wave -position insertpoint \
/tb_baud_gen/inst_baud_gen/line__43/count 
run 800 us
run 800 us
run 800 us
run 800 us
run
run
run 900 us
run 1 ns
clear
# invalid command name "clear"
clear all
# invalid command name "clear"
restart -f
run 900 us
vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/hdl/baud_gen.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:18 on Mar 20,2021
# vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/hdl/baud_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity baud_gen
# -- Compiling architecture logic of baud_gen
# End time: 18:40:18 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_baud_gen.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:40:35 on Mar 20,2021
# vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_baud_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_baud_gen
# -- Compiling architecture bench of tb_baud_gen
# End time: 18:40:35 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.tb_baud_gen(bench)
# Loading work.baud_gen(logic)
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_baud_gen/inst_baud_gen/line__43/count'. 
add wave -position insertpoint \
/tb_baud_gen/inst_baud_gen/line__44/count 
run 900 us
vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_baud_gen.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:41:55 on Mar 20,2021
# vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_baud_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_baud_gen
# -- Compiling architecture bench of tb_baud_gen
# End time: 18:41:56 on Mar 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart -f
# Loading work.tb_baud_gen(bench)
run 2 ms
vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/hdl/baud_gen.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:46 on Mar 20,2021
# vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/hdl/baud_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity baud_gen
# -- Compiling architecture logic of baud_gen
# End time: 19:03:46 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_baud_gen.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:59 on Mar 20,2021
# vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_baud_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_baud_gen
# -- Compiling architecture bench of tb_baud_gen
# End time: 19:03:59 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run 2 ms
restart -f
# Loading work.tb_baud_gen(bench)
# Loading work.baud_gen(logic)
# Warning in wave window restart: (vish-4014) No objects found matching '/tb_baud_gen/inst_baud_gen/line__44/count'. 
run 2 ms
vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:30:36 on Mar 20,2021
# vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_uart
# -- Compiling architecture bench of tb_uart
# ** Error: C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd(11): near "in": (vcom-1576) expecting STRING or IDENTIFIER or << or '('.
# ** Error: C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd(40): (vcom-1136) Unknown identifier "data_in".
# ** Error: C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd(51): Illegal target for signal assignment.
# ** Error: C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd(51): (vcom-1136) Unknown identifier "data_in".
# ** Error: C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd(57): VHDL Compiler exiting
# End time: 20:30:36 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/hdl/uart.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:01 on Mar 20,2021
# vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/hdl/uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity uart
# -- Compiling architecture logic of uart
# End time: 20:31:01 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:07 on Mar 20,2021
# vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_uart
# -- Compiling architecture bench of tb_uart
# ** Error: C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd(11): near "in": (vcom-1576) expecting STRING or IDENTIFIER or << or '('.
# ** Error: C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd(40): (vcom-1136) Unknown identifier "data_in".
# ** Error: C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd(51): Illegal target for signal assignment.
# ** Error: C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd(51): (vcom-1136) Unknown identifier "data_in".
# ** Error: C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd(57): VHDL Compiler exiting
# End time: 20:31:07 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
vcom -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:31:43 on Mar 20,2021
# vcom -reportprogress 300 -work work C:/Users/idontseeit/Desktop/Justins_Files/Projects/fpga_fibonacci/testbenches/tb_uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_uart
# -- Compiling architecture bench of tb_uart
# End time: 20:31:43 on Mar 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_uart
# End time: 20:31:55 on Mar 20,2021, Elapsed time: 2:08:02
# Errors: 15, Warnings: 0
# vsim work.tb_uart 
# Start time: 20:31:55 on Mar 20,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_uart(bench)
# Loading work.uart(logic)
add wave sim:/tb_uart/*
add wave -position insertpoint  \
sim:/tb_uart/inst_uart/shift_register
run 1 us
