Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: divider.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "divider.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "divider"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : divider
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/TOC/practica4/practica4/recursos/clk_divider.vhd" in Library work.
Architecture divider_arch of Entity clk_divider is up to date.
Compiling vhdl file "C:/hlocal/TOC/practica4/practica4/recursos/reg_dividendo.vhd" in Library work.
Architecture behavioral of Entity reg_dividendo is up to date.
Compiling vhdl file "C:/hlocal/TOC/practica4/practica4/recursos/reg_divisor.vhd" in Library work.
Architecture behavioral of Entity reg_divisor is up to date.
Compiling vhdl file "C:/hlocal/TOC/practica4/practica4/recursos/reg_c.vhd" in Library work.
Architecture behavioral of Entity reg_c is up to date.
Compiling vhdl file "C:/hlocal/TOC/practica4/practica4/recursos/reg.vhd" in Library work.
Architecture behavioral of Entity reg is up to date.
Compiling vhdl file "C:/hlocal/TOC/practica4/practica4/recursos/mux.vhd" in Library work.
Architecture behavioral of Entity mux is up to date.
Compiling vhdl file "C:/hlocal/TOC/practica4/practica4/recursos/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/hlocal/TOC/practica4/practica4/recursos/divider.vhd" in Library work.
Entity <divider> compiled.
Entity <divider> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <divider> in library <work> (architecture <behavioral>) with generics.
	m = 3
	n = 6

Analyzing hierarchy for entity <clk_divider> in library <work> (architecture <divider_arch>).

Analyzing hierarchy for entity <reg_dividendo> in library <work> (architecture <behavioral>) with generics.
	n = 6

Analyzing hierarchy for entity <reg_divisor> in library <work> (architecture <behavioral>) with generics.
	n = 6

Analyzing hierarchy for entity <reg_c> in library <work> (architecture <behavioral>) with generics.
	n = 6

Analyzing hierarchy for entity <reg> in library <work> (architecture <behavioral>) with generics.
	n = 6

Analyzing hierarchy for entity <mux> in library <work> (architecture <behavioral>) with generics.
	n = 6

Analyzing hierarchy for entity <alu> in library <work> (architecture <behavioral>) with generics.
	n = 6


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <divider> in library <work> (Architecture <behavioral>).
	m = 3
	n = 6
WARNING:Xst:819 - "C:/hlocal/TOC/practica4/practica4/recursos/divider.vhd" line 218: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <dividend>, <divisor>, <dividendo_msb>, <r_out>
Entity <divider> analyzed. Unit <divider> generated.

Analyzing Entity <clk_divider> in library <work> (Architecture <divider_arch>).
Entity <clk_divider> analyzed. Unit <clk_divider> generated.

Analyzing generic Entity <reg_dividendo> in library <work> (Architecture <behavioral>).
	n = 6
Entity <reg_dividendo> analyzed. Unit <reg_dividendo> generated.

Analyzing generic Entity <reg_divisor> in library <work> (Architecture <behavioral>).
	n = 6
Entity <reg_divisor> analyzed. Unit <reg_divisor> generated.

Analyzing generic Entity <reg_c> in library <work> (Architecture <behavioral>).
	n = 6
Entity <reg_c> analyzed. Unit <reg_c> generated.

Analyzing generic Entity <reg> in library <work> (Architecture <behavioral>).
	n = 6
Entity <reg> analyzed. Unit <reg> generated.

Analyzing generic Entity <mux> in library <work> (Architecture <behavioral>).
	n = 6
Entity <mux> analyzed. Unit <mux> generated.

Analyzing generic Entity <alu> in library <work> (Architecture <behavioral>).
	n = 6
Entity <alu> analyzed. Unit <alu> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_divider>.
    Related source file is "C:/hlocal/TOC/practica4/practica4/recursos/clk_divider.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 26-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_divider> synthesized.


Synthesizing Unit <reg_dividendo>.
    Related source file is "C:/hlocal/TOC/practica4/practica4/recursos/reg_dividendo.vhd".
    Found 1-bit register for signal <msb_negated>.
    Found 7-bit register for signal <$mux0000>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg_dividendo> synthesized.


Synthesizing Unit <reg_divisor>.
    Related source file is "C:/hlocal/TOC/practica4/practica4/recursos/reg_divisor.vhd".
    Found 7-bit register for signal <data_out>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <reg_divisor> synthesized.


Synthesizing Unit <reg_c>.
    Related source file is "C:/hlocal/TOC/practica4/practica4/recursos/reg_c.vhd".
    Found 7-bit register for signal <data_out>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <reg_c> synthesized.


Synthesizing Unit <reg>.
    Related source file is "C:/hlocal/TOC/practica4/practica4/recursos/reg.vhd".
    Found 7-bit register for signal <data_out>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <reg> synthesized.


Synthesizing Unit <mux>.
    Related source file is "C:/hlocal/TOC/practica4/practica4/recursos/mux.vhd".
Unit <mux> synthesized.


Synthesizing Unit <alu>.
    Related source file is "C:/hlocal/TOC/practica4/practica4/recursos/alu.vhd".
    Found 7-bit addsub for signal <data_out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <alu> synthesized.


Synthesizing Unit <divider>.
    Related source file is "C:/hlocal/TOC/practica4/practica4/recursos/divider.vhd".
INFO:Xst:1799 - State s4 is never reached in FSM <STATE>.
INFO:Xst:1799 - State s6 is never reached in FSM <STATE>.
INFO:Xst:1799 - State s8 is never reached in FSM <STATE>.
    Found finite state machine <FSM_0> for signal <STATE>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk_1Hz                   (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | s1                                             |
    | Power Up State     | s1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <resto>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mux_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 14-bit adder for signal <$add0000> created at line 224.
    Found 7x7-bit multiplier for signal <add0000$mult0000> created at line 224.
    Found 14-bit comparator equal for signal <resto$cmp_eq0000> created at line 224.
    Found 7-bit adder for signal <STATE$add0000> created at line 363.
    Found 7-bit comparator lessequal for signal <STATE$cmp_le0000> created at line 363.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <divider> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 7x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 14-bit adder                                          : 1
 7-bit adder                                           : 1
 7-bit addsub                                          : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 6
 1-bit register                                        : 2
 7-bit register                                        : 4
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 2
 14-bit comparator equal                               : 1
 7-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <STATE/FSM> on signal <STATE[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 s1    | 00001
 s2    | 00010
 s3    | 00100
 s4    | unreached
 s5    | 01000
 s6    | unreached
 s7    | 10000
 s8    | unreached
-------------------
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <u_reg_divisor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <u_reg_c>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <data_out<6:6>> (without init value) have a constant value of 0 in block <reg_c>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 7x7-bit multiplier                                    : 1
# Adders/Subtractors                                   : 3
 14-bit adder                                          : 1
 7-bit adder                                           : 1
 7-bit addsub                                          : 1
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 2
 14-bit comparator equal                               : 1
 7-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_out_6> (without init value) has a constant value of 0 in block <reg_divisor>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <divider> ...

Optimizing unit <reg_divisor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block divider, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 59
 Flip-Flops                                            : 59

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : divider.ngr
Top Level Output File Name         : divider
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 230
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 31
#      LUT2                        : 48
#      LUT2_D                      : 1
#      LUT3                        : 21
#      LUT4                        : 18
#      LUT4_D                      : 1
#      MUXCY                       : 58
#      VCC                         : 1
#      XORCY                       : 47
# FlipFlops/Latches                : 61
#      FDC                         : 26
#      FDCE                        : 1
#      FDR                         : 3
#      FDRE                        : 26
#      FDRS                        : 1
#      FDS                         : 2
#      LD                          : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 11
#      OBUF                        : 8
# MULTs                            : 1
#      MULT18X18                   : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       69  out of   7680     0%  
 Number of Slice Flip Flops:             60  out of  15360     0%  
 Number of 4 input LUTs:                123  out of  15360     0%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    173    11%  
    IOB Flip Flops:                       1
 Number of MULT18X18s:                    1  out of     24     4%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
nuevo_rejoj/clk_aux1               | BUFG                   | 32    |
mux_sel_not0001(mux_sel_not00011:O)| NONE(*)(mux_sel)       | 1     |
STATE_FSM_FFd5                     | NONE(resto)            | 1     |
clk                                | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 27    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.149ns (Maximum Frequency: 162.633MHz)
   Minimum input arrival time before clock: 4.916ns
   Maximum output required time after clock: 6.314ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'nuevo_rejoj/clk_aux1'
  Clock period: 6.005ns (frequency: 166.539MHz)
  Total number of paths / destination ports: 293 / 65
-------------------------------------------------------------------------
Delay:               6.005ns (Levels of Logic = 4)
  Source:            u_reg/data_out_1 (FF)
  Destination:       STATE_FSM_FFd5 (FF)
  Source Clock:      nuevo_rejoj/clk_aux1 rising
  Destination Clock: nuevo_rejoj/clk_aux1 rising

  Data Path: u_reg/data_out_1 to STATE_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.626   1.074  u_reg/data_out_1 (u_reg/data_out_1)
     LUT2_D:I0->O          2   0.479   0.768  Madd_STATE_add0000_cy<1>11 (Madd_STATE_add0000_cy<1>)
     LUT4:I3->O            1   0.479   0.740  STATE_cmp_le00001_SW0 (N2)
     LUT4_D:I2->O          1   0.479   0.704  STATE_cmp_le00001 (STATE_cmp_le0000)
     LUT4:I3->O            1   0.479   0.000  STATE_FSM_FFd5-In1 (STATE_FSM_FFd5-In)
     FDS:D                     0.176          STATE_FSM_FFd5
    ----------------------------------------
    Total                      6.005ns (2.718ns logic, 3.287ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.149ns (frequency: 162.633MHz)
  Total number of paths / destination ports: 1054 / 28
-------------------------------------------------------------------------
Delay:               6.149ns (Levels of Logic = 27)
  Source:            nuevo_rejoj/count_1 (FF)
  Destination:       nuevo_rejoj/count_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: nuevo_rejoj/count_1 to nuevo_rejoj/count_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  nuevo_rejoj/count_1 (nuevo_rejoj/count_1)
     LUT1:I0->O            1   0.479   0.000  nuevo_rejoj/Mcount_count_cy<1>_rt (nuevo_rejoj/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  nuevo_rejoj/Mcount_count_cy<1> (nuevo_rejoj/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<2> (nuevo_rejoj/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<3> (nuevo_rejoj/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<4> (nuevo_rejoj/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<5> (nuevo_rejoj/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<6> (nuevo_rejoj/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<7> (nuevo_rejoj/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<8> (nuevo_rejoj/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<9> (nuevo_rejoj/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<10> (nuevo_rejoj/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<11> (nuevo_rejoj/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<12> (nuevo_rejoj/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<13> (nuevo_rejoj/Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<14> (nuevo_rejoj/Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<15> (nuevo_rejoj/Mcount_count_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<16> (nuevo_rejoj/Mcount_count_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<17> (nuevo_rejoj/Mcount_count_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<18> (nuevo_rejoj/Mcount_count_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<19> (nuevo_rejoj/Mcount_count_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<20> (nuevo_rejoj/Mcount_count_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<21> (nuevo_rejoj/Mcount_count_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<22> (nuevo_rejoj/Mcount_count_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  nuevo_rejoj/Mcount_count_cy<23> (nuevo_rejoj/Mcount_count_cy<23>)
     MUXCY:CI->O           0   0.056   0.000  nuevo_rejoj/Mcount_count_cy<24> (nuevo_rejoj/Mcount_count_cy<24>)
     XORCY:CI->O           1   0.786   0.851  nuevo_rejoj/Mcount_count_xor<25> (Result<25>)
     LUT2:I1->O            1   0.479   0.000  nuevo_rejoj/Mcount_count_eqn_251 (nuevo_rejoj/Mcount_count_eqn_25)
     FDC:D                     0.176          nuevo_rejoj/count_25
    ----------------------------------------
    Total                      6.149ns (4.258ns logic, 1.891ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'nuevo_rejoj/clk_aux1'
  Total number of paths / destination ports: 43 / 43
-------------------------------------------------------------------------
Offset:              4.916ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       u_reg_c/data_out_5 (FF)
  Destination Clock: nuevo_rejoj/clk_aux1 rising

  Data Path: reset to u_reg_c/data_out_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            54   0.715   1.977  reset_IBUF (reset_IBUF)
     LUT2:I0->O            6   0.479   0.853  u_reg_c/data_out_or00001 (u_reg_c/data_out_or0000)
     FDRE:R                    0.892          u_reg_c/data_out_0
    ----------------------------------------
    Total                      4.916ns (2.086ns logic, 2.830ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'STATE_FSM_FFd5'
  Total number of paths / destination ports: 6 / 1
-------------------------------------------------------------------------
Offset:              3.368ns (Levels of Logic = 9)
  Source:            dividend<0> (PAD)
  Destination:       resto (LATCH)
  Destination Clock: STATE_FSM_FFd5 falling

  Data Path: dividend<0> to resto
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.715   1.040  dividend_0_IBUF (dividend_0_IBUF)
     LUT4:I0->O            1   0.479   0.000  Mcompar_resto_cmp_eq0000_lut<0> (Mcompar_resto_cmp_eq0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_resto_cmp_eq0000_cy<0> (Mcompar_resto_cmp_eq0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_resto_cmp_eq0000_cy<1> (Mcompar_resto_cmp_eq0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_resto_cmp_eq0000_cy<2> (Mcompar_resto_cmp_eq0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_resto_cmp_eq0000_cy<3> (Mcompar_resto_cmp_eq0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_resto_cmp_eq0000_cy<4> (Mcompar_resto_cmp_eq0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_resto_cmp_eq0000_cy<5> (Mcompar_resto_cmp_eq0000_cy<5>)
     MUXCY:CI->O           1   0.245   0.000  Mcompar_resto_cmp_eq0000_cy<6> (Mcompar_resto_cmp_eq0000_cy<6>)
     LD:D                      0.176          resto
    ----------------------------------------
    Total                      3.368ns (2.328ns logic, 1.040ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'STATE_FSM_FFd5'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.141ns (Levels of Logic = 1)
  Source:            resto (LATCH)
  Destination:       resto (PAD)
  Source Clock:      STATE_FSM_FFd5 falling

  Data Path: resto to resto
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.551   0.681  resto (resto_OBUF)
     OBUF:I->O                 4.909          resto_OBUF (resto)
    ----------------------------------------
    Total                      6.141ns (5.460ns logic, 0.681ns route)
                                       (88.9% logic, 11.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'nuevo_rejoj/clk_aux1'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              6.314ns (Levels of Logic = 1)
  Source:            STATE_FSM_FFd5 (FF)
  Destination:       ready (PAD)
  Source Clock:      nuevo_rejoj/clk_aux1 rising

  Data Path: STATE_FSM_FFd5 to ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              4   0.626   0.779  STATE_FSM_FFd5 (STATE_FSM_FFd5)
     OBUF:I->O                 4.909          ready_OBUF (ready)
    ----------------------------------------
    Total                      6.314ns (5.535ns logic, 0.779ns route)
                                       (87.7% logic, 12.3% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.37 secs
 
--> 

Total memory usage is 270620 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    6 (   0 filtered)

