

================================================================
== Vitis HLS Report for 'fxp_sqrt_top'
================================================================
* Date:           Sat Dec 28 19:05:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sqrt_fixed_point
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35ti-csg324-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.616 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                 |                                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                    |                 Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_54  |fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1  |       32|       32|  0.320 us|  0.320 us|   32|   32|       no|
        +-------------------------------------------------+---------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     81|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|    101|    518|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     17|    -|
|Register         |        -|   -|     28|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    129|    616|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                 Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_54  |fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1  |        0|   0|  101|  518|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                       |        0|   0|  101|  518|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |q_V_fu_82_p2          |         +|   0|  0|  36|          29|           1|
    |icmp_ln1035_fu_76_p2  |      icmp|   0|  0|  17|          31|           1|
    |ap_return             |    select|   0|  0|  28|           1|          28|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  81|          61|          30|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  17|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   3|   0|    3|          0|
    |grp_fxp_sqrt_top_Pipeline_VITIS_LOOP_89_1_fu_54_ap_start_reg  |   1|   0|    1|          0|
    |s_V_reg_128                                                   |  24|   0|   28|          4|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         |  28|   0|   32|          4|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|ap_return  |  out|   28|  ap_ctrl_hs|  fxp_sqrt_top|  return value|
|in_val     |   in|   24|     ap_none|        in_val|       pointer|
+-----------+-----+-----+------------+--------------+--------------+

