Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Feb  7 19:03:13 2025
| Host         : ralab18.informatik.uni-stuttgart.de running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_utilization -hierarchical -file system_utilization_synth_1.rpt -pb system_utilization_synth_1.pb
| Design       : system
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------+-------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                           Instance                          |                   Module                  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------------------------------------+-------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| system                                                      |                                     (top) |      11379 |      11289 |      58 |   32 | 6365 |     75 |      0 |         12 |
|   (system)                                                  |                                     (top) |         64 |         64 |       0 |    0 |    0 |      0 |      0 |          0 |
|   cache                                                     |                               instr_cache |        189 |        131 |      58 |    0 |   64 |      0 |      0 |          0 |
|   memBus                                                    |                            dualCoreMemBus |        107 |        107 |       0 |    0 |    6 |      0 |      0 |          0 |
|   memoryacces                                               |                               memoryacces |        172 |        172 |       0 |    0 |   58 |      0 |      0 |          0 |
|     (memoryacces)                                           |                               memoryacces |         95 |         95 |       0 |    0 |    2 |      0 |      0 |          0 |
|     data_load_table                                         |                              table5x4_sel |         77 |         77 |       0 |    0 |    0 |      0 |      0 |          0 |
|     read1_buffer                                            |                             REG_DRE_32__2 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|     read2_buffer                                            |                                REG_DRE_32 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |          0 |
|   proc                                                      |                                      proc |       3388 |       3388 |       0 |    0 | 2325 |      0 |      0 |          6 |
|     (proc)                                                  |                                      proc |        159 |        159 |       0 |    0 |    0 |      0 |      0 |          0 |
|     IMM_GEN                                                 |                                   imm_gen |         38 |         38 |       0 |    0 |    0 |      0 |      0 |          0 |
|     alu1                                                    |                                    alu__1 |        604 |        604 |       0 |    0 |    0 |      0 |      0 |          3 |
|     alu1_a1_src_sel                                         |                             MUX_2x1_32__4 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|     alu1_b2_src_sel                                         |                             MUX_2x1_32__6 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|     alu1_b_src_sel                                          |                             MUX_2x1_32__5 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     alu2                                                    |                                       alu |        560 |        560 |       0 |    0 |    0 |      0 |      0 |          3 |
|     alu2_a1_src_sel                                         |                            MUX_2x1_32__10 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|     alu2_b1_src_sel                                         |                            MUX_2x1_32__11 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     alu2_b2_src_sel                                         |                            MUX_2x1_32__12 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|     csr                                                     |                                       csr |        397 |        397 |       0 |    0 |  240 |      0 |      0 |          0 |
|     ctrl                                                    |                                      ctrl |         12 |         12 |       0 |    0 |    4 |      0 |      0 |          0 |
|     instr_buffer                                            |                             REG_DRE_32__1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|     pc                                                      |                                        pc |        101 |        101 |       0 |    0 |   65 |      0 |      0 |          0 |
|     pc_d_src_sel                                            |                                MUX_2x1_32 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     regset1                                                 |                                 regset__1 |        607 |        607 |       0 |    0 |  992 |      0 |      0 |          0 |
|     regset1_d2_src_sel                                      |                             MUX_2x1_32__2 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     regset1_d3_src_sel                                      |                             MUX_2x1_32__3 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     regset1_d_src_sel                                       |                             MUX_2x1_32__1 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     regset2                                                 |                                    regset |        607 |        607 |       0 |    0 |  992 |      0 |      0 |          0 |
|     regset2_d2_src_sel                                      |                             MUX_2x1_32__8 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     regset2_d3_src_sel                                      |                             MUX_2x1_32__9 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     regset2_d_src_sel                                       |                             MUX_2x1_32__7 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     simd_src_sel                                            |                            MUX_2x1_32__13 |         31 |         31 |       0 |    0 |    0 |      0 |      0 |          0 |
|   proc2                                                     |                                   proc__1 |       3390 |       3390 |       0 |    0 | 2325 |      0 |      0 |          6 |
|     (proc2)                                                 |                                   proc__1 |        159 |        159 |       0 |    0 |    0 |      0 |      0 |          0 |
|     IMM_GEN                                                 |                                imm_gen__1 |         38 |         38 |       0 |    0 |    0 |      0 |      0 |          0 |
|     alu1                                                    |                                    alu__3 |        604 |        604 |       0 |    0 |    0 |      0 |      0 |          3 |
|     alu1_a1_src_sel                                         |                            MUX_2x1_32__24 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|     alu1_b2_src_sel                                         |                            MUX_2x1_32__22 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|     alu1_b_src_sel                                          |                            MUX_2x1_32__23 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     alu2                                                    |                                    alu__2 |        560 |        560 |       0 |    0 |    0 |      0 |      0 |          3 |
|     alu2_a1_src_sel                                         |                            MUX_2x1_32__18 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|     alu2_b1_src_sel                                         |                            MUX_2x1_32__17 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     alu2_b2_src_sel                                         |                            MUX_2x1_32__16 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|     csr                                                     |                                    csr__1 |        399 |        399 |       0 |    0 |  240 |      0 |      0 |          0 |
|     ctrl                                                    |                                   ctrl__1 |         12 |         12 |       0 |    0 |    4 |      0 |      0 |          0 |
|     instr_buffer                                            |                             REG_DRE_32__3 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |          0 |
|     pc                                                      |                                     pc__1 |        101 |        101 |       0 |    0 |   65 |      0 |      0 |          0 |
|     pc_d_src_sel                                            |                            MUX_2x1_32__14 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     regset1                                                 |                                 regset__3 |        607 |        607 |       0 |    0 |  992 |      0 |      0 |          0 |
|     regset1_d2_src_sel                                      |                            MUX_2x1_32__26 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     regset1_d3_src_sel                                      |                            MUX_2x1_32__25 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     regset1_d_src_sel                                       |                            MUX_2x1_32__27 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     regset2                                                 |                                 regset__2 |        607 |        607 |       0 |    0 |  992 |      0 |      0 |          0 |
|     regset2_d2_src_sel                                      |                            MUX_2x1_32__20 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     regset2_d3_src_sel                                      |                            MUX_2x1_32__19 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     regset2_d_src_sel                                       |                            MUX_2x1_32__21 |         16 |         16 |       0 |    0 |    0 |      0 |      0 |          0 |
|     simd_src_sel                                            |                            MUX_2x1_32__15 |         31 |         31 |       0 |    0 |    0 |      0 |      0 |          0 |
|   soc                                                       |                              edusoc_basic |       4069 |       4037 |       0 |   32 | 1587 |     75 |      0 |          0 |
|     (soc)                                                   |                              edusoc_basic |         70 |         70 |       0 |    0 |    0 |      0 |      0 |          0 |
|     soc                                                     |                                    edusoc |       3999 |       3967 |       0 |   32 | 1587 |     75 |      0 |          0 |
|       (soc)                                                 |                                    edusoc |        161 |        161 |       0 |    0 |    0 |      0 |      0 |          0 |
|       boot_rom                                              |                          soc_memory_block |         87 |         87 |       0 |    0 |   15 |      2 |      0 |          0 |
|         (boot_rom)                                          |                          soc_memory_block |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         controller                                          |                     soc_memory_controller |         55 |         55 |       0 |    0 |   15 |      0 |      0 |          0 |
|         xpm_memory_spram_inst                               |                          xpm_memory_spram |          0 |          0 |       0 |    0 |    0 |      2 |      0 |          0 |
|           (xpm_memory_spram_inst)                           |                          xpm_memory_spram |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|           xpm_memory_base_inst                              |                           xpm_memory_base |          0 |          0 |       0 |    0 |    0 |      2 |      0 |          0 |
|       clk_rst_gen                                           |                           soc_clock_reset |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|         (clk_rst_gen)                                       |                           soc_clock_reset |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|         reset_gen                                           |                          proc_sys_reset_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       interconnect_i                                        |                          soc_interconnect |        677 |        677 |       0 |    0 |   28 |      0 |      0 |          0 |
|         (interconnect_i)                                    |                          soc_interconnect |        621 |        621 |       0 |    0 |    0 |      0 |      0 |          0 |
|         slave_gen[0].conflict_resolver                      |                     soc_rrprio_encoder__1 |          8 |          8 |       0 |    0 |    4 |      0 |      0 |          0 |
|         slave_gen[1].conflict_resolver                      |                     soc_rrprio_encoder__2 |          8 |          8 |       0 |    0 |    4 |      0 |      0 |          0 |
|         slave_gen[2].conflict_resolver                      |                     soc_rrprio_encoder__3 |          8 |          8 |       0 |    0 |    4 |      0 |      0 |          0 |
|         slave_gen[3].conflict_resolver                      |                     soc_rrprio_encoder__4 |          8 |          8 |       0 |    0 |    4 |      0 |      0 |          0 |
|         slave_gen[4].conflict_resolver                      |                     soc_rrprio_encoder__5 |          8 |          8 |       0 |    0 |    4 |      0 |      0 |          0 |
|         slave_gen[5].conflict_resolver                      |                     soc_rrprio_encoder__6 |          8 |          8 |       0 |    0 |    4 |      0 |      0 |          0 |
|         slave_gen[6].conflict_resolver                      |                        soc_rrprio_encoder |          8 |          8 |       0 |    0 |    4 |      0 |      0 |          0 |
|       peripherals                                           |                           soc_peripherals |       1580 |       1580 |       0 |    0 | 1077 |      0 |      0 |          0 |
|         (peripherals)                                       |                           soc_peripherals |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|         control                                             |                               soc_control |        182 |        182 |       0 |    0 |  123 |      0 |      0 |          0 |
|           (control)                                         |                               soc_control |         89 |         89 |       0 |    0 |   52 |      0 |      0 |          0 |
|           int_ctl                                           |                  soc_interrupt_controller |          3 |          3 |       0 |    0 |    2 |      0 |      0 |          0 |
|           per_ctl                                           |                 soc_peripheral_controller |         90 |         90 |       0 |    0 |   69 |      0 |      0 |          0 |
|         gpio_i                                              |                                  soc_gpio |        436 |        436 |       0 |    0 |  263 |      0 |      0 |          0 |
|           (gpio_i)                                          |                                  soc_gpio |        346 |        346 |       0 |    0 |  194 |      0 |      0 |          0 |
|           per_ctl                                           | soc_peripheral_controller__parameterized0 |         90 |         90 |       0 |    0 |   69 |      0 |      0 |          0 |
|         pwm_i                                               |                                   soc_pwm |        659 |        659 |       0 |    0 |  483 |      0 |      0 |          0 |
|           (pwm_i)                                           |                                   soc_pwm |        569 |        569 |       0 |    0 |  414 |      0 |      0 |          0 |
|           per_ctl                                           | soc_peripheral_controller__parameterized2 |         90 |         90 |       0 |    0 |   69 |      0 |      0 |          0 |
|         timer                                               |                                 soc_timer |        303 |        303 |       0 |    0 |  208 |      0 |      0 |          0 |
|           (timer)                                           |                                 soc_timer |        213 |        213 |       0 |    0 |  139 |      0 |      0 |          0 |
|           per_ctl                                           | soc_peripheral_controller__parameterized1 |         90 |         90 |       0 |    0 |   69 |      0 |      0 |          0 |
|       ram                                                   |          soc_memory_block__parameterized0 |        121 |         89 |       0 |   32 |   56 |     16 |      0 |          0 |
|         (ram)                                               |          soc_memory_block__parameterized0 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         controller                                          |     soc_memory_controller__parameterized0 |         57 |         57 |       0 |    0 |   24 |      0 |      0 |          0 |
|         xpm_memory_spram_inst                               |          xpm_memory_spram__parameterized0 |         32 |          0 |       0 |   32 |   32 |     16 |      0 |          0 |
|           (xpm_memory_spram_inst)                           |          xpm_memory_spram__parameterized0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|           xpm_memory_base_inst                              |           xpm_memory_base__parameterized0 |         32 |          0 |       0 |   32 |   32 |     16 |      0 |          0 |
|       uart_bridge                                           |                           soc_uart_bridge |        211 |        211 |       0 |    0 |  232 |      0 |      0 |          0 |
|         (uart_bridge)                                       |                           soc_uart_bridge |        128 |        128 |       0 |    0 |  136 |      0 |      0 |          0 |
|         crc_engine                                          |                                 soc_crc32 |         50 |         50 |       0 |    0 |   48 |      0 |      0 |          0 |
|         uart                                                |                                  soc_uart |         33 |         33 |       0 |    0 |   48 |      0 |      0 |          0 |
|       vid                                                   |                      soc_video_controller |       1162 |       1162 |       0 |    0 |  179 |     57 |      0 |          0 |
|         (vid)                                               |                      soc_video_controller |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|         vga_controller                                      |                                   soc_vga |         25 |         25 |       0 |    0 |   42 |      0 |      0 |          0 |
|         vga_framebuffer                                     |                           soc_framebuffer |       1105 |       1105 |       0 |    0 |  137 |     57 |      0 |          0 |
|           (vga_framebuffer)                                 |                           soc_framebuffer |         32 |         32 |       0 |    0 |    0 |      0 |      0 |          0 |
|           a_controller                                      |     soc_memory_controller__parameterized1 |         59 |         59 |       0 |    0 |   22 |      0 |      0 |          0 |
|           xpm_memory_tdpram_inst                            |                         xpm_memory_tdpram |       1014 |       1014 |       0 |    0 |  115 |     57 |      0 |          0 |
|             (xpm_memory_tdpram_inst)                        |                         xpm_memory_tdpram |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|             xpm_memory_base_inst                            |           xpm_memory_base__parameterized1 |       1014 |       1014 |       0 |    0 |  115 |     57 |      0 |          0 |
|               (xpm_memory_base_inst)                        |           xpm_memory_base__parameterized1 |          0 |          0 |       0 |    0 |   96 |      0 |      0 |          0 |
|               gen_blk_box.gen_bb_async.xpm_memory_base_inst |                        asym_bwe_bb_bbox_0 |       1014 |       1014 |       0 |    0 |   19 |     57 |      0 |          0 |
+-------------------------------------------------------------+-------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


