Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: openmips_min_sopc.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "openmips_min_sopc.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "openmips_min_sopc"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : openmips_min_sopc
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "regfile.v" in library work
Compiling verilog include file "defines.v"
Compiling verilog file "pc_reg.v" in library work
Compiling verilog include file "defines.v"
Module <regfile> compiled
Compiling verilog file "mem_wb.v" in library work
Compiling verilog include file "defines.v"
Module <pc_reg> compiled
Compiling verilog file "mem.v" in library work
Compiling verilog include file "defines.v"
Module <mem_wb> compiled
Compiling verilog file "if_id.v" in library work
Compiling verilog include file "defines.v"
Module <mem> compiled
Compiling verilog file "id_ex.v" in library work
Compiling verilog include file "defines.v"
Module <if_id> compiled
Compiling verilog file "id.v" in library work
Compiling verilog include file "defines.v"
Module <id_ex> compiled
Compiling verilog file "ex_mem.v" in library work
Compiling verilog include file "defines.v"
Module <id> compiled
Compiling verilog file "ex.v" in library work
Compiling verilog include file "defines.v"
Module <ex_mem> compiled
Compiling verilog file "openmips.v" in library work
Compiling verilog include file "defines.v"
Module <ex> compiled
Compiling verilog file "inst_rom.v" in library work
Compiling verilog include file "defines.v"
Module <openmips> compiled
Compiling verilog file "openmips_min_sopc.v" in library work
Compiling verilog include file "defines.v"
Module <inst_rom> compiled
Module <openmips_min_sopc> compiled
No errors in compilation
Analysis of file <"openmips_min_sopc.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <openmips_min_sopc> in library <work>.

Analyzing hierarchy for module <openmips> in library <work>.

Analyzing hierarchy for module <inst_rom> in library <work>.

Analyzing hierarchy for module <pc_reg> in library <work>.

Analyzing hierarchy for module <if_id> in library <work>.

Analyzing hierarchy for module <id> in library <work>.

Analyzing hierarchy for module <regfile> in library <work>.

Analyzing hierarchy for module <id_ex> in library <work>.

Analyzing hierarchy for module <ex> in library <work>.

Analyzing hierarchy for module <ex_mem> in library <work>.

Analyzing hierarchy for module <mem> in library <work>.

Analyzing hierarchy for module <mem_wb> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <openmips_min_sopc>.
Module <openmips_min_sopc> is correct for synthesis.
 
Analyzing module <openmips> in library <work>.
Module <openmips> is correct for synthesis.
 
Analyzing module <pc_reg> in library <work>.
Module <pc_reg> is correct for synthesis.
 
Analyzing module <if_id> in library <work>.
Module <if_id> is correct for synthesis.
 
Analyzing module <id> in library <work>.
Module <id> is correct for synthesis.
 
Analyzing module <regfile> in library <work>.
Module <regfile> is correct for synthesis.
 
Analyzing module <id_ex> in library <work>.
Module <id_ex> is correct for synthesis.
 
Analyzing module <ex> in library <work>.
Module <ex> is correct for synthesis.
 
Analyzing module <ex_mem> in library <work>.
Module <ex_mem> is correct for synthesis.
 
Analyzing module <mem> in library <work>.
Module <mem> is correct for synthesis.
 
Analyzing module <mem_wb> in library <work>.
Module <mem_wb> is correct for synthesis.
 
Analyzing module <inst_rom> in library <work>.
INFO:Xst:1433 - Contents of array <inst_mem> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <inst_rom> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <inst_rom>.
    Related source file is "inst_rom.v".
WARNING:Xst:647 - Input <addr<15:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 127x16-bit ROM for signal <instDataTemp>.
    Summary:
	inferred   1 ROM(s).
Unit <inst_rom> synthesized.


Synthesizing Unit <pc_reg>.
    Related source file is "pc_reg.v".
    Found 1-bit register for signal <ce>.
    Found 16-bit up counter for signal <pc>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <pc_reg> synthesized.


Synthesizing Unit <if_id>.
    Related source file is "if_id.v".
    Found 16-bit register for signal <id_pc>.
    Found 16-bit register for signal <id_inst>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <if_id> synthesized.


Synthesizing Unit <id>.
    Related source file is "id.v".
WARNING:Xst:646 - Signal <pc_plus_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pc_plus_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <instvalid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit subtractor for signal <inst_b_address>.
    Found 16-bit adder carry out for signal <inst_b_address$addsub0000> created at line 92.
    Found 3-bit comparator equal for signal <reg1_o$cmp_eq0000> created at line 228.
    Found 3-bit comparator equal for signal <reg1_o$cmp_eq0001> created at line 231.
    Found 3-bit comparator equal for signal <reg2_o$cmp_eq0000> created at line 246.
    Found 3-bit comparator equal for signal <reg2_o$cmp_eq0001> created at line 249.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <id> synthesized.


Synthesizing Unit <regfile>.
    Related source file is "regfile.v".
    Found 3-bit comparator equal for signal <rdata1$cmp_eq0001> created at line 89.
    Found 3-bit comparator equal for signal <rdata2$cmp_eq0001> created at line 104.
    Found 16-bit 8-to-1 multiplexer for signal <readDataTemp1>.
    Found 16-bit 8-to-1 multiplexer for signal <readDataTemp2>.
    Found 128-bit register for signal <regs>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <regfile> synthesized.


Synthesizing Unit <id_ex>.
    Related source file is "id_ex.v".
    Found 16-bit register for signal <ex_link_address>.
    Found 1-bit register for signal <ex_is_in_delayslot>.
    Found 1-bit register for signal <is_in_delayslot_o>.
    Found 3-bit register for signal <ex_wd>.
    Found 8-bit register for signal <ex_aluop>.
    Found 1-bit register for signal <ex_wreg>.
    Found 16-bit register for signal <ex_reg1>.
    Found 16-bit register for signal <ex_reg2>.
    Found 3-bit register for signal <ex_alusel>.
    Summary:
	inferred  65 D-type flip-flop(s).
Unit <id_ex> synthesized.


Synthesizing Unit <ex>.
    Related source file is "ex.v".
WARNING:Xst:647 - Input <is_in_delayslot_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <shiftres> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <arithmeticres> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ex> synthesized.


Synthesizing Unit <ex_mem>.
    Related source file is "ex_mem.v".
    Found 16-bit register for signal <mem_wdata>.
    Found 1-bit register for signal <mem_wreg>.
    Found 3-bit register for signal <mem_wd>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <ex_mem> synthesized.


Synthesizing Unit <mem>.
    Related source file is "mem.v".
Unit <mem> synthesized.


Synthesizing Unit <mem_wb>.
    Related source file is "mem_wb.v".
    Found 16-bit register for signal <wb_wdata>.
    Found 3-bit register for signal <wb_wd>.
    Found 1-bit register for signal <wb_wreg>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <mem_wb> synthesized.


Synthesizing Unit <openmips>.
    Related source file is "openmips.v".
WARNING:Xst:1780 - Signal <is_in_delayslot_o> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <openmips> synthesized.


Synthesizing Unit <openmips_min_sopc>.
    Related source file is "openmips_min_sopc.v".
Unit <openmips_min_sopc> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 127x16-bit ROM                                        : 1
# Adders/Subtractors                                   : 2
 16-bit adder carry out                                : 1
 16-bit subtractor                                     : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 26
 1-bit register                                        : 6
 16-bit register                                       : 15
 3-bit register                                        : 4
 8-bit register                                        : 1
# Comparators                                          : 6
 3-bit comparator equal                                : 6
# Multiplexers                                         : 2
 16-bit 8-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <ex_aluop_7> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_0> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_1> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_2> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_3> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_4> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_5> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_6> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_7> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_8> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_9> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_10> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_11> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_12> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_13> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_14> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_link_address_15> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_0> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_1> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_2> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_3> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_4> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_5> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_6> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_7> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_8> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_9> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_10> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_11> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_12> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_13> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_14> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <regs_0_15> (without init value) has a constant value of 0 in block <regfile1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ex_aluop_4> (without init value) has a constant value of 0 in block <id_ex0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 127x16-bit ROM                                        : 1
# Adders/Subtractors                                   : 2
 16-bit adder carry out                                : 1
 16-bit subtractor                                     : 1
# Counters                                             : 1
 16-bit up counter                                     : 1
# Registers                                            : 266
 Flip-Flops                                            : 266
# Comparators                                          : 6
 3-bit comparator equal                                : 6
# Multiplexers                                         : 32
 1-bit 8-to-1 multiplexer                              : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <regs_0_0> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regs_0_1> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regs_0_2> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regs_0_3> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regs_0_4> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regs_0_5> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regs_0_6> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regs_0_7> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regs_0_8> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regs_0_9> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regs_0_10> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regs_0_11> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regs_0_12> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regs_0_13> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regs_0_14> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <regs_0_15> (without init value) has a constant value of 0 in block <regfile>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <openmips_min_sopc> ...

Optimizing unit <inst_rom> ...

Optimizing unit <if_id> ...

Optimizing unit <id> ...

Optimizing unit <regfile> ...

Optimizing unit <id_ex> ...

Optimizing unit <ex_mem> ...

Optimizing unit <mem_wb> ...

Optimizing unit <openmips> ...
WARNING:Xst:1710 - FF/Latch <openmips0/id_ex0/ex_link_address_15> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_link_address_14> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_link_address_13> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_link_address_12> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_link_address_11> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_link_address_10> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_link_address_9> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_link_address_8> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_link_address_7> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_link_address_6> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_link_address_5> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_link_address_4> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_link_address_3> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_link_address_2> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_link_address_1> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_link_address_0> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_aluop_7> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <openmips0/id_ex0/ex_aluop_4> (without init value) has a constant value of 0 in block <openmips_min_sopc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <openmips0/id_ex0/ex_is_in_delayslot> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/id_ex0/is_in_delayslot_o> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/if_id0/id_pc_7> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/if_id0/id_pc_8> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/if_id0/id_pc_9> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/if_id0/id_pc_10> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/if_id0/id_pc_11> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/if_id0/id_pc_12> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/if_id0/id_pc_13> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/if_id0/id_pc_14> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/if_id0/id_pc_15> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/pc_reg0/pc_15> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/pc_reg0/pc_14> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/pc_reg0/pc_13> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/pc_reg0/pc_12> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/pc_reg0/pc_11> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/pc_reg0/pc_10> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/pc_reg0/pc_9> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/pc_reg0/pc_8> of sequential type is unconnected in block <openmips_min_sopc>.
WARNING:Xst:2677 - Node <openmips0/pc_reg0/pc_7> of sequential type is unconnected in block <openmips_min_sopc>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <openmips0/if_id0/id_inst_1> in Unit <openmips_min_sopc> is equivalent to the following 3 FFs/Latches, which will be removed : <openmips0/if_id0/id_inst_4> <openmips0/if_id0/id_inst_9> <openmips0/if_id0/id_inst_10> 
INFO:Xst:2261 - The FF/Latch <openmips0/if_id0/id_inst_0> in Unit <openmips_min_sopc> is equivalent to the following FF/Latch, which will be removed : <openmips0/if_id0/id_inst_15> 
INFO:Xst:2261 - The FF/Latch <openmips0/if_id0/id_inst_11> in Unit <openmips_min_sopc> is equivalent to the following 2 FFs/Latches, which will be removed : <openmips0/if_id0/id_inst_13> <openmips0/if_id0/id_inst_14> 
INFO:Xst:2261 - The FF/Latch <openmips0/if_id0/id_inst_2> in Unit <openmips_min_sopc> is equivalent to the following FF/Latch, which will be removed : <openmips0/if_id0/id_inst_3> 
Found area constraint ratio of 100 (+ 5) on block openmips_min_sopc, actual ratio is 3.
INFO:Xst:2260 - The FF/Latch <openmips0/id_ex0/ex_aluop_1> in Unit <openmips_min_sopc> is equivalent to the following FF/Latch : <openmips0/id_ex0/ex_aluop_3> 
INFO:Xst:2260 - The FF/Latch <openmips0/id_ex0/ex_aluop_6> in Unit <openmips_min_sopc> is equivalent to the following FF/Latch : <openmips0/id_ex0/ex_alusel_2> 
INFO:Xst:2261 - The FF/Latch <openmips0/id_ex0/ex_aluop_1> in Unit <openmips_min_sopc> is equivalent to the following FF/Latch, which will be removed : <openmips0/id_ex0/ex_aluop_3> 
INFO:Xst:2261 - The FF/Latch <openmips0/id_ex0/ex_aluop_6> in Unit <openmips_min_sopc> is equivalent to the following FF/Latch, which will be removed : <openmips0/id_ex0/ex_alusel_2> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 219
 Flip-Flops                                            : 219

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : openmips_min_sopc.ngr
Top Level Output File Name         : openmips_min_sopc
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 18

Cell Usage :
# BELS                             : 558
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 1
#      LUT2                        : 38
#      LUT2_L                      : 1
#      LUT3                        : 54
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 254
#      LUT4_D                      : 15
#      LUT4_L                      : 44
#      MUXCY                       : 18
#      MUXF5                       : 66
#      MUXF6                       : 32
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 219
#      FDR                         : 86
#      FDRE                        : 98
#      FDRS                        : 21
#      FDSE                        : 14
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 1
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      258  out of   8672     2%  
 Number of Slice Flip Flops:            219  out of  17344     1%  
 Number of 4 input LUTs:                419  out of  17344     2%  
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    250     7%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 219   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.550ns (Maximum Frequency: 104.712MHz)
   Minimum input arrival time before clock: 10.713ns
   Maximum output required time after clock: 4.394ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 9.550ns (frequency: 104.712MHz)
  Total number of paths / destination ports: 5921 / 348
-------------------------------------------------------------------------
Delay:               9.550ns (Levels of Logic = 7)
  Source:            openmips0/if_id0/id_inst_1 (FF)
  Destination:       openmips0/id_ex0/ex_reg1_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: openmips0/if_id0/id_inst_1 to openmips0/id_ex0/ex_reg1_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             19   0.591   1.164  openmips0/if_id0/id_inst_1 (openmips0/if_id0/id_inst_1)
     LUT2_L:I1->LO         1   0.704   0.104  openmips0/id0/reg1_addr_o<2>1_1 (openmips0/id0/reg1_addr_o<2>1)
     LUT4:I3->O            1   0.704   0.424  openmips0/regfile1/rdata1_and000055_SW0 (N182)
     LUT4:I3->O            2   0.704   0.451  openmips0/regfile1/rdata1_and000055 (openmips0/regfile1/rdata1_and0000)
     LUT4_D:I3->O         15   0.704   1.052  openmips0/regfile1/rdata1<0>11 (openmips0/regfile1/N0)
     LUT4:I2->O            1   0.704   0.424  openmips0/id0/reg1_o<8>6 (openmips0/id0/reg1_o<8>6)
     LUT4_L:I3->LO         1   0.704   0.104  openmips0/id0/reg1_o<8>28 (openmips0/id0/reg1_o<8>28)
     LUT4:I3->O            1   0.704   0.000  openmips0/id0/reg1_o<8>48 (openmips0/id_reg1_o<8>)
     FDR:D                     0.308          openmips0/id_ex0/ex_reg1_8
    ----------------------------------------
    Total                      9.550ns (5.827ns logic, 3.723ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1244 / 309
-------------------------------------------------------------------------
Offset:              10.713ns (Levels of Logic = 7)
  Source:            rst (PAD)
  Destination:       openmips0/id_ex0/ex_reg2_9 (FF)
  Destination Clock: clk rising

  Data Path: rst to openmips0/id_ex0/ex_reg2_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           212   1.218   1.494  rst_IBUF (rst_IBUF)
     LUT2:I0->O           33   0.704   1.267  openmips0/id0/reg2_addr_o<1>1 (openmips0/reg2_addr<1>)
     LUT4:I3->O            2   0.704   0.622  openmips0/regfile1/rdata2_and000040 (openmips0/regfile1/rdata2_and000040)
     LUT4_D:I0->O         15   0.704   1.052  openmips0/regfile1/rdata2<0>21 (openmips0/regfile1/N3)
     LUT4:I2->O            1   0.704   0.424  openmips0/id0/reg2_o<7>7 (openmips0/id0/reg2_o<7>7)
     LUT4_L:I3->LO         1   0.704   0.104  openmips0/id0/reg2_o<7>631_SW0 (N198)
     LUT4:I3->O            1   0.704   0.000  openmips0/id0/reg2_o<7>631 (openmips0/id0/reg2_o<7>63)
     FDRS:D                    0.308          openmips0/id_ex0/ex_reg2_7
    ----------------------------------------
    Total                     10.713ns (5.750ns logic, 4.963ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            openmips0/regfile1/regs_1_15 (FF)
  Destination:       register1<15> (PAD)
  Source Clock:      clk rising

  Data Path: openmips0/regfile1/regs_1_15 to register1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.591   0.531  openmips0/regfile1/regs_1_15 (openmips0/regfile1/regs_1_15)
     OBUF:I->O                 3.272          register1_15_OBUF (register1<15>)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.36 secs
 
--> 

Total memory usage is 271824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   99 (   0 filtered)
Number of infos    :    9 (   0 filtered)

