# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../DSD_Lab1.srcs/sources_1/new/andgate.sv" \
"../../../../DSD_Lab1.srcs/sources_1/new/full_adder.sv" \
"../../../../DSD_Lab1.srcs/sources_1/new/half_adder.sv" \
"../../../../DSD_Lab1.srcs/sim_1/new/tb_full_adder.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
