Analysis & Synthesis report for project
Mon Aug 13 15:28:07 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |project|BIGFSM:F1|current_state
 10. State Machine - |project|human:h1|FSMPeople:f1|current_state
 11. State Machine - |project|car12:c12|FSM12:F1|current_state
 12. State Machine - |project|car11:c11|FSM11:F1|current_state
 13. State Machine - |project|motocar10:c10|FSMcar10:F1|current_state
 14. State Machine - |project|motocar9:c9|FSMcar9:F1|current_state
 15. State Machine - |project|car8:c8|FSMcar8:F1|current_state
 16. State Machine - |project|car7:c7|FSMcar7:F1|current_state
 17. State Machine - |project|car6:c6|FSMcar6:F1|current_state
 18. State Machine - |project|car5:c5|FSMcar5:F1|current_state
 19. State Machine - |project|car4:c4|FSM4:F1|current_state
 20. State Machine - |project|car3:c3|FSM2:F1|current_state
 21. State Machine - |project|car2:c2|FSM:F1|current_state
 22. State Machine - |project|car1:c1|FSM1:F1|current_state
 23. State Machine - |project|endgame:e0|FSMe:Fe|current_state
 24. State Machine - |project|crush:crush0|FSMcrush:Fm|current_state
 25. State Machine - |project|menu:m0|FSMm:Fm|current_state
 26. State Machine - |project|background:b0|FSM3:f0|current_state
 27. State Machine - |project|entrance:entrance0|FSMentrance:f0|current_state
 28. User-Specified and Inferred Latches
 29. Registers Removed During Synthesis
 30. General Register Statistics
 31. Multiplexer Restructuring Statistics (Restructuring Performed)
 32. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 33. Parameter Settings for User Entity Instance: vga_adapter:VGA
 34. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 35. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 36. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 37. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 38. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 39. altsyncram Parameter Settings by Entity Instance
 40. altpll Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "car12:c12"
 42. Port Connectivity Checks: "car11:c11"
 43. Port Connectivity Checks: "motocar10:c10"
 44. Port Connectivity Checks: "motocar9:c9"
 45. Port Connectivity Checks: "car8:c8"
 46. Port Connectivity Checks: "car7:c7"
 47. Port Connectivity Checks: "car6:c6"
 48. Port Connectivity Checks: "car5:c5"
 49. Port Connectivity Checks: "car4:c4"
 50. Port Connectivity Checks: "car3:c3"
 51. Port Connectivity Checks: "car2:c2"
 52. Port Connectivity Checks: "car1:c1"
 53. Port Connectivity Checks: "endgame:e0|FSMe:Fe"
 54. Port Connectivity Checks: "crush:crush0|FSMcrush:Fm"
 55. Port Connectivity Checks: "menu:m0|FSMm:Fm"
 56. Port Connectivity Checks: "background:b0|FSM3:f0"
 57. Port Connectivity Checks: "counter:count0|theCounter:t0|RateDivider:r0"
 58. Port Connectivity Checks: "vga_adapter:VGA"
 59. Post-Synthesis Netlist Statistics for Top Partition
 60. Elapsed Time Per Partition
 61. Analysis & Synthesis Messages
 62. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Aug 13 15:28:07 2018      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; project                                    ;
; Top-level Entity Name           ; project                                    ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 1025                                       ;
; Total pins                      ; 71                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 57,600                                     ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 1                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; project            ; project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+--------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                             ; Library ;
+--------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+
; counter.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/counter.v                            ;         ;
; endgame.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/endgame.v                            ;         ;
; comparator.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/comparator.v                         ;         ;
; menu.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/menu.v                               ;         ;
; car4.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car4.v                               ;         ;
; car1.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car1.v                               ;         ;
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_pll.v                ;         ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_controller.v         ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_address_translator.v ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/vga_adapter/vga_adapter.v            ;         ;
; car3.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car3.v                               ;         ;
; car2.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car2.v                               ;         ;
; background.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/background.v                         ;         ;
; project.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/project.v                            ;         ;
; car5.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car5.v                               ;         ;
; car6.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car6.v                               ;         ;
; car7.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car7.v                               ;         ;
; car8.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car8.v                               ;         ;
; motocar9.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar9.v                           ;         ;
; motocar10.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/motocar10.v                          ;         ;
; entrance.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/entrance.v                           ;         ;
; car12.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car12.v                              ;         ;
; crush.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/crush.v                              ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; e:/study/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                          ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; e:/study/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; e:/study/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                             ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; e:/study/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                          ;         ;
; aglobal150.inc                       ; yes             ; Megafunction                           ; e:/study/quartus/quartus/libraries/megafunctions/aglobal150.inc                                          ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; e:/study/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;         ;
; altrom.inc                           ; yes             ; Megafunction                           ; e:/study/quartus/quartus/libraries/megafunctions/altrom.inc                                              ;         ;
; altram.inc                           ; yes             ; Megafunction                           ; e:/study/quartus/quartus/libraries/megafunctions/altram.inc                                              ;         ;
; altdpram.inc                         ; yes             ; Megafunction                           ; e:/study/quartus/quartus/libraries/megafunctions/altdpram.inc                                            ;         ;
; db/altsyncram_m6m1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/altsyncram_m6m1.tdf               ;         ;
; black.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/black.mif                            ;         ;
; db/decode_7la.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/decode_7la.tdf                    ;         ;
; db/decode_01a.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/decode_01a.tdf                    ;         ;
; db/mux_ifb.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/mux_ifb.tdf                       ;         ;
; altpll.tdf                           ; yes             ; Megafunction                           ; e:/study/quartus/quartus/libraries/megafunctions/altpll.tdf                                              ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                           ; e:/study/quartus/quartus/libraries/megafunctions/stratix_pll.inc                                         ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                           ; e:/study/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                                       ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                           ; e:/study/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                                       ;         ;
; db/altpll_80u.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/db/altpll_80u.tdf                    ;         ;
; car11.v                              ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/car11.v                              ;         ;
; human.v                              ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/human.v                              ;         ;
+--------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1964           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 3351           ;
;     -- 7 input functions                    ; 20             ;
;     -- 6 input functions                    ; 556            ;
;     -- 5 input functions                    ; 404            ;
;     -- 4 input functions                    ; 632            ;
;     -- <=3 input functions                  ; 1739           ;
;                                             ;                ;
; Dedicated logic registers                   ; 1025           ;
;                                             ;                ;
; I/O pins                                    ; 71             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 57600          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1005           ;
; Total fan-out                               ; 16256          ;
; Average fan-out                             ; 3.59           ;
+---------------------------------------------+----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                        ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; |project                                                ; 3351 (192)        ; 1025 (0)     ; 57600             ; 0          ; 71   ; 0            ; |project                                                                                                ; work         ;
;    |BIGFSM:F1|                                          ; 35 (35)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |project|BIGFSM:F1                                                                                      ; work         ;
;    |background:b0|                                      ; 109 (31)          ; 40 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|background:b0                                                                                  ; work         ;
;       |FSM3:f0|                                         ; 8 (8)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |project|background:b0|FSM3:f0                                                                          ; work         ;
;       |datapath3:d0|                                    ; 70 (70)           ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |project|background:b0|datapath3:d0                                                                     ; work         ;
;    |car11:c11|                                          ; 100 (0)           ; 42 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|car11:c11                                                                                      ; work         ;
;       |FSM11:F1|                                        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |project|car11:c11|FSM11:F1                                                                             ; work         ;
;       |datapath11:D1|                                   ; 96 (96)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |project|car11:c11|datapath11:D1                                                                        ; work         ;
;    |car12:c12|                                          ; 98 (0)            ; 42 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|car12:c12                                                                                      ; work         ;
;       |FSM12:F1|                                        ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |project|car12:c12|FSM12:F1                                                                             ; work         ;
;       |datapath12:D1|                                   ; 94 (94)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |project|car12:c12|datapath12:D1                                                                        ; work         ;
;    |car1:c1|                                            ; 93 (0)            ; 42 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|car1:c1                                                                                        ; work         ;
;       |FSM1:F1|                                         ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |project|car1:c1|FSM1:F1                                                                                ; work         ;
;       |datapath1:D1|                                    ; 88 (88)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |project|car1:c1|datapath1:D1                                                                           ; work         ;
;    |car2:c2|                                            ; 90 (0)            ; 44 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|car2:c2                                                                                        ; work         ;
;       |FSM:F1|                                          ; 6 (6)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |project|car2:c2|FSM:F1                                                                                 ; work         ;
;       |datapath:D1|                                     ; 84 (84)           ; 39 (39)      ; 0                 ; 0          ; 0    ; 0            ; |project|car2:c2|datapath:D1                                                                            ; work         ;
;    |car3:c3|                                            ; 98 (0)            ; 42 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|car3:c3                                                                                        ; work         ;
;       |FSM2:F1|                                         ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |project|car3:c3|FSM2:F1                                                                                ; work         ;
;       |datapath2:D1|                                    ; 93 (93)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |project|car3:c3|datapath2:D1                                                                           ; work         ;
;    |car4:c4|                                            ; 99 (0)            ; 42 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|car4:c4                                                                                        ; work         ;
;       |FSM4:F1|                                         ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |project|car4:c4|FSM4:F1                                                                                ; work         ;
;       |datapath4:D1|                                    ; 94 (94)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |project|car4:c4|datapath4:D1                                                                           ; work         ;
;    |car5:c5|                                            ; 99 (0)            ; 42 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|car5:c5                                                                                        ; work         ;
;       |FSMcar5:F1|                                      ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |project|car5:c5|FSMcar5:F1                                                                             ; work         ;
;       |datapathcar5:D1|                                 ; 94 (94)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |project|car5:c5|datapathcar5:D1                                                                        ; work         ;
;    |car6:c6|                                            ; 92 (0)            ; 44 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|car6:c6                                                                                        ; work         ;
;       |FSMcar6:F1|                                      ; 8 (8)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |project|car6:c6|FSMcar6:F1                                                                             ; work         ;
;       |datapathcar6:D1|                                 ; 84 (84)           ; 39 (39)      ; 0                 ; 0          ; 0    ; 0            ; |project|car6:c6|datapathcar6:D1                                                                        ; work         ;
;    |car7:c7|                                            ; 98 (0)            ; 42 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|car7:c7                                                                                        ; work         ;
;       |FSMcar7:F1|                                      ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |project|car7:c7|FSMcar7:F1                                                                             ; work         ;
;       |datapathcar7:D1|                                 ; 93 (93)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |project|car7:c7|datapathcar7:D1                                                                        ; work         ;
;    |car8:c8|                                            ; 98 (0)            ; 42 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|car8:c8                                                                                        ; work         ;
;       |FSMcar8:F1|                                      ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |project|car8:c8|FSMcar8:F1                                                                             ; work         ;
;       |datapathcar8:D1|                                 ; 93 (93)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |project|car8:c8|datapathcar8:D1                                                                        ; work         ;
;    |clearAll:clear0|                                    ; 54 (54)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |project|clearAll:clear0                                                                                ; work         ;
;    |comparator:comb_19|                                 ; 655 (655)         ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |project|comparator:comb_19                                                                             ; work         ;
;    |counter:count0|                                     ; 95 (0)            ; 40 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|counter:count0                                                                                 ; work         ;
;       |seven_seg_decoder:s0|                            ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|counter:count0|seven_seg_decoder:s0                                                            ; work         ;
;       |seven_seg_decoder:s1|                            ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|counter:count0|seven_seg_decoder:s1                                                            ; work         ;
;       |seven_seg_decoder:s2|                            ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|counter:count0|seven_seg_decoder:s2                                                            ; work         ;
;       |theCounter:t0|                                   ; 74 (8)            ; 40 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|counter:count0|theCounter:t0                                                                   ; work         ;
;          |DisplayCounter:d0|                            ; 18 (18)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |project|counter:count0|theCounter:t0|DisplayCounter:d0                                                 ; work         ;
;          |RateDivider:r0|                               ; 48 (48)           ; 28 (28)      ; 0                 ; 0          ; 0    ; 0            ; |project|counter:count0|theCounter:t0|RateDivider:r0                                                    ; work         ;
;    |crush:crush0|                                       ; 284 (0)           ; 97 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|crush:crush0                                                                                   ; work         ;
;       |FSMcrush:Fm|                                     ; 12 (12)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |project|crush:crush0|FSMcrush:Fm                                                                       ; work         ;
;       |datapathcrush:dm|                                ; 272 (272)         ; 88 (88)      ; 0                 ; 0          ; 0    ; 0            ; |project|crush:crush0|datapathcrush:dm                                                                  ; work         ;
;    |endgame:e0|                                         ; 263 (0)           ; 102 (0)      ; 0                 ; 0          ; 0    ; 0            ; |project|endgame:e0                                                                                     ; work         ;
;       |FSMe:Fe|                                         ; 14 (14)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |project|endgame:e0|FSMe:Fe                                                                             ; work         ;
;       |datapathe:de|                                    ; 249 (249)         ; 89 (89)      ; 0                 ; 0          ; 0    ; 0            ; |project|endgame:e0|datapathe:de                                                                        ; work         ;
;    |entrance:entrance0|                                 ; 60 (23)           ; 26 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|entrance:entrance0                                                                             ; work         ;
;       |FSMentrance:f0|                                  ; 7 (7)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |project|entrance:entrance0|FSMentrance:f0                                                              ; work         ;
;       |datapathentrance:d0|                             ; 30 (30)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |project|entrance:entrance0|datapathentrance:d0                                                         ; work         ;
;    |human:h1|                                           ; 108 (0)           ; 30 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|human:h1                                                                                       ; work         ;
;       |FSMPeople:f1|                                    ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |project|human:h1|FSMPeople:f1                                                                          ; work         ;
;       |drawPeople:d1|                                   ; 58 (58)           ; 11 (11)      ; 0                 ; 0          ; 0    ; 0            ; |project|human:h1|drawPeople:d1                                                                         ; work         ;
;       |locationCounter:l1|                              ; 46 (46)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |project|human:h1|locationCounter:l1                                                                    ; work         ;
;    |menu:m0|                                            ; 284 (0)           ; 97 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|menu:m0                                                                                        ; work         ;
;       |FSMm:Fm|                                         ; 12 (12)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |project|menu:m0|FSMm:Fm                                                                                ; work         ;
;       |datapathm:dm|                                    ; 272 (272)         ; 88 (88)      ; 0                 ; 0          ; 0    ; 0            ; |project|menu:m0|datapathm:dm                                                                           ; work         ;
;    |motocar10:c10|                                      ; 89 (0)            ; 46 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|motocar10:c10                                                                                  ; work         ;
;       |FSMcar10:F1|                                     ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |project|motocar10:c10|FSMcar10:F1                                                                      ; work         ;
;       |datapathcar10:D1|                                ; 84 (84)           ; 42 (42)      ; 0                 ; 0          ; 0    ; 0            ; |project|motocar10:c10|datapathcar10:D1                                                                 ; work         ;
;    |motocar9:c9|                                        ; 89 (0)            ; 46 (0)       ; 0                 ; 0          ; 0    ; 0            ; |project|motocar9:c9                                                                                    ; work         ;
;       |FSMcar9:F1|                                      ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |project|motocar9:c9|FSMcar9:F1                                                                         ; work         ;
;       |datapathcar9:D1|                                 ; 84 (84)           ; 42 (42)      ; 0                 ; 0          ; 0    ; 0            ; |project|motocar9:c9|datapathcar9:D1                                                                    ; work         ;
;    |vga_adapter:VGA|                                    ; 69 (2)            ; 30 (0)       ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA                                                                                ; work         ;
;       |altsyncram:VideoMemory|                          ; 9 (0)             ; 4 (0)        ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; work         ;
;          |altsyncram_m6m1:auto_generated|               ; 9 (0)             ; 4 (4)        ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                          ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2       ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3             ; work         ;
;       |vga_address_translator:user_input_translator|    ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; work         ;
;       |vga_controller:controller|                       ; 42 (32)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller                                                      ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll                                                                  ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; black.mif ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|BIGFSM:F1|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------------+-------------------+---------------------+---------------------+--------------------+--------------------+--------------------+--------------------+--------------------+---------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------------------+--------------------+------------------------+
; Name                     ; current_state.Crush ; current_state.CAR12 ; current_state.CAR11 ; current_state.CAR61 ; current_state.CAR21 ; current_state.ENTRANCE ; current_state.END ; current_state.CAR10 ; current_state.CAR91 ; current_state.CAR9 ; current_state.CAR8 ; current_state.CAR7 ; current_state.CAR6 ; current_state.CAR5 ; current_state.Clear ; current_state.Human1 ; current_state.CAR4 ; current_state.CAR3 ; current_state.CAR2 ; current_state.CAR1 ; current_state.BackGround ; current_state.Menu ; current_state.Initiate ;
+--------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------------+-------------------+---------------------+---------------------+--------------------+--------------------+--------------------+--------------------+--------------------+---------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------------------+--------------------+------------------------+
; current_state.Initiate   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 0                      ;
; current_state.Menu       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 1                  ; 1                      ;
; current_state.BackGround ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 1                        ; 0                  ; 1                      ;
; current_state.CAR1       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 1                  ; 0                        ; 0                  ; 1                      ;
; current_state.CAR2       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 1                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.CAR3       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 1                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.CAR4       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 1                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.Human1     ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 1                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.Clear      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.CAR5       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.CAR6       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.CAR7       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.CAR8       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.CAR9       ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.CAR91      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 1                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.CAR10      ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 1                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.END        ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 1                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.ENTRANCE   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.CAR21      ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.CAR61      ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.CAR11      ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.CAR12      ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
; current_state.Crush      ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                      ; 0                 ; 0                   ; 0                   ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                   ; 0                    ; 0                  ; 0                  ; 0                  ; 0                  ; 0                        ; 0                  ; 1                      ;
+--------------------------+---------------------+---------------------+---------------------+---------------------+---------------------+------------------------+-------------------+---------------------+---------------------+--------------------+--------------------+--------------------+--------------------+--------------------+---------------------+----------------------+--------------------+--------------------+--------------------+--------------------+--------------------------+--------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |project|human:h1|FSMPeople:f1|current_state                                                ;
+----------------------+--------------------+--------------------+----------------------+---------------------+
; Name                 ; current_state.WAIT ; current_state.DRAW ; current_state.NEW_XY ; current_state.ERASE ;
+----------------------+--------------------+--------------------+----------------------+---------------------+
; current_state.ERASE  ; 0                  ; 0                  ; 0                    ; 0                   ;
; current_state.NEW_XY ; 0                  ; 0                  ; 1                    ; 1                   ;
; current_state.DRAW   ; 0                  ; 1                  ; 0                    ; 1                   ;
; current_state.WAIT   ; 1                  ; 0                  ; 0                    ; 1                   ;
+----------------------+--------------------+--------------------+----------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |project|car12:c12|FSM12:F1|current_state                                                   ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; Name                 ; current_state.ERASE ; current_state.DRAW ; current_state.NEW_XY ; current_state.WAIT ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; current_state.WAIT   ; 0                   ; 0                  ; 0                    ; 0                  ;
; current_state.NEW_XY ; 0                   ; 0                  ; 1                    ; 1                  ;
; current_state.DRAW   ; 0                   ; 1                  ; 0                    ; 1                  ;
; current_state.ERASE  ; 1                   ; 0                  ; 0                    ; 1                  ;
+----------------------+---------------------+--------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |project|car11:c11|FSM11:F1|current_state                                                   ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; Name                 ; current_state.ERASE ; current_state.DRAW ; current_state.NEW_XY ; current_state.WAIT ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; current_state.WAIT   ; 0                   ; 0                  ; 0                    ; 0                  ;
; current_state.NEW_XY ; 0                   ; 0                  ; 1                    ; 1                  ;
; current_state.DRAW   ; 0                   ; 1                  ; 0                    ; 1                  ;
; current_state.ERASE  ; 1                   ; 0                  ; 0                    ; 1                  ;
+----------------------+---------------------+--------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |project|motocar10:c10|FSMcar10:F1|current_state                                            ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; Name                 ; current_state.ERASE ; current_state.DRAW ; current_state.NEW_XY ; current_state.WAIT ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; current_state.WAIT   ; 0                   ; 0                  ; 0                    ; 0                  ;
; current_state.NEW_XY ; 0                   ; 0                  ; 1                    ; 1                  ;
; current_state.DRAW   ; 0                   ; 1                  ; 0                    ; 1                  ;
; current_state.ERASE  ; 1                   ; 0                  ; 0                    ; 1                  ;
+----------------------+---------------------+--------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |project|motocar9:c9|FSMcar9:F1|current_state                                               ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; Name                 ; current_state.ERASE ; current_state.DRAW ; current_state.NEW_XY ; current_state.WAIT ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; current_state.WAIT   ; 0                   ; 0                  ; 0                    ; 0                  ;
; current_state.NEW_XY ; 0                   ; 0                  ; 1                    ; 1                  ;
; current_state.DRAW   ; 0                   ; 1                  ; 0                    ; 1                  ;
; current_state.ERASE  ; 1                   ; 0                  ; 0                    ; 1                  ;
+----------------------+---------------------+--------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |project|car8:c8|FSMcar8:F1|current_state                                                   ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; Name                 ; current_state.ERASE ; current_state.DRAW ; current_state.NEW_XY ; current_state.WAIT ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; current_state.WAIT   ; 0                   ; 0                  ; 0                    ; 0                  ;
; current_state.NEW_XY ; 0                   ; 0                  ; 1                    ; 1                  ;
; current_state.DRAW   ; 0                   ; 1                  ; 0                    ; 1                  ;
; current_state.ERASE  ; 1                   ; 0                  ; 0                    ; 1                  ;
+----------------------+---------------------+--------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |project|car7:c7|FSMcar7:F1|current_state                                                   ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; Name                 ; current_state.ERASE ; current_state.DRAW ; current_state.NEW_XY ; current_state.WAIT ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; current_state.WAIT   ; 0                   ; 0                  ; 0                    ; 0                  ;
; current_state.NEW_XY ; 0                   ; 0                  ; 1                    ; 1                  ;
; current_state.DRAW   ; 0                   ; 1                  ; 0                    ; 1                  ;
; current_state.ERASE  ; 1                   ; 0                  ; 0                    ; 1                  ;
+----------------------+---------------------+--------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |project|car6:c6|FSMcar6:F1|current_state                                                   ;
+----------------------+--------------------+--------------------+----------------------+---------------------+
; Name                 ; current_state.WAIT ; current_state.DRAW ; current_state.NEW_XY ; current_state.ERASE ;
+----------------------+--------------------+--------------------+----------------------+---------------------+
; current_state.ERASE  ; 0                  ; 0                  ; 0                    ; 0                   ;
; current_state.NEW_XY ; 0                  ; 0                  ; 1                    ; 1                   ;
; current_state.DRAW   ; 0                  ; 1                  ; 0                    ; 1                   ;
; current_state.WAIT   ; 1                  ; 0                  ; 0                    ; 1                   ;
+----------------------+--------------------+--------------------+----------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |project|car5:c5|FSMcar5:F1|current_state                                                   ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; Name                 ; current_state.ERASE ; current_state.DRAW ; current_state.NEW_XY ; current_state.WAIT ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; current_state.WAIT   ; 0                   ; 0                  ; 0                    ; 0                  ;
; current_state.NEW_XY ; 0                   ; 0                  ; 1                    ; 1                  ;
; current_state.DRAW   ; 0                   ; 1                  ; 0                    ; 1                  ;
; current_state.ERASE  ; 1                   ; 0                  ; 0                    ; 1                  ;
+----------------------+---------------------+--------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |project|car4:c4|FSM4:F1|current_state                                                      ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; Name                 ; current_state.ERASE ; current_state.DRAW ; current_state.NEW_XY ; current_state.WAIT ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; current_state.WAIT   ; 0                   ; 0                  ; 0                    ; 0                  ;
; current_state.NEW_XY ; 0                   ; 0                  ; 1                    ; 1                  ;
; current_state.DRAW   ; 0                   ; 1                  ; 0                    ; 1                  ;
; current_state.ERASE  ; 1                   ; 0                  ; 0                    ; 1                  ;
+----------------------+---------------------+--------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |project|car3:c3|FSM2:F1|current_state                                                      ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; Name                 ; current_state.ERASE ; current_state.DRAW ; current_state.NEW_XY ; current_state.WAIT ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; current_state.WAIT   ; 0                   ; 0                  ; 0                    ; 0                  ;
; current_state.NEW_XY ; 0                   ; 0                  ; 1                    ; 1                  ;
; current_state.DRAW   ; 0                   ; 1                  ; 0                    ; 1                  ;
; current_state.ERASE  ; 1                   ; 0                  ; 0                    ; 1                  ;
+----------------------+---------------------+--------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |project|car2:c2|FSM:F1|current_state                                                       ;
+----------------------+--------------------+--------------------+----------------------+---------------------+
; Name                 ; current_state.WAIT ; current_state.DRAW ; current_state.NEW_XY ; current_state.ERASE ;
+----------------------+--------------------+--------------------+----------------------+---------------------+
; current_state.ERASE  ; 0                  ; 0                  ; 0                    ; 0                   ;
; current_state.NEW_XY ; 0                  ; 0                  ; 1                    ; 1                   ;
; current_state.DRAW   ; 0                  ; 1                  ; 0                    ; 1                   ;
; current_state.WAIT   ; 1                  ; 0                  ; 0                    ; 1                   ;
+----------------------+--------------------+--------------------+----------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |project|car1:c1|FSM1:F1|current_state                                                      ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; Name                 ; current_state.ERASE ; current_state.DRAW ; current_state.NEW_XY ; current_state.WAIT ;
+----------------------+---------------------+--------------------+----------------------+--------------------+
; current_state.WAIT   ; 0                   ; 0                  ; 0                    ; 0                  ;
; current_state.NEW_XY ; 0                   ; 0                  ; 1                    ; 1                  ;
; current_state.DRAW   ; 0                   ; 1                  ; 0                    ; 1                  ;
; current_state.ERASE  ; 1                   ; 0                  ; 0                    ; 1                  ;
+----------------------+---------------------+--------------------+----------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|endgame:e0|FSMe:Fe|current_state                                                                                                                                                                                                                                                                                   ;
+------------------------+-----------------------+--------------------+------------------------+------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+
; Name                   ; current_state.DRAW_b1 ; current_state.WAIT ; current_state.DRAW_b11 ; current_state.DRAW_b10 ; current_state.DRAW_b9 ; current_state.DRAW_b8 ; current_state.DRAW_b7 ; current_state.DRAW_b6 ; current_state.DRAW_b5 ; current_state.DRAW_b4 ; current_state.DRAW_b3 ; current_state.DRAW_b2 ; current_state.Begin ;
+------------------------+-----------------------+--------------------+------------------------+------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+
; current_state.Begin    ; 0                     ; 0                  ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ;
; current_state.DRAW_b2  ; 0                     ; 0                  ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                   ;
; current_state.DRAW_b3  ; 0                     ; 0                  ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                   ;
; current_state.DRAW_b4  ; 0                     ; 0                  ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b5  ; 0                     ; 0                  ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b6  ; 0                     ; 0                  ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b7  ; 0                     ; 0                  ; 0                      ; 0                      ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b8  ; 0                     ; 0                  ; 0                      ; 0                      ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b9  ; 0                     ; 0                  ; 0                      ; 0                      ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b10 ; 0                     ; 0                  ; 0                      ; 1                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b11 ; 0                     ; 0                  ; 1                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.WAIT     ; 0                     ; 1                  ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b1  ; 1                     ; 0                  ; 0                      ; 0                      ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
+------------------------+-----------------------+--------------------+------------------------+------------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|crush:crush0|FSMcrush:Fm|current_state                                                                                                                                                                          ;
+-----------------------+-----------------------+--------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+
; Name                  ; current_state.DRAW_b1 ; current_state.WAIT ; current_state.DRAW_b7 ; current_state.DRAW_b6 ; current_state.DRAW_b5 ; current_state.DRAW_b4 ; current_state.DRAW_b3 ; current_state.DRAW_b2 ; current_state.RESET ;
+-----------------------+-----------------------+--------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+
; current_state.RESET   ; 0                     ; 0                  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ;
; current_state.DRAW_b2 ; 0                     ; 0                  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                   ;
; current_state.DRAW_b3 ; 0                     ; 0                  ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                   ;
; current_state.DRAW_b4 ; 0                     ; 0                  ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b5 ; 0                     ; 0                  ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b6 ; 0                     ; 0                  ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b7 ; 0                     ; 0                  ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.WAIT    ; 0                     ; 1                  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b1 ; 1                     ; 0                  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
+-----------------------+-----------------------+--------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|menu:m0|FSMm:Fm|current_state                                                                                                                                                                                   ;
+-----------------------+-----------------------+--------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+
; Name                  ; current_state.DRAW_b1 ; current_state.WAIT ; current_state.DRAW_b7 ; current_state.DRAW_b6 ; current_state.DRAW_b5 ; current_state.DRAW_b4 ; current_state.DRAW_b3 ; current_state.DRAW_b2 ; current_state.RESET ;
+-----------------------+-----------------------+--------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+
; current_state.RESET   ; 0                     ; 0                  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ;
; current_state.DRAW_b2 ; 0                     ; 0                  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 1                   ;
; current_state.DRAW_b3 ; 0                     ; 0                  ; 0                     ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 1                   ;
; current_state.DRAW_b4 ; 0                     ; 0                  ; 0                     ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b5 ; 0                     ; 0                  ; 0                     ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b6 ; 0                     ; 0                  ; 0                     ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b7 ; 0                     ; 0                  ; 1                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.WAIT    ; 0                     ; 1                  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b1 ; 1                     ; 0                  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
+-----------------------+-----------------------+--------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|background:b0|FSM3:f0|current_state                                                                                                                             ;
+-----------------------+-----------------------+--------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+
; Name                  ; current_state.DRAW_b1 ; current_state.WAIT ; current_state.DRAW_v2 ; current_state.DRAW_v1 ; current_state.DRAW_h2 ; current_state.DRAW_h1 ; current_state.Begin ;
+-----------------------+-----------------------+--------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+
; current_state.Begin   ; 0                     ; 0                  ; 0                     ; 0                     ; 0                     ; 0                     ; 0                   ;
; current_state.DRAW_h1 ; 0                     ; 0                  ; 0                     ; 0                     ; 0                     ; 1                     ; 1                   ;
; current_state.DRAW_h2 ; 0                     ; 0                  ; 0                     ; 0                     ; 1                     ; 0                     ; 1                   ;
; current_state.DRAW_v1 ; 0                     ; 0                  ; 0                     ; 1                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_v2 ; 0                     ; 0                  ; 1                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.WAIT    ; 0                     ; 1                  ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
; current_state.DRAW_b1 ; 1                     ; 0                  ; 0                     ; 0                     ; 0                     ; 0                     ; 1                   ;
+-----------------------+-----------------------+--------------------+-----------------------+-----------------------+-----------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|entrance:entrance0|FSMentrance:f0|current_state                                                                                         ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+--------------------+---------------------+
; Name                  ; current_state.DRAW_B4 ; current_state.DRAW_B3 ; current_state.DRAW_B2 ; current_state.DRAW_B1 ; current_state.WAIT ; current_state.Begin ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+--------------------+---------------------+
; current_state.Begin   ; 0                     ; 0                     ; 0                     ; 0                     ; 0                  ; 0                   ;
; current_state.WAIT    ; 0                     ; 0                     ; 0                     ; 0                     ; 1                  ; 1                   ;
; current_state.DRAW_B1 ; 0                     ; 0                     ; 0                     ; 1                     ; 0                  ; 1                   ;
; current_state.DRAW_B2 ; 0                     ; 0                     ; 1                     ; 0                     ; 0                  ; 1                   ;
; current_state.DRAW_B3 ; 0                     ; 1                     ; 0                     ; 0                     ; 0                  ; 1                   ;
; current_state.DRAW_B4 ; 1                     ; 0                     ; 0                     ; 0                     ; 0                  ; 1                   ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+--------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                    ;
+------------------------------------------------------+----------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                    ; Free of Timing Hazards ;
+------------------------------------------------------+----------------------------------------+------------------------+
; clearAll:clear0|output_x[6]                          ; clearAll:clear0|output_x[7]            ; yes                    ;
; menu:m0|datapathm:dm|x[6]                            ; menu:m0|FSMm:Fm|plot                   ; yes                    ;
; car4:c4|datapath4:D1|x[6]                            ; car4:c4|datapath4:D1|x[7]              ; yes                    ;
; human:h1|drawPeople:d1|output_x[6]                   ; human:h1|drawPeople:d1|output_x[7]     ; yes                    ;
; car3:c3|datapath2:D1|x[6]                            ; car3:c3|datapath2:D1|x[7]              ; yes                    ;
; car2:c2|datapath:D1|x[6]                             ; car2:c2|datapath:D1|x[7]               ; yes                    ;
; car1:c1|datapath1:D1|x[6]                            ; car1:c1|datapath1:D1|x[7]              ; yes                    ;
; background:b0|x[6]                                   ; background:b0|FSM3:f0|plot             ; yes                    ;
; car11:c11|datapath11:D1|x[6]                         ; car11:c11|datapath11:D1|x[7]           ; yes                    ;
; crush:crush0|datapathcrush:dm|x[6]                   ; crush:crush0|FSMcrush:Fm|plot          ; yes                    ;
; car12:c12|datapath12:D1|x[6]                         ; car12:c12|datapath12:D1|x[7]           ; yes                    ;
; endgame:e0|datapathe:de|x[6]                         ; GND                                    ; yes                    ;
; motocar9:c9|datapathcar9:D1|x[6]                     ; motocar9:c9|datapathcar9:D1|x[7]       ; yes                    ;
; motocar10:c10|datapathcar10:D1|x[6]                  ; motocar10:c10|datapathcar10:D1|x[7]    ; yes                    ;
; car8:c8|datapathcar8:D1|x[6]                         ; car8:c8|datapathcar8:D1|x[7]           ; yes                    ;
; car6:c6|datapathcar6:D1|x[6]                         ; car6:c6|datapathcar6:D1|x[7]           ; yes                    ;
; car7:c7|datapathcar7:D1|x[6]                         ; car7:c7|datapathcar7:D1|x[7]           ; yes                    ;
; car5:c5|datapathcar5:D1|x[6]                         ; car5:c5|datapathcar5:D1|x[7]           ; yes                    ;
; clearAll:clear0|output_x[5]                          ; clearAll:clear0|output_x[7]            ; yes                    ;
; menu:m0|datapathm:dm|x[5]                            ; menu:m0|FSMm:Fm|plot                   ; yes                    ;
; car4:c4|datapath4:D1|x[5]                            ; car4:c4|datapath4:D1|x[7]              ; yes                    ;
; human:h1|drawPeople:d1|output_x[5]                   ; human:h1|drawPeople:d1|output_x[7]     ; yes                    ;
; car3:c3|datapath2:D1|x[5]                            ; car3:c3|datapath2:D1|x[7]              ; yes                    ;
; car2:c2|datapath:D1|x[5]                             ; car2:c2|datapath:D1|x[7]               ; yes                    ;
; car1:c1|datapath1:D1|x[5]                            ; car1:c1|datapath1:D1|x[7]              ; yes                    ;
; background:b0|x[5]                                   ; background:b0|FSM3:f0|plot             ; yes                    ;
; car11:c11|datapath11:D1|x[5]                         ; car11:c11|datapath11:D1|x[7]           ; yes                    ;
; crush:crush0|datapathcrush:dm|x[5]                   ; crush:crush0|FSMcrush:Fm|plot          ; yes                    ;
; car12:c12|datapath12:D1|x[5]                         ; car12:c12|datapath12:D1|x[7]           ; yes                    ;
; endgame:e0|datapathe:de|x[5]                         ; GND                                    ; yes                    ;
; motocar9:c9|datapathcar9:D1|x[5]                     ; motocar9:c9|datapathcar9:D1|x[7]       ; yes                    ;
; motocar10:c10|datapathcar10:D1|x[5]                  ; motocar10:c10|datapathcar10:D1|x[7]    ; yes                    ;
; car8:c8|datapathcar8:D1|x[5]                         ; car8:c8|datapathcar8:D1|x[7]           ; yes                    ;
; car6:c6|datapathcar6:D1|x[5]                         ; car6:c6|datapathcar6:D1|x[7]           ; yes                    ;
; car7:c7|datapathcar7:D1|x[5]                         ; car7:c7|datapathcar7:D1|x[7]           ; yes                    ;
; car5:c5|datapathcar5:D1|x[5]                         ; car5:c5|datapathcar5:D1|x[7]           ; yes                    ;
; background:b0|x[7]                                   ; background:b0|FSM3:f0|plot             ; yes                    ;
; car2:c2|datapath:D1|x[7]                             ; car2:c2|datapath:D1|x[7]               ; yes                    ;
; car1:c1|datapath1:D1|x[7]                            ; car1:c1|datapath1:D1|x[7]              ; yes                    ;
; car3:c3|datapath2:D1|x[7]                            ; car3:c3|datapath2:D1|x[7]              ; yes                    ;
; car4:c4|datapath4:D1|x[7]                            ; car4:c4|datapath4:D1|x[7]              ; yes                    ;
; human:h1|drawPeople:d1|output_x[7]                   ; human:h1|drawPeople:d1|output_x[7]     ; yes                    ;
; menu:m0|datapathm:dm|x[7]                            ; menu:m0|FSMm:Fm|plot                   ; yes                    ;
; clearAll:clear0|output_x[7]                          ; clearAll:clear0|output_x[7]            ; yes                    ;
; car5:c5|datapathcar5:D1|x[7]                         ; car5:c5|datapathcar5:D1|x[7]           ; yes                    ;
; car6:c6|datapathcar6:D1|x[7]                         ; car6:c6|datapathcar6:D1|x[7]           ; yes                    ;
; car7:c7|datapathcar7:D1|x[7]                         ; car7:c7|datapathcar7:D1|x[7]           ; yes                    ;
; car8:c8|datapathcar8:D1|x[7]                         ; car8:c8|datapathcar8:D1|x[7]           ; yes                    ;
; motocar9:c9|datapathcar9:D1|x[7]                     ; motocar9:c9|datapathcar9:D1|x[7]       ; yes                    ;
; motocar10:c10|datapathcar10:D1|x[7]                  ; motocar10:c10|datapathcar10:D1|x[7]    ; yes                    ;
; entrance:entrance0|x[7]                              ; entrance:entrance0|FSMentrance:f0|plot ; yes                    ;
; car11:c11|datapath11:D1|x[7]                         ; car11:c11|datapath11:D1|x[7]           ; yes                    ;
; crush:crush0|datapathcrush:dm|x[7]                   ; crush:crush0|FSMcrush:Fm|plot          ; yes                    ;
; car12:c12|datapath12:D1|x[7]                         ; car12:c12|datapath12:D1|x[7]           ; yes                    ;
; background:b0|y[5]                                   ; background:b0|FSM3:f0|plot             ; yes                    ;
; clearAll:clear0|output_y[5]                          ; clearAll:clear0|output_x[7]            ; yes                    ;
; human:h1|drawPeople:d1|output_y[5]                   ; human:h1|drawPeople:d1|output_x[7]     ; yes                    ;
; menu:m0|datapathm:dm|y[5]                            ; menu:m0|FSMm:Fm|plot                   ; yes                    ;
; motocar9:c9|datapathcar9:D1|y[5]                     ; motocar9:c9|datapathcar9:D1|x[7]       ; yes                    ;
; endgame:e0|datapathe:de|y[5]                         ; endgame:e0|datapathe:de|x[7]           ; yes                    ;
; crush:crush0|datapathcrush:dm|y[5]                   ; crush:crush0|FSMcrush:Fm|plot          ; yes                    ;
; entrance:entrance0|y[5]                              ; entrance:entrance0|FSMentrance:f0|plot ; yes                    ;
; motocar10:c10|datapathcar10:D1|y[5]                  ; motocar10:c10|datapathcar10:D1|x[7]    ; yes                    ;
; background:b0|y[6]                                   ; background:b0|FSM3:f0|plot             ; yes                    ;
; clearAll:clear0|output_y[6]                          ; clearAll:clear0|output_x[7]            ; yes                    ;
; human:h1|drawPeople:d1|output_y[6]                   ; human:h1|drawPeople:d1|output_x[7]     ; yes                    ;
; menu:m0|datapathm:dm|y[6]                            ; menu:m0|FSMm:Fm|plot                   ; yes                    ;
; motocar9:c9|datapathcar9:D1|y[6]                     ; motocar9:c9|datapathcar9:D1|x[7]       ; yes                    ;
; endgame:e0|datapathe:de|y[6]                         ; endgame:e0|datapathe:de|x[7]           ; yes                    ;
; crush:crush0|datapathcrush:dm|y[6]                   ; crush:crush0|FSMcrush:Fm|plot          ; yes                    ;
; entrance:entrance0|y[6]                              ; entrance:entrance0|FSMentrance:f0|plot ; yes                    ;
; motocar10:c10|datapathcar10:D1|y[6]                  ; motocar10:c10|datapathcar10:D1|x[7]    ; yes                    ;
; menu:m0|datapathm:dm|y[3]                            ; menu:m0|FSMm:Fm|plot                   ; yes                    ;
; entrance:entrance0|y[3]                              ; entrance:entrance0|FSMentrance:f0|plot ; yes                    ;
; crush:crush0|datapathcrush:dm|y[3]                   ; crush:crush0|FSMcrush:Fm|plot          ; yes                    ;
; car11:c11|datapath11:D1|y[3]                         ; car11:c11|datapath11:D1|x[7]           ; yes                    ;
; endgame:e0|datapathe:de|y[3]                         ; endgame:e0|datapathe:de|x[7]           ; yes                    ;
; motocar9:c9|datapathcar9:D1|y[3]                     ; motocar9:c9|datapathcar9:D1|x[7]       ; yes                    ;
; motocar10:c10|datapathcar10:D1|y[3]                  ; motocar10:c10|datapathcar10:D1|x[7]    ; yes                    ;
; clearAll:clear0|output_y[3]                          ; clearAll:clear0|output_x[7]            ; yes                    ;
; background:b0|y[3]                                   ; background:b0|FSM3:f0|plot             ; yes                    ;
; human:h1|drawPeople:d1|output_y[3]                   ; human:h1|drawPeople:d1|output_x[7]     ; yes                    ;
; menu:m0|datapathm:dm|y[4]                            ; menu:m0|FSMm:Fm|plot                   ; yes                    ;
; entrance:entrance0|y[4]                              ; entrance:entrance0|FSMentrance:f0|plot ; yes                    ;
; crush:crush0|datapathcrush:dm|y[4]                   ; crush:crush0|FSMcrush:Fm|plot          ; yes                    ;
; car11:c11|datapath11:D1|y[4]                         ; car11:c11|datapath11:D1|x[7]           ; yes                    ;
; endgame:e0|datapathe:de|y[4]                         ; endgame:e0|datapathe:de|x[7]           ; yes                    ;
; motocar9:c9|datapathcar9:D1|y[4]                     ; motocar9:c9|datapathcar9:D1|x[7]       ; yes                    ;
; motocar10:c10|datapathcar10:D1|y[4]                  ; motocar10:c10|datapathcar10:D1|x[7]    ; yes                    ;
; clearAll:clear0|output_y[4]                          ; clearAll:clear0|output_x[7]            ; yes                    ;
; background:b0|y[4]                                   ; background:b0|FSM3:f0|plot             ; yes                    ;
; human:h1|drawPeople:d1|output_y[4]                   ; human:h1|drawPeople:d1|output_x[7]     ; yes                    ;
; car6:c6|datapathcar6:D1|x[0]                         ; car6:c6|datapathcar6:D1|x[7]           ; yes                    ;
; car11:c11|datapath11:D1|x[0]                         ; car11:c11|datapath11:D1|x[7]           ; yes                    ;
; crush:crush0|datapathcrush:dm|x[0]                   ; crush:crush0|FSMcrush:Fm|plot          ; yes                    ;
; car12:c12|datapath12:D1|x[0]                         ; car12:c12|datapath12:D1|x[7]           ; yes                    ;
; entrance:entrance0|x[0]                              ; entrance:entrance0|FSMentrance:f0|plot ; yes                    ;
; motocar10:c10|datapathcar10:D1|x[0]                  ; motocar10:c10|datapathcar10:D1|x[7]    ; yes                    ;
; endgame:e0|datapathe:de|x[0]                         ; endgame:e0|datapathe:de|x[7]           ; yes                    ;
; motocar9:c9|datapathcar9:D1|x[0]                     ; motocar9:c9|datapathcar9:D1|x[7]       ; yes                    ;
; Number of user-specified and inferred latches = 242  ;                                        ;                        ;
+------------------------------------------------------+----------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                             ;
+------------------------------------------------------+---------------------------------------------------------+
; Register name                                        ; Reason for Removal                                      ;
+------------------------------------------------------+---------------------------------------------------------+
; car12:c12|datapath12:D1|y_original[0,1]              ; Stuck at VCC due to stuck port data_in                  ;
; car12:c12|datapath12:D1|y_original[2]                ; Stuck at GND due to stuck port data_in                  ;
; car12:c12|datapath12:D1|y_original[3]                ; Stuck at VCC due to stuck port data_in                  ;
; car12:c12|datapath12:D1|y_original[4,5]              ; Stuck at GND due to stuck port data_in                  ;
; car12:c12|datapath12:D1|y_original[6]                ; Stuck at VCC due to stuck port data_in                  ;
; car11:c11|datapath11:D1|y_original[0]                ; Stuck at VCC due to stuck port data_in                  ;
; car11:c11|datapath11:D1|y_original[1]                ; Stuck at GND due to stuck port data_in                  ;
; car11:c11|datapath11:D1|y_original[2,3]              ; Stuck at VCC due to stuck port data_in                  ;
; car11:c11|datapath11:D1|y_original[4]                ; Stuck at GND due to stuck port data_in                  ;
; car11:c11|datapath11:D1|y_original[5]                ; Stuck at VCC due to stuck port data_in                  ;
; car11:c11|datapath11:D1|y_original[6]                ; Stuck at GND due to stuck port data_in                  ;
; car8:c8|datapathcar8:D1|y_original[0]                ; Stuck at GND due to stuck port data_in                  ;
; car8:c8|datapathcar8:D1|y_original[1]                ; Stuck at VCC due to stuck port data_in                  ;
; car8:c8|datapathcar8:D1|y_original[2]                ; Stuck at GND due to stuck port data_in                  ;
; car8:c8|datapathcar8:D1|y_original[3,4]              ; Stuck at VCC due to stuck port data_in                  ;
; car8:c8|datapathcar8:D1|y_original[5]                ; Stuck at GND due to stuck port data_in                  ;
; car8:c8|datapathcar8:D1|y_original[6]                ; Stuck at VCC due to stuck port data_in                  ;
; car7:c7|datapathcar7:D1|y_original[0]                ; Stuck at GND due to stuck port data_in                  ;
; car7:c7|datapathcar7:D1|y_original[1]                ; Stuck at VCC due to stuck port data_in                  ;
; car7:c7|datapathcar7:D1|y_original[2]                ; Stuck at GND due to stuck port data_in                  ;
; car7:c7|datapathcar7:D1|y_original[3,4]              ; Stuck at VCC due to stuck port data_in                  ;
; car7:c7|datapathcar7:D1|y_original[5]                ; Stuck at GND due to stuck port data_in                  ;
; car7:c7|datapathcar7:D1|y_original[6]                ; Stuck at VCC due to stuck port data_in                  ;
; car6:c6|datapathcar6:D1|y_original[0,1]              ; Stuck at GND due to stuck port data_in                  ;
; car6:c6|datapathcar6:D1|y_original[2..5]             ; Stuck at VCC due to stuck port data_in                  ;
; car6:c6|datapathcar6:D1|y_original[6]                ; Stuck at GND due to stuck port data_in                  ;
; car5:c5|datapathcar5:D1|y_original[0,1]              ; Stuck at VCC due to stuck port data_in                  ;
; car5:c5|datapathcar5:D1|y_original[2]                ; Stuck at GND due to stuck port data_in                  ;
; car5:c5|datapathcar5:D1|y_original[3,4]              ; Stuck at VCC due to stuck port data_in                  ;
; car5:c5|datapathcar5:D1|y_original[5,6]              ; Stuck at GND due to stuck port data_in                  ;
; car4:c4|datapath4:D1|y_original[0,1]                 ; Stuck at VCC due to stuck port data_in                  ;
; car4:c4|datapath4:D1|y_original[2]                   ; Stuck at GND due to stuck port data_in                  ;
; car4:c4|datapath4:D1|y_original[3,4]                 ; Stuck at VCC due to stuck port data_in                  ;
; car4:c4|datapath4:D1|y_original[5,6]                 ; Stuck at GND due to stuck port data_in                  ;
; car3:c3|datapath2:D1|y_original[0]                   ; Stuck at GND due to stuck port data_in                  ;
; car3:c3|datapath2:D1|y_original[1]                   ; Stuck at VCC due to stuck port data_in                  ;
; car3:c3|datapath2:D1|y_original[2]                   ; Stuck at GND due to stuck port data_in                  ;
; car3:c3|datapath2:D1|y_original[3,4]                 ; Stuck at VCC due to stuck port data_in                  ;
; car3:c3|datapath2:D1|y_original[5]                   ; Stuck at GND due to stuck port data_in                  ;
; car3:c3|datapath2:D1|y_original[6]                   ; Stuck at VCC due to stuck port data_in                  ;
; car2:c2|datapath:D1|y_original[0,1]                  ; Stuck at GND due to stuck port data_in                  ;
; car2:c2|datapath:D1|y_original[2..5]                 ; Stuck at VCC due to stuck port data_in                  ;
; car2:c2|datapath:D1|y_original[6]                    ; Stuck at GND due to stuck port data_in                  ;
; car1:c1|datapath1:D1|y_original[0,1]                 ; Stuck at VCC due to stuck port data_in                  ;
; car1:c1|datapath1:D1|y_original[2]                   ; Stuck at GND due to stuck port data_in                  ;
; car1:c1|datapath1:D1|y_original[3,4]                 ; Stuck at VCC due to stuck port data_in                  ;
; car1:c1|datapath1:D1|y_original[5,6]                 ; Stuck at GND due to stuck port data_in                  ;
; clearAll:clear0|input_y[0..6]                        ; Stuck at GND due to stuck port data_in                  ;
; clearAll:clear0|input_x[0..7]                        ; Stuck at GND due to stuck port data_in                  ;
; clearAll:clear0|colour_out[0..2]                     ; Stuck at GND due to stuck port data_in                  ;
; endgame:e0|datapathe:de|colour_out[2]                ; Stuck at GND due to stuck port data_in                  ;
; crush:crush0|datapathcrush:dm|colour_out[2]          ; Stuck at GND due to stuck port data_in                  ;
; menu:m0|datapathm:dm|colour_out[2]                   ; Stuck at GND due to stuck port data_in                  ;
; background:b0|datapath3:d0|colour_out[0,1]           ; Stuck at GND due to stuck port data_in                  ;
; background:b0|datapath3:d0|x_v2[0,7]                 ; Stuck at VCC due to stuck port data_in                  ;
; background:b0|datapath3:d0|x_v2[6]                   ; Stuck at GND due to stuck port data_in                  ;
; background:b0|datapath3:d0|y_h1[0,1]                 ; Stuck at GND due to stuck port data_in                  ;
; background:b0|datapath3:d0|y_h1[2]                   ; Stuck at VCC due to stuck port data_in                  ;
; background:b0|datapath3:d0|y_h1[3]                   ; Stuck at GND due to stuck port data_in                  ;
; background:b0|datapath3:d0|y_h1[4]                   ; Stuck at VCC due to stuck port data_in                  ;
; background:b0|datapath3:d0|x_v2[4,5]                 ; Stuck at GND due to stuck port data_in                  ;
; background:b0|datapath3:d0|y_h2[0..2]                ; Stuck at GND due to stuck port data_in                  ;
; background:b0|datapath3:d0|y_h2[3]                   ; Stuck at VCC due to stuck port data_in                  ;
; background:b0|datapath3:d0|x_v2[3]                   ; Stuck at GND due to stuck port data_in                  ;
; background:b0|datapath3:d0|x_v2[1,2]                 ; Stuck at VCC due to stuck port data_in                  ;
; background:b0|datapath3:d0|x_v1[0]                   ; Stuck at VCC due to stuck port data_in                  ;
; background:b0|datapath3:d0|x_v1[1,2]                 ; Stuck at GND due to stuck port data_in                  ;
; background:b0|datapath3:d0|x_v1[3,4]                 ; Stuck at VCC due to stuck port data_in                  ;
; background:b0|datapath3:d0|x_v1[5..7]                ; Stuck at GND due to stuck port data_in                  ;
; background:b0|datapath3:d0|y_h2[4]                   ; Stuck at GND due to stuck port data_in                  ;
; background:b0|datapath3:d0|y_h2[5,6]                 ; Stuck at VCC due to stuck port data_in                  ;
; background:b0|datapath3:d0|y_h1[5,6]                 ; Stuck at GND due to stuck port data_in                  ;
; entrance:entrance0|datapathentrance:d0|colour_out[0] ; Stuck at GND due to stuck port data_in                  ;
; endgame:e0|datapathe:de|colour_out[0,1]              ; Merged with background:b0|datapath3:d0|colour_out[2]    ;
; crush:crush0|datapathcrush:dm|colour_out[1]          ; Merged with crush:crush0|datapathcrush:dm|colour_out[0] ;
; menu:m0|datapathm:dm|colour_out[1]                   ; Merged with menu:m0|datapathm:dm|colour_out[0]          ;
; BIGFSM:F1|current_state~2                            ; Lost fanout                                             ;
; BIGFSM:F1|current_state~3                            ; Lost fanout                                             ;
; BIGFSM:F1|current_state~4                            ; Lost fanout                                             ;
; BIGFSM:F1|current_state~5                            ; Lost fanout                                             ;
; BIGFSM:F1|current_state~6                            ; Lost fanout                                             ;
; human:h1|FSMPeople:f1|current_state~2                ; Lost fanout                                             ;
; human:h1|FSMPeople:f1|current_state~3                ; Lost fanout                                             ;
; human:h1|FSMPeople:f1|current_state~4                ; Lost fanout                                             ;
; car12:c12|FSM12:F1|current_state~2                   ; Lost fanout                                             ;
; car12:c12|FSM12:F1|current_state~3                   ; Lost fanout                                             ;
; car12:c12|FSM12:F1|current_state~4                   ; Lost fanout                                             ;
; car11:c11|FSM11:F1|current_state~2                   ; Lost fanout                                             ;
; car11:c11|FSM11:F1|current_state~3                   ; Lost fanout                                             ;
; car11:c11|FSM11:F1|current_state~4                   ; Lost fanout                                             ;
; motocar10:c10|FSMcar10:F1|current_state~2            ; Lost fanout                                             ;
; motocar10:c10|FSMcar10:F1|current_state~3            ; Lost fanout                                             ;
; motocar10:c10|FSMcar10:F1|current_state~4            ; Lost fanout                                             ;
; motocar9:c9|FSMcar9:F1|current_state~2               ; Lost fanout                                             ;
; motocar9:c9|FSMcar9:F1|current_state~3               ; Lost fanout                                             ;
; motocar9:c9|FSMcar9:F1|current_state~4               ; Lost fanout                                             ;
; car8:c8|FSMcar8:F1|current_state~2                   ; Lost fanout                                             ;
; car8:c8|FSMcar8:F1|current_state~3                   ; Lost fanout                                             ;
; car8:c8|FSMcar8:F1|current_state~4                   ; Lost fanout                                             ;
; car7:c7|FSMcar7:F1|current_state~2                   ; Lost fanout                                             ;
; car7:c7|FSMcar7:F1|current_state~3                   ; Lost fanout                                             ;
; car7:c7|FSMcar7:F1|current_state~4                   ; Lost fanout                                             ;
; car6:c6|FSMcar6:F1|current_state~2                   ; Lost fanout                                             ;
; car6:c6|FSMcar6:F1|current_state~3                   ; Lost fanout                                             ;
; car6:c6|FSMcar6:F1|current_state~4                   ; Lost fanout                                             ;
; car5:c5|FSMcar5:F1|current_state~2                   ; Lost fanout                                             ;
; car5:c5|FSMcar5:F1|current_state~3                   ; Lost fanout                                             ;
; car5:c5|FSMcar5:F1|current_state~4                   ; Lost fanout                                             ;
; car4:c4|FSM4:F1|current_state~2                      ; Lost fanout                                             ;
; car4:c4|FSM4:F1|current_state~3                      ; Lost fanout                                             ;
; car4:c4|FSM4:F1|current_state~4                      ; Lost fanout                                             ;
; car3:c3|FSM2:F1|current_state~2                      ; Lost fanout                                             ;
; car3:c3|FSM2:F1|current_state~3                      ; Lost fanout                                             ;
; car3:c3|FSM2:F1|current_state~4                      ; Lost fanout                                             ;
; car2:c2|FSM:F1|current_state~2                       ; Lost fanout                                             ;
; car2:c2|FSM:F1|current_state~3                       ; Lost fanout                                             ;
; car2:c2|FSM:F1|current_state~4                       ; Lost fanout                                             ;
; car1:c1|FSM1:F1|current_state~2                      ; Lost fanout                                             ;
; car1:c1|FSM1:F1|current_state~3                      ; Lost fanout                                             ;
; car1:c1|FSM1:F1|current_state~4                      ; Lost fanout                                             ;
; endgame:e0|FSMe:Fe|current_state~2                   ; Lost fanout                                             ;
; endgame:e0|FSMe:Fe|current_state~3                   ; Lost fanout                                             ;
; endgame:e0|FSMe:Fe|current_state~4                   ; Lost fanout                                             ;
; endgame:e0|FSMe:Fe|current_state~5                   ; Lost fanout                                             ;
; endgame:e0|FSMe:Fe|current_state~6                   ; Lost fanout                                             ;
; crush:crush0|FSMcrush:Fm|current_state~2             ; Lost fanout                                             ;
; crush:crush0|FSMcrush:Fm|current_state~3             ; Lost fanout                                             ;
; crush:crush0|FSMcrush:Fm|current_state~4             ; Lost fanout                                             ;
; crush:crush0|FSMcrush:Fm|current_state~6             ; Lost fanout                                             ;
; menu:m0|FSMm:Fm|current_state~2                      ; Lost fanout                                             ;
; menu:m0|FSMm:Fm|current_state~3                      ; Lost fanout                                             ;
; menu:m0|FSMm:Fm|current_state~4                      ; Lost fanout                                             ;
; menu:m0|FSMm:Fm|current_state~6                      ; Lost fanout                                             ;
; background:b0|FSM3:f0|current_state~2                ; Lost fanout                                             ;
; background:b0|FSM3:f0|current_state~3                ; Lost fanout                                             ;
; background:b0|FSM3:f0|current_state~4                ; Lost fanout                                             ;
; background:b0|FSM3:f0|current_state~5                ; Lost fanout                                             ;
; entrance:entrance0|FSMentrance:f0|current_state~2    ; Lost fanout                                             ;
; entrance:entrance0|FSMentrance:f0|current_state~3    ; Lost fanout                                             ;
; entrance:entrance0|FSMentrance:f0|current_state~4    ; Lost fanout                                             ;
; entrance:entrance0|FSMentrance:f0|current_state~5    ; Lost fanout                                             ;
; Total Number of Removed Registers = 193              ;                                                         ;
+------------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1025  ;
; Number of registers using Synchronous Clear  ; 592   ;
; Number of registers using Synchronous Load   ; 328   ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 561   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|human:h1|drawPeople:d1|colour_out[0]                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |project|motocar10:c10|datapathcar10:D1|x_original[1]                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |project|motocar10:c10|datapathcar10:D1|x_original[3]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|motocar9:c9|datapathcar9:D1|x_original[7]                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |project|motocar9:c9|datapathcar9:D1|x_original[4]                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|car6:c6|datapathcar6:D1|x_original[1]                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|car6:c6|datapathcar6:D1|x_original[0]                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|car2:c2|datapath:D1|x_original[2]                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|car2:c2|datapath:D1|x_original[4]                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |project|human:h1|drawPeople:d1|finish_draw                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |project|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                             ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |project|car12:c12|datapath12:D1|q[0]                                                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |project|car11:c11|datapath11:D1|q[7]                                                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |project|motocar10:c10|datapathcar10:D1|q[4]                                                               ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |project|motocar9:c9|datapathcar9:D1|q[3]                                                                  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |project|car8:c8|datapathcar8:D1|q[10]                                                                     ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |project|car7:c7|datapathcar7:D1|q[15]                                                                     ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |project|car6:c6|datapathcar6:D1|q[8]                                                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |project|car5:c5|datapathcar5:D1|q[3]                                                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |project|car4:c4|datapath4:D1|q[9]                                                                         ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |project|car3:c3|datapath2:D1|q[10]                                                                        ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |project|car2:c2|datapath:D1|q[17]                                                                         ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |project|car1:c1|datapath1:D1|q[3]                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|endgame:e0|datapathe:de|q2[1]                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|endgame:e0|datapathe:de|q3[1]                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|endgame:e0|datapathe:de|q4[6]                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|endgame:e0|datapathe:de|q5[0]                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |project|endgame:e0|datapathe:de|q6[7]                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|endgame:e0|datapathe:de|q7[7]                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|endgame:e0|datapathe:de|q8[5]                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|endgame:e0|datapathe:de|q9[2]                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|endgame:e0|datapathe:de|q10[7]                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|endgame:e0|datapathe:de|q11[5]                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|endgame:e0|datapathe:de|q1[7]                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|crush:crush0|datapathcrush:dm|x2[6]                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|crush:crush0|datapathcrush:dm|x3[1]                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |project|crush:crush0|datapathcrush:dm|q[0]                                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|crush:crush0|datapathcrush:dm|x5[5]                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |project|crush:crush0|datapathcrush:dm|q1[2]                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|crush:crush0|datapathcrush:dm|x7[0]                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|crush:crush0|datapathcrush:dm|x1[6]                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|menu:m0|datapathm:dm|x2[1]                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|menu:m0|datapathm:dm|x3[0]                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |project|menu:m0|datapathm:dm|q[5]                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|menu:m0|datapathm:dm|x5[1]                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |project|menu:m0|datapathm:dm|q1[3]                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|menu:m0|datapathm:dm|x7[1]                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|menu:m0|datapathm:dm|x1[5]                                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|background:b0|datapath3:d0|x_h1[7]                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|background:b0|datapath3:d0|x_h1[4]                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|background:b0|datapath3:d0|x_h2[7]                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|background:b0|datapath3:d0|x_h2[3]                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|background:b0|datapath3:d0|y_v1[0]                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|background:b0|datapath3:d0|y_v1[2]                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|background:b0|datapath3:d0|y_v2[6]                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|background:b0|datapath3:d0|y_v2[4]                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|background:b0|datapath3:d0|q1[1]                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|entrance:entrance0|datapathentrance:d0|q[7]                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |project|entrance:entrance0|datapathentrance:d0|q1[0]                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|entrance:entrance0|datapathentrance:d0|q3[1]                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|entrance:entrance0|datapathentrance:d0|q4[1]                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|counter:count0|theCounter:t0|DisplayCounter:d0|q2[3]                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|counter:count0|theCounter:t0|DisplayCounter:d0|q3[1]                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car1:c1|datapath1:D1|frame[3]                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car2:c2|datapath:D1|frame[0]                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car3:c3|datapath2:D1|frame[3]                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car4:c4|datapath4:D1|frame[3]                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|human:h1|drawPeople:d1|q2[2]                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car12:c12|datapath12:D1|frame[3]                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car5:c5|datapathcar5:D1|frame[0]                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car6:c6|datapathcar6:D1|frame[1]                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car7:c7|datapathcar7:D1|frame[3]                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car8:c8|datapathcar8:D1|frame[3]                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|motocar9:c9|datapathcar9:D1|frame[1]                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|motocar10:c10|datapathcar10:D1|frame[1]                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car11:c11|datapath11:D1|frame[2]                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|crush:crush0|datapathcrush:dm|y2[6]                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|crush:crush0|datapathcrush:dm|y1[5]                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|crush:crush0|datapathcrush:dm|y3[1]                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|crush:crush0|datapathcrush:dm|y5[2]                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|crush:crush0|datapathcrush:dm|y7[0]                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|menu:m0|datapathm:dm|y2[6]                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|menu:m0|datapathm:dm|y1[2]                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|menu:m0|datapathm:dm|y3[4]                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|menu:m0|datapathm:dm|y5[6]                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|menu:m0|datapathm:dm|y7[2]                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |project|counter:count0|theCounter:t0|RateDivider:r0|q[26]                                                 ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |project|counter:count0|theCounter:t0|RateDivider:r0|q[22]                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|car4:c4|datapath4:D1|x_original[2]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car5:c5|datapathcar5:D1|x_original[3]                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car5:c5|datapathcar5:D1|x_original[2]                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car1:c1|datapath1:D1|x_original[6]                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car1:c1|datapath1:D1|x_original[4]                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|car12:c12|datapath12:D1|x_original[0]                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|car12:c12|datapath12:D1|x_original[4]                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car11:c11|datapath11:D1|x_original[1]                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|car11:c11|datapath11:D1|x_original[2]                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|car8:c8|datapathcar8:D1|x_original[7]                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|car8:c8|datapathcar8:D1|x_original[5]                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|car7:c7|datapathcar7:D1|x_original[7]                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|car7:c7|datapathcar7:D1|x_original[6]                                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|car3:c3|datapath2:D1|x_original[7]                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|car3:c3|datapath2:D1|x_original[0]                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|human:h1|drawPeople:d1|q[1]                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |project|counter:count0|theCounter:t0|DisplayCounter:d0|q[1]                                               ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |project|clearAll:clear0|p[0]                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |project|clearAll:clear0|q[2]                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |project|car12:c12|datapath12:D1|q2[2]                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |project|car11:c11|datapath11:D1|q2[0]                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|motocar10:c10|datapathcar10:D1|q2[0]                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|motocar9:c9|datapathcar9:D1|q2[1]                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |project|car8:c8|datapathcar8:D1|q2[2]                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |project|car7:c7|datapathcar7:D1|q2[2]                                                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |project|car6:c6|datapathcar6:D1|q2[4]                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |project|car5:c5|datapathcar5:D1|q2[0]                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |project|car4:c4|datapath4:D1|q2[3]                                                                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |project|car3:c3|datapath2:D1|q2[2]                                                                        ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |project|car2:c2|datapath:D1|q2[2]                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |project|car1:c1|datapath1:D1|q2[2]                                                                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |project|human:h1|locationCounter:l1|y_out[4]                                                              ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |project|human:h1|locationCounter:l1|y_out[1]                                                              ;
; 10:1               ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; Yes        ; |project|human:h1|locationCounter:l1|x_out[1]                                                              ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |project|human:h1|locationCounter:l1|x_out[0]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|background:b0|x[6]                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |project|background:b0|x[2]                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |project|entrance:entrance0|x[3]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|entrance:entrance0|y[4]                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[1] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|endgame:e0|datapathe:de|x[3]                                                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|entrance:entrance0|x[1]                                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|endgame:e0|datapathe:de|x[3]                                                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |project|background:b0|y[2]                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|background:b0|x[1]                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|background:b0|y[1]                                                                                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |project|crush:crush0|datapathcrush:dm|x[7]                                                                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |project|crush:crush0|datapathcrush:dm|y[3]                                                                ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |project|menu:m0|datapathm:dm|y[4]                                                                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |project|menu:m0|datapathm:dm|x[0]                                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |project|endgame:e0|datapathe:de|x[4]                                                                      ;
; 11:1               ; 5 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |project|endgame:e0|datapathe:de|x[1]                                                                      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |project|endgame:e0|datapathe:de|y[3]                                                                      ;
; 20:1               ; 2 bits    ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |project|y[5]                                                                                              ;
; 20:1               ; 2 bits    ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |project|y[3]                                                                                              ;
; 20:1               ; 3 bits    ; 39 LEs        ; 39 LEs               ; 0 LEs                  ; No         ; |project|x[6]                                                                                              ;
; 20:1               ; 7 bits    ; 91 LEs        ; 91 LEs               ; 0 LEs                  ; No         ; |project|writeEn                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "car12:c12"          ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; colour[1..0] ; Input ; Info     ; Stuck at VCC ;
; colour[2]    ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "car11:c11"          ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; colour[2..1] ; Input ; Info     ; Stuck at GND ;
; colour[0]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "motocar10:c10"      ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; colour[2..1] ; Input ; Info     ; Stuck at VCC ;
; colour[0]    ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "motocar9:c9"        ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; colour[2..1] ; Input ; Info     ; Stuck at VCC ;
; colour[0]    ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "car8:c8"            ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; colour[2..1] ; Input ; Info     ; Stuck at GND ;
; colour[0]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "car7:c7"      ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; colour ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "car6:c6"            ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; colour[2..1] ; Input ; Info     ; Stuck at VCC ;
; colour[0]    ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "car5:c5"         ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; colour[2] ; Input ; Info     ; Stuck at VCC ;
; colour[1] ; Input ; Info     ; Stuck at GND ;
; colour[0] ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "car4:c4"            ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; colour[1..0] ; Input ; Info     ; Stuck at GND ;
; colour[2]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "car3:c3"            ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; colour[1..0] ; Input ; Info     ; Stuck at VCC ;
; colour[2]    ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+---------------------------------------------+
; Port Connectivity Checks: "car2:c2"         ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; colour[2] ; Input ; Info     ; Stuck at GND ;
; colour[1] ; Input ; Info     ; Stuck at VCC ;
; colour[0] ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "car1:c1"            ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; colour[2..1] ; Input ; Info     ; Stuck at GND ;
; colour[0]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "endgame:e0|FSMe:Fe"                                                                                       ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; enb1  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb2  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb3  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb4  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb5  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb6  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb7  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb8  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb9  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb10 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb11 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "crush:crush0|FSMcrush:Fm"                                                                                ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; enb1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb4 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb5 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb6 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb7 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "menu:m0|FSMm:Fm"                                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; enb1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb4 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb5 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb6 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; enb7 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background:b0|FSM3:f0"                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; enb1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter:count0|theCounter:t0|RateDivider:r0"                                                                                                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (28 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; d[23..19] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; d[15..12] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; d[6..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; d[27..26] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; d[11..7]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; d[25]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; d[24]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; d[18]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; d[17]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; d[16]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA"                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; y    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (7 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1025                        ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 129                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 362                         ;
;     ENA SLD           ; 60                          ;
;     SCLR              ; 128                         ;
;     SCLR SLD          ; 82                          ;
;     SLD               ; 186                         ;
;     plain             ; 58                          ;
; arriav_lcell_comb     ; 3352                        ;
;     arith             ; 965                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 859                         ;
;         2 data inputs ; 85                          ;
;         4 data inputs ; 13                          ;
;         5 data inputs ; 6                           ;
;     extend            ; 20                          ;
;         7 data inputs ; 20                          ;
;     normal            ; 2357                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 242                         ;
;         3 data inputs ; 536                         ;
;         4 data inputs ; 619                         ;
;         5 data inputs ; 398                         ;
;         6 data inputs ; 556                         ;
;     shared            ; 10                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 71                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 10.80                       ;
; Average LUT depth     ; 3.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:55     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Aug 13 15:26:59 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 5 design units, including 5 entities, in source file counter.v
    Info (12023): Found entity 1: counter
    Info (12023): Found entity 2: seven_seg_decoder
    Info (12023): Found entity 3: theCounter
    Info (12023): Found entity 4: RateDivider
    Info (12023): Found entity 5: DisplayCounter
Warning (10229): Verilog HDL Expression warning at endgame.v(98): truncated literal to match 8 bits
Warning (10229): Verilog HDL Expression warning at endgame.v(103): truncated literal to match 8 bits
Info (12021): Found 3 design units, including 3 entities, in source file endgame.v
    Info (12023): Found entity 1: endgame
    Info (12023): Found entity 2: datapathe
    Info (12023): Found entity 3: FSMe
Warning (12019): Can't analyze file -- file output_files/endgame.v is missing
Warning (10229): Verilog HDL Expression warning at comparator.v(302): truncated literal to match 1 bits
Warning (10229): Verilog HDL Expression warning at comparator.v(304): truncated literal to match 1 bits
Warning (10229): Verilog HDL Expression warning at comparator.v(309): truncated literal to match 1 bits
Warning (10229): Verilog HDL Expression warning at comparator.v(311): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file comparator.v
    Info (12023): Found entity 1: comparator
Info (12021): Found 3 design units, including 3 entities, in source file menu.v
    Info (12023): Found entity 1: menu
    Info (12023): Found entity 2: datapathm
    Info (12023): Found entity 3: FSMm
Info (12021): Found 3 design units, including 3 entities, in source file car4.v
    Info (12023): Found entity 1: car4
    Info (12023): Found entity 2: datapath4
    Info (12023): Found entity 3: FSM4
Info (12021): Found 3 design units, including 3 entities, in source file car1.v
    Info (12023): Found entity 1: car1
    Info (12023): Found entity 2: datapath1
    Info (12023): Found entity 3: FSM1
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter
Info (12021): Found 3 design units, including 3 entities, in source file car3.v
    Info (12023): Found entity 1: car3
    Info (12023): Found entity 2: datapath2
    Info (12023): Found entity 3: FSM2
Info (12021): Found 3 design units, including 3 entities, in source file car2.v
    Info (12023): Found entity 1: car2
    Info (12023): Found entity 2: datapath
    Info (12023): Found entity 3: FSM
Info (12021): Found 3 design units, including 3 entities, in source file background.v
    Info (12023): Found entity 1: background
    Info (12023): Found entity 2: datapath3
    Info (12023): Found entity 3: FSM3
Info (12021): Found 3 design units, including 3 entities, in source file project.v
    Info (12023): Found entity 1: project
    Info (12023): Found entity 2: BIGFSM
    Info (12023): Found entity 3: clearAll
Info (12021): Found 3 design units, including 3 entities, in source file car5.v
    Info (12023): Found entity 1: car5
    Info (12023): Found entity 2: datapathcar5
    Info (12023): Found entity 3: FSMcar5
Info (12021): Found 3 design units, including 3 entities, in source file car6.v
    Info (12023): Found entity 1: car6
    Info (12023): Found entity 2: datapathcar6
    Info (12023): Found entity 3: FSMcar6
Info (12021): Found 3 design units, including 3 entities, in source file car7.v
    Info (12023): Found entity 1: car7
    Info (12023): Found entity 2: datapathcar7
    Info (12023): Found entity 3: FSMcar7
Info (12021): Found 3 design units, including 3 entities, in source file car8.v
    Info (12023): Found entity 1: car8
    Info (12023): Found entity 2: datapathcar8
    Info (12023): Found entity 3: FSMcar8
Info (12021): Found 3 design units, including 3 entities, in source file motocar9.v
    Info (12023): Found entity 1: motocar9
    Info (12023): Found entity 2: datapathcar9
    Info (12023): Found entity 3: FSMcar9
Info (12021): Found 3 design units, including 3 entities, in source file motocar10.v
    Info (12023): Found entity 1: motocar10
    Info (12023): Found entity 2: datapathcar10
    Info (12023): Found entity 3: FSMcar10
Info (12021): Found 3 design units, including 3 entities, in source file entrance.v
    Info (12023): Found entity 1: entrance
    Info (12023): Found entity 2: datapathentrance
    Info (12023): Found entity 3: FSMentrance
Warning (12019): Can't analyze file -- file output_files/project.v is missing
Info (12021): Found 3 design units, including 3 entities, in source file car12.v
    Info (12023): Found entity 1: car12
    Info (12023): Found entity 2: datapath12
    Info (12023): Found entity 3: FSM12
Info (12021): Found 3 design units, including 3 entities, in source file crush.v
    Info (12023): Found entity 1: crush
    Info (12023): Found entity 2: datapathcrush
    Info (12023): Found entity 3: FSMcrush
Warning (10236): Verilog HDL Implicit Net warning at counter.v(40): created implicit net for "enable"
Critical Warning (10846): Verilog HDL Instantiation warning at project.v(384): instance has no name
Info (12127): Elaborating entity "project" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at project.v(102): inferring latch(es) for variable "ENcount", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ENcount" at project.v(102)
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA"
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter:
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3"
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll"
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller"
Info (12128): Elaborating entity "counter" for hierarchy "counter:count0"
Info (12128): Elaborating entity "theCounter" for hierarchy "counter:count0|theCounter:t0"
Warning (10230): Verilog HDL assignment warning at counter.v(41): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RateDivider" for hierarchy "counter:count0|theCounter:t0|RateDivider:r0"
Info (12128): Elaborating entity "DisplayCounter" for hierarchy "counter:count0|theCounter:t0|DisplayCounter:d0"
Info (12128): Elaborating entity "seven_seg_decoder" for hierarchy "counter:count0|seven_seg_decoder:s0"
Info (12128): Elaborating entity "entrance" for hierarchy "entrance:entrance0"
Warning (10240): Verilog HDL Always Construct warning at entrance.v(35): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at entrance.v(35): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at entrance.v(39)
Info (10041): Inferred latch for "y[1]" at entrance.v(39)
Info (10041): Inferred latch for "y[2]" at entrance.v(39)
Info (10041): Inferred latch for "y[3]" at entrance.v(39)
Info (10041): Inferred latch for "y[4]" at entrance.v(39)
Info (10041): Inferred latch for "y[5]" at entrance.v(39)
Info (10041): Inferred latch for "y[6]" at entrance.v(39)
Info (10041): Inferred latch for "x[0]" at entrance.v(39)
Info (10041): Inferred latch for "x[1]" at entrance.v(39)
Info (10041): Inferred latch for "x[2]" at entrance.v(39)
Info (10041): Inferred latch for "x[3]" at entrance.v(39)
Info (10041): Inferred latch for "x[4]" at entrance.v(39)
Info (10041): Inferred latch for "x[5]" at entrance.v(39)
Info (10041): Inferred latch for "x[6]" at entrance.v(39)
Info (10041): Inferred latch for "x[7]" at entrance.v(39)
Info (12128): Elaborating entity "datapathentrance" for hierarchy "entrance:entrance0|datapathentrance:d0"
Warning (10230): Verilog HDL assignment warning at entrance.v(99): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at entrance.v(111): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at entrance.v(117): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at entrance.v(118): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at entrance.v(119): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at entrance.v(120): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at entrance.v(132): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at entrance.v(145): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at entrance.v(150): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at entrance.v(152): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at entrance.v(153): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at entrance.v(154): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "FSMentrance" for hierarchy "entrance:entrance0|FSMentrance:f0"
Info (12128): Elaborating entity "background" for hierarchy "background:b0"
Warning (10240): Verilog HDL Always Construct warning at background.v(34): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at background.v(34): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at background.v(38)
Info (10041): Inferred latch for "y[1]" at background.v(38)
Info (10041): Inferred latch for "y[2]" at background.v(38)
Info (10041): Inferred latch for "y[3]" at background.v(38)
Info (10041): Inferred latch for "y[4]" at background.v(38)
Info (10041): Inferred latch for "y[5]" at background.v(38)
Info (10041): Inferred latch for "y[6]" at background.v(38)
Info (10041): Inferred latch for "x[0]" at background.v(38)
Info (10041): Inferred latch for "x[1]" at background.v(38)
Info (10041): Inferred latch for "x[2]" at background.v(38)
Info (10041): Inferred latch for "x[3]" at background.v(38)
Info (10041): Inferred latch for "x[4]" at background.v(38)
Info (10041): Inferred latch for "x[5]" at background.v(38)
Info (10041): Inferred latch for "x[6]" at background.v(38)
Info (10041): Inferred latch for "x[7]" at background.v(38)
Info (12128): Elaborating entity "datapath3" for hierarchy "background:b0|datapath3:d0"
Warning (10230): Verilog HDL assignment warning at background.v(95): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at background.v(111): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at background.v(120): truncated value with size 8 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at background.v(127): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at background.v(143): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at background.v(160): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "FSM3" for hierarchy "background:b0|FSM3:f0"
Info (12128): Elaborating entity "menu" for hierarchy "menu:m0"
Info (12128): Elaborating entity "datapathm" for hierarchy "menu:m0|datapathm:dm"
Warning (10230): Verilog HDL assignment warning at menu.v(166): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at menu.v(184): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at menu.v(202): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at menu.v(220): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at menu.v(238): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at menu.v(256): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at menu.v(310): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at menu.v(328): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at menu.v(383): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at menu.v(401): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at menu.v(413): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at menu.v(423): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at menu.v(425): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at menu.v(426): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at menu.v(430): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at menu.v(430): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at menu.v(434)
Info (10041): Inferred latch for "y[1]" at menu.v(434)
Info (10041): Inferred latch for "y[2]" at menu.v(434)
Info (10041): Inferred latch for "y[3]" at menu.v(434)
Info (10041): Inferred latch for "y[4]" at menu.v(434)
Info (10041): Inferred latch for "y[5]" at menu.v(434)
Info (10041): Inferred latch for "y[6]" at menu.v(434)
Info (10041): Inferred latch for "x[0]" at menu.v(434)
Info (10041): Inferred latch for "x[1]" at menu.v(434)
Info (10041): Inferred latch for "x[2]" at menu.v(434)
Info (10041): Inferred latch for "x[3]" at menu.v(434)
Info (10041): Inferred latch for "x[4]" at menu.v(434)
Info (10041): Inferred latch for "x[5]" at menu.v(434)
Info (10041): Inferred latch for "x[6]" at menu.v(434)
Info (10041): Inferred latch for "x[7]" at menu.v(434)
Info (12128): Elaborating entity "FSMm" for hierarchy "menu:m0|FSMm:Fm"
Info (12128): Elaborating entity "crush" for hierarchy "crush:crush0"
Info (12128): Elaborating entity "datapathcrush" for hierarchy "crush:crush0|datapathcrush:dm"
Warning (10230): Verilog HDL assignment warning at crush.v(68): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at crush.v(86): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at crush.v(104): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at crush.v(122): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at crush.v(140): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at crush.v(158): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at crush.v(212): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at crush.v(230): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at crush.v(285): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at crush.v(303): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at crush.v(315): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at crush.v(325): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at crush.v(327): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at crush.v(328): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at crush.v(332): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at crush.v(332): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at crush.v(336)
Info (10041): Inferred latch for "y[1]" at crush.v(336)
Info (10041): Inferred latch for "y[2]" at crush.v(336)
Info (10041): Inferred latch for "y[3]" at crush.v(336)
Info (10041): Inferred latch for "y[4]" at crush.v(336)
Info (10041): Inferred latch for "y[5]" at crush.v(336)
Info (10041): Inferred latch for "y[6]" at crush.v(336)
Info (10041): Inferred latch for "x[0]" at crush.v(336)
Info (10041): Inferred latch for "x[1]" at crush.v(336)
Info (10041): Inferred latch for "x[2]" at crush.v(336)
Info (10041): Inferred latch for "x[3]" at crush.v(336)
Info (10041): Inferred latch for "x[4]" at crush.v(336)
Info (10041): Inferred latch for "x[5]" at crush.v(336)
Info (10041): Inferred latch for "x[6]" at crush.v(336)
Info (10041): Inferred latch for "x[7]" at crush.v(336)
Info (12128): Elaborating entity "FSMcrush" for hierarchy "crush:crush0|FSMcrush:Fm"
Info (12128): Elaborating entity "endgame" for hierarchy "endgame:e0"
Info (12128): Elaborating entity "datapathe" for hierarchy "endgame:e0|datapathe:de"
Warning (10230): Verilog HDL assignment warning at endgame.v(68): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at endgame.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at endgame.v(79): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at endgame.v(81): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at endgame.v(90): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at endgame.v(92): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at endgame.v(101): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at endgame.v(103): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at endgame.v(112): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at endgame.v(114): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at endgame.v(123): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at endgame.v(125): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at endgame.v(134): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at endgame.v(136): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at endgame.v(145): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at endgame.v(147): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at endgame.v(156): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at endgame.v(158): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at endgame.v(167): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at endgame.v(169): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at endgame.v(178): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at endgame.v(180): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at endgame.v(185): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at endgame.v(185): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at endgame.v(189)
Info (10041): Inferred latch for "y[1]" at endgame.v(189)
Info (10041): Inferred latch for "y[2]" at endgame.v(189)
Info (10041): Inferred latch for "y[3]" at endgame.v(189)
Info (10041): Inferred latch for "y[4]" at endgame.v(189)
Info (10041): Inferred latch for "y[5]" at endgame.v(189)
Info (10041): Inferred latch for "y[6]" at endgame.v(189)
Info (10041): Inferred latch for "x[0]" at endgame.v(189)
Info (10041): Inferred latch for "x[1]" at endgame.v(189)
Info (10041): Inferred latch for "x[2]" at endgame.v(189)
Info (10041): Inferred latch for "x[3]" at endgame.v(189)
Info (10041): Inferred latch for "x[4]" at endgame.v(189)
Info (10041): Inferred latch for "x[5]" at endgame.v(189)
Info (10041): Inferred latch for "x[6]" at endgame.v(189)
Info (10041): Inferred latch for "x[7]" at endgame.v(189)
Info (12128): Elaborating entity "FSMe" for hierarchy "endgame:e0|FSMe:Fe"
Info (12128): Elaborating entity "clearAll" for hierarchy "clearAll:clear0"
Warning (10240): Verilog HDL Always Construct warning at project.v(894): inferring latch(es) for variable "output_x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at project.v(894): inferring latch(es) for variable "output_y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "output_y[0]" at project.v(898)
Info (10041): Inferred latch for "output_y[1]" at project.v(898)
Info (10041): Inferred latch for "output_y[2]" at project.v(898)
Info (10041): Inferred latch for "output_y[3]" at project.v(898)
Info (10041): Inferred latch for "output_y[4]" at project.v(898)
Info (10041): Inferred latch for "output_y[5]" at project.v(898)
Info (10041): Inferred latch for "output_y[6]" at project.v(898)
Info (10041): Inferred latch for "output_x[0]" at project.v(898)
Info (10041): Inferred latch for "output_x[1]" at project.v(898)
Info (10041): Inferred latch for "output_x[2]" at project.v(898)
Info (10041): Inferred latch for "output_x[3]" at project.v(898)
Info (10041): Inferred latch for "output_x[4]" at project.v(898)
Info (10041): Inferred latch for "output_x[5]" at project.v(898)
Info (10041): Inferred latch for "output_x[6]" at project.v(898)
Info (10041): Inferred latch for "output_x[7]" at project.v(898)
Info (12128): Elaborating entity "car1" for hierarchy "car1:c1"
Info (12128): Elaborating entity "datapath1" for hierarchy "car1:c1|datapath1:D1"
Warning (10230): Verilog HDL assignment warning at car1.v(200): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at car1.v(216): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at car1.v(263): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at car1.v(263): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at car1.v(267)
Info (10041): Inferred latch for "y[1]" at car1.v(267)
Info (10041): Inferred latch for "y[2]" at car1.v(267)
Info (10041): Inferred latch for "y[3]" at car1.v(267)
Info (10041): Inferred latch for "y[4]" at car1.v(267)
Info (10041): Inferred latch for "y[5]" at car1.v(267)
Info (10041): Inferred latch for "y[6]" at car1.v(267)
Info (10041): Inferred latch for "x[0]" at car1.v(267)
Info (10041): Inferred latch for "x[1]" at car1.v(267)
Info (10041): Inferred latch for "x[2]" at car1.v(267)
Info (10041): Inferred latch for "x[3]" at car1.v(267)
Info (10041): Inferred latch for "x[4]" at car1.v(267)
Info (10041): Inferred latch for "x[5]" at car1.v(267)
Info (10041): Inferred latch for "x[6]" at car1.v(267)
Info (10041): Inferred latch for "x[7]" at car1.v(267)
Info (12128): Elaborating entity "FSM1" for hierarchy "car1:c1|FSM1:F1"
Warning (10034): Output port "right" at car1.v(278) has no driver
Info (12128): Elaborating entity "car2" for hierarchy "car2:c2"
Info (12128): Elaborating entity "datapath" for hierarchy "car2:c2|datapath:D1"
Warning (10230): Verilog HDL assignment warning at car2.v(198): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at car2.v(214): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at car2.v(261): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at car2.v(261): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at car2.v(265)
Info (10041): Inferred latch for "y[1]" at car2.v(265)
Info (10041): Inferred latch for "y[2]" at car2.v(265)
Info (10041): Inferred latch for "y[3]" at car2.v(265)
Info (10041): Inferred latch for "y[4]" at car2.v(265)
Info (10041): Inferred latch for "y[5]" at car2.v(265)
Info (10041): Inferred latch for "y[6]" at car2.v(265)
Info (10041): Inferred latch for "x[0]" at car2.v(265)
Info (10041): Inferred latch for "x[1]" at car2.v(265)
Info (10041): Inferred latch for "x[2]" at car2.v(265)
Info (10041): Inferred latch for "x[3]" at car2.v(265)
Info (10041): Inferred latch for "x[4]" at car2.v(265)
Info (10041): Inferred latch for "x[5]" at car2.v(265)
Info (10041): Inferred latch for "x[6]" at car2.v(265)
Info (10041): Inferred latch for "x[7]" at car2.v(265)
Info (12128): Elaborating entity "FSM" for hierarchy "car2:c2|FSM:F1"
Info (12128): Elaborating entity "car3" for hierarchy "car3:c3"
Info (12128): Elaborating entity "datapath2" for hierarchy "car3:c3|datapath2:D1"
Warning (10230): Verilog HDL assignment warning at car3.v(198): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at car3.v(214): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at car3.v(261): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at car3.v(261): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at car3.v(265)
Info (10041): Inferred latch for "y[1]" at car3.v(265)
Info (10041): Inferred latch for "y[2]" at car3.v(265)
Info (10041): Inferred latch for "y[3]" at car3.v(265)
Info (10041): Inferred latch for "y[4]" at car3.v(265)
Info (10041): Inferred latch for "y[5]" at car3.v(265)
Info (10041): Inferred latch for "y[6]" at car3.v(265)
Info (10041): Inferred latch for "x[0]" at car3.v(265)
Info (10041): Inferred latch for "x[1]" at car3.v(265)
Info (10041): Inferred latch for "x[2]" at car3.v(265)
Info (10041): Inferred latch for "x[3]" at car3.v(265)
Info (10041): Inferred latch for "x[4]" at car3.v(265)
Info (10041): Inferred latch for "x[5]" at car3.v(265)
Info (10041): Inferred latch for "x[6]" at car3.v(265)
Info (10041): Inferred latch for "x[7]" at car3.v(265)
Info (12128): Elaborating entity "FSM2" for hierarchy "car3:c3|FSM2:F1"
Warning (10034): Output port "right" at car3.v(276) has no driver
Info (12128): Elaborating entity "car4" for hierarchy "car4:c4"
Info (12128): Elaborating entity "datapath4" for hierarchy "car4:c4|datapath4:D1"
Warning (10230): Verilog HDL assignment warning at car4.v(199): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at car4.v(215): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at car4.v(248): truncated value with size 6 to match size of target (5)
Warning (10240): Verilog HDL Always Construct warning at car4.v(262): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at car4.v(262): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at car4.v(266)
Info (10041): Inferred latch for "y[1]" at car4.v(266)
Info (10041): Inferred latch for "y[2]" at car4.v(266)
Info (10041): Inferred latch for "y[3]" at car4.v(266)
Info (10041): Inferred latch for "y[4]" at car4.v(266)
Info (10041): Inferred latch for "y[5]" at car4.v(266)
Info (10041): Inferred latch for "y[6]" at car4.v(266)
Info (10041): Inferred latch for "x[0]" at car4.v(266)
Info (10041): Inferred latch for "x[1]" at car4.v(266)
Info (10041): Inferred latch for "x[2]" at car4.v(266)
Info (10041): Inferred latch for "x[3]" at car4.v(266)
Info (10041): Inferred latch for "x[4]" at car4.v(266)
Info (10041): Inferred latch for "x[5]" at car4.v(266)
Info (10041): Inferred latch for "x[6]" at car4.v(266)
Info (10041): Inferred latch for "x[7]" at car4.v(266)
Info (12128): Elaborating entity "FSM4" for hierarchy "car4:c4|FSM4:F1"
Warning (10034): Output port "right" at car4.v(277) has no driver
Info (12128): Elaborating entity "car5" for hierarchy "car5:c5"
Info (12128): Elaborating entity "datapathcar5" for hierarchy "car5:c5|datapathcar5:D1"
Warning (10230): Verilog HDL assignment warning at car5.v(92): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at car5.v(108): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at car5.v(155): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at car5.v(155): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at car5.v(159)
Info (10041): Inferred latch for "y[1]" at car5.v(159)
Info (10041): Inferred latch for "y[2]" at car5.v(159)
Info (10041): Inferred latch for "y[3]" at car5.v(159)
Info (10041): Inferred latch for "y[4]" at car5.v(159)
Info (10041): Inferred latch for "y[5]" at car5.v(159)
Info (10041): Inferred latch for "y[6]" at car5.v(159)
Info (10041): Inferred latch for "x[0]" at car5.v(159)
Info (10041): Inferred latch for "x[1]" at car5.v(159)
Info (10041): Inferred latch for "x[2]" at car5.v(159)
Info (10041): Inferred latch for "x[3]" at car5.v(159)
Info (10041): Inferred latch for "x[4]" at car5.v(159)
Info (10041): Inferred latch for "x[5]" at car5.v(159)
Info (10041): Inferred latch for "x[6]" at car5.v(159)
Info (10041): Inferred latch for "x[7]" at car5.v(159)
Info (12128): Elaborating entity "FSMcar5" for hierarchy "car5:c5|FSMcar5:F1"
Warning (10034): Output port "right" at car5.v(170) has no driver
Info (12128): Elaborating entity "car6" for hierarchy "car6:c6"
Info (12128): Elaborating entity "datapathcar6" for hierarchy "car6:c6|datapathcar6:D1"
Warning (10230): Verilog HDL assignment warning at car6.v(90): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at car6.v(106): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at car6.v(153): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at car6.v(153): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at car6.v(157)
Info (10041): Inferred latch for "y[1]" at car6.v(157)
Info (10041): Inferred latch for "y[2]" at car6.v(157)
Info (10041): Inferred latch for "y[3]" at car6.v(157)
Info (10041): Inferred latch for "y[4]" at car6.v(157)
Info (10041): Inferred latch for "y[5]" at car6.v(157)
Info (10041): Inferred latch for "y[6]" at car6.v(157)
Info (10041): Inferred latch for "x[0]" at car6.v(157)
Info (10041): Inferred latch for "x[1]" at car6.v(157)
Info (10041): Inferred latch for "x[2]" at car6.v(157)
Info (10041): Inferred latch for "x[3]" at car6.v(157)
Info (10041): Inferred latch for "x[4]" at car6.v(157)
Info (10041): Inferred latch for "x[5]" at car6.v(157)
Info (10041): Inferred latch for "x[6]" at car6.v(157)
Info (10041): Inferred latch for "x[7]" at car6.v(157)
Info (12128): Elaborating entity "FSMcar6" for hierarchy "car6:c6|FSMcar6:F1"
Info (12128): Elaborating entity "car7" for hierarchy "car7:c7"
Info (12128): Elaborating entity "datapathcar7" for hierarchy "car7:c7|datapathcar7:D1"
Warning (10230): Verilog HDL assignment warning at car7.v(90): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at car7.v(106): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at car7.v(153): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at car7.v(153): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at car7.v(157)
Info (10041): Inferred latch for "y[1]" at car7.v(157)
Info (10041): Inferred latch for "y[2]" at car7.v(157)
Info (10041): Inferred latch for "y[3]" at car7.v(157)
Info (10041): Inferred latch for "y[4]" at car7.v(157)
Info (10041): Inferred latch for "y[5]" at car7.v(157)
Info (10041): Inferred latch for "y[6]" at car7.v(157)
Info (10041): Inferred latch for "x[0]" at car7.v(157)
Info (10041): Inferred latch for "x[1]" at car7.v(157)
Info (10041): Inferred latch for "x[2]" at car7.v(157)
Info (10041): Inferred latch for "x[3]" at car7.v(157)
Info (10041): Inferred latch for "x[4]" at car7.v(157)
Info (10041): Inferred latch for "x[5]" at car7.v(157)
Info (10041): Inferred latch for "x[6]" at car7.v(157)
Info (10041): Inferred latch for "x[7]" at car7.v(157)
Info (12128): Elaborating entity "FSMcar7" for hierarchy "car7:c7|FSMcar7:F1"
Warning (10034): Output port "right" at car7.v(168) has no driver
Info (12128): Elaborating entity "car8" for hierarchy "car8:c8"
Info (12128): Elaborating entity "datapathcar8" for hierarchy "car8:c8|datapathcar8:D1"
Warning (10230): Verilog HDL assignment warning at car8.v(90): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at car8.v(106): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at car8.v(153): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at car8.v(153): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at car8.v(157)
Info (10041): Inferred latch for "y[1]" at car8.v(157)
Info (10041): Inferred latch for "y[2]" at car8.v(157)
Info (10041): Inferred latch for "y[3]" at car8.v(157)
Info (10041): Inferred latch for "y[4]" at car8.v(157)
Info (10041): Inferred latch for "y[5]" at car8.v(157)
Info (10041): Inferred latch for "y[6]" at car8.v(157)
Info (10041): Inferred latch for "x[0]" at car8.v(157)
Info (10041): Inferred latch for "x[1]" at car8.v(157)
Info (10041): Inferred latch for "x[2]" at car8.v(157)
Info (10041): Inferred latch for "x[3]" at car8.v(157)
Info (10041): Inferred latch for "x[4]" at car8.v(157)
Info (10041): Inferred latch for "x[5]" at car8.v(157)
Info (10041): Inferred latch for "x[6]" at car8.v(157)
Info (10041): Inferred latch for "x[7]" at car8.v(157)
Info (12128): Elaborating entity "FSMcar8" for hierarchy "car8:c8|FSMcar8:F1"
Warning (10034): Output port "right" at car8.v(168) has no driver
Info (12128): Elaborating entity "motocar9" for hierarchy "motocar9:c9"
Info (12128): Elaborating entity "datapathcar9" for hierarchy "motocar9:c9|datapathcar9:D1"
Warning (10230): Verilog HDL assignment warning at motocar9.v(96): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at motocar9.v(112): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at motocar9.v(176): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at motocar9.v(176): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at motocar9.v(180)
Info (10041): Inferred latch for "y[1]" at motocar9.v(180)
Info (10041): Inferred latch for "y[2]" at motocar9.v(180)
Info (10041): Inferred latch for "y[3]" at motocar9.v(180)
Info (10041): Inferred latch for "y[4]" at motocar9.v(180)
Info (10041): Inferred latch for "y[5]" at motocar9.v(180)
Info (10041): Inferred latch for "y[6]" at motocar9.v(180)
Info (10041): Inferred latch for "x[0]" at motocar9.v(180)
Info (10041): Inferred latch for "x[1]" at motocar9.v(180)
Info (10041): Inferred latch for "x[2]" at motocar9.v(180)
Info (10041): Inferred latch for "x[3]" at motocar9.v(180)
Info (10041): Inferred latch for "x[4]" at motocar9.v(180)
Info (10041): Inferred latch for "x[5]" at motocar9.v(180)
Info (10041): Inferred latch for "x[6]" at motocar9.v(180)
Info (10041): Inferred latch for "x[7]" at motocar9.v(180)
Info (12128): Elaborating entity "FSMcar9" for hierarchy "motocar9:c9|FSMcar9:F1"
Info (12128): Elaborating entity "motocar10" for hierarchy "motocar10:c10"
Info (12128): Elaborating entity "datapathcar10" for hierarchy "motocar10:c10|datapathcar10:D1"
Warning (10230): Verilog HDL assignment warning at motocar10.v(96): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at motocar10.v(112): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at motocar10.v(176): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at motocar10.v(176): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at motocar10.v(180)
Info (10041): Inferred latch for "y[1]" at motocar10.v(180)
Info (10041): Inferred latch for "y[2]" at motocar10.v(180)
Info (10041): Inferred latch for "y[3]" at motocar10.v(180)
Info (10041): Inferred latch for "y[4]" at motocar10.v(180)
Info (10041): Inferred latch for "y[5]" at motocar10.v(180)
Info (10041): Inferred latch for "y[6]" at motocar10.v(180)
Info (10041): Inferred latch for "x[0]" at motocar10.v(180)
Info (10041): Inferred latch for "x[1]" at motocar10.v(180)
Info (10041): Inferred latch for "x[2]" at motocar10.v(180)
Info (10041): Inferred latch for "x[3]" at motocar10.v(180)
Info (10041): Inferred latch for "x[4]" at motocar10.v(180)
Info (10041): Inferred latch for "x[5]" at motocar10.v(180)
Info (10041): Inferred latch for "x[6]" at motocar10.v(180)
Info (10041): Inferred latch for "x[7]" at motocar10.v(180)
Info (12128): Elaborating entity "FSMcar10" for hierarchy "motocar10:c10|FSMcar10:F1"
Warning (12125): Using design file car11.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info (12023): Found entity 1: car11
    Info (12023): Found entity 2: datapath11
    Info (12023): Found entity 3: FSM11
Info (12128): Elaborating entity "car11" for hierarchy "car11:c11"
Info (12128): Elaborating entity "datapath11" for hierarchy "car11:c11|datapath11:D1"
Warning (10230): Verilog HDL assignment warning at car11.v(92): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at car11.v(108): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at car11.v(155): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at car11.v(155): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at car11.v(159)
Info (10041): Inferred latch for "y[1]" at car11.v(159)
Info (10041): Inferred latch for "y[2]" at car11.v(159)
Info (10041): Inferred latch for "y[3]" at car11.v(159)
Info (10041): Inferred latch for "y[4]" at car11.v(159)
Info (10041): Inferred latch for "y[5]" at car11.v(159)
Info (10041): Inferred latch for "y[6]" at car11.v(159)
Info (10041): Inferred latch for "x[0]" at car11.v(159)
Info (10041): Inferred latch for "x[1]" at car11.v(159)
Info (10041): Inferred latch for "x[2]" at car11.v(159)
Info (10041): Inferred latch for "x[3]" at car11.v(159)
Info (10041): Inferred latch for "x[4]" at car11.v(159)
Info (10041): Inferred latch for "x[5]" at car11.v(159)
Info (10041): Inferred latch for "x[6]" at car11.v(159)
Info (10041): Inferred latch for "x[7]" at car11.v(159)
Info (12128): Elaborating entity "FSM11" for hierarchy "car11:c11|FSM11:F1"
Warning (10034): Output port "right" at car11.v(170) has no driver
Info (12128): Elaborating entity "car12" for hierarchy "car12:c12"
Info (12128): Elaborating entity "datapath12" for hierarchy "car12:c12|datapath12:D1"
Warning (10230): Verilog HDL assignment warning at car12.v(90): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at car12.v(106): truncated value with size 32 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at car12.v(153): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at car12.v(153): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "y[0]" at car12.v(157)
Info (10041): Inferred latch for "y[1]" at car12.v(157)
Info (10041): Inferred latch for "y[2]" at car12.v(157)
Info (10041): Inferred latch for "y[3]" at car12.v(157)
Info (10041): Inferred latch for "y[4]" at car12.v(157)
Info (10041): Inferred latch for "y[5]" at car12.v(157)
Info (10041): Inferred latch for "y[6]" at car12.v(157)
Info (10041): Inferred latch for "x[0]" at car12.v(157)
Info (10041): Inferred latch for "x[1]" at car12.v(157)
Info (10041): Inferred latch for "x[2]" at car12.v(157)
Info (10041): Inferred latch for "x[3]" at car12.v(157)
Info (10041): Inferred latch for "x[4]" at car12.v(157)
Info (10041): Inferred latch for "x[5]" at car12.v(157)
Info (10041): Inferred latch for "x[6]" at car12.v(157)
Info (10041): Inferred latch for "x[7]" at car12.v(157)
Info (12128): Elaborating entity "FSM12" for hierarchy "car12:c12|FSM12:F1"
Warning (10034): Output port "right" at car12.v(168) has no driver
Warning (12125): Using design file human.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project
    Info (12023): Found entity 1: human
    Info (12023): Found entity 2: locationCounter
    Info (12023): Found entity 3: drawPeople
    Info (12023): Found entity 4: FSMPeople
Info (12128): Elaborating entity "human" for hierarchy "human:h1"
Info (12128): Elaborating entity "locationCounter" for hierarchy "human:h1|locationCounter:l1"
Warning (10230): Verilog HDL assignment warning at human.v(102): truncated value with size 8 to match size of target (7)
Info (12128): Elaborating entity "drawPeople" for hierarchy "human:h1|drawPeople:d1"
Warning (10240): Verilog HDL Always Construct warning at human.v(208): inferring latch(es) for variable "output_x", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at human.v(208): inferring latch(es) for variable "output_y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "output_y[0]" at human.v(212)
Info (10041): Inferred latch for "output_y[1]" at human.v(212)
Info (10041): Inferred latch for "output_y[2]" at human.v(212)
Info (10041): Inferred latch for "output_y[3]" at human.v(212)
Info (10041): Inferred latch for "output_y[4]" at human.v(212)
Info (10041): Inferred latch for "output_y[5]" at human.v(212)
Info (10041): Inferred latch for "output_y[6]" at human.v(212)
Info (10041): Inferred latch for "output_x[0]" at human.v(212)
Info (10041): Inferred latch for "output_x[1]" at human.v(212)
Info (10041): Inferred latch for "output_x[2]" at human.v(212)
Info (10041): Inferred latch for "output_x[3]" at human.v(212)
Info (10041): Inferred latch for "output_x[4]" at human.v(212)
Info (10041): Inferred latch for "output_x[5]" at human.v(212)
Info (10041): Inferred latch for "output_x[6]" at human.v(212)
Info (10041): Inferred latch for "output_x[7]" at human.v(212)
Info (12128): Elaborating entity "FSMPeople" for hierarchy "human:h1|FSMPeople:f1"
Info (12128): Elaborating entity "comparator" for hierarchy "comparator:comb_19"
Info (12128): Elaborating entity "BIGFSM" for hierarchy "BIGFSM:F1"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "entrance:entrance0|y[6]" merged with LATCH primitive "entrance:entrance0|y[5]"
    Info (13026): Duplicate LATCH primitive "car11:c11|datapath11:D1|y[2]" merged with LATCH primitive "car11:c11|datapath11:D1|y[3]"
Warning (13012): Latch clearAll:clear0|output_x[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car4:c4|datapath4:D1|x[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch human:h1|drawPeople:d1|output_x[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car3:c3|datapath2:D1|x[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car2:c2|datapath:D1|x[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car1:c1|datapath1:D1|x[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car11:c11|datapath11:D1|x[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car12:c12|datapath12:D1|x[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch motocar9:c9|datapathcar9:D1|x[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch motocar10:c10|datapathcar10:D1|x[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car8:c8|datapathcar8:D1|x[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car6:c6|datapathcar6:D1|x[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car7:c7|datapathcar7:D1|x[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car5:c5|datapathcar5:D1|x[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch clearAll:clear0|output_x[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car4:c4|datapath4:D1|x[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch human:h1|drawPeople:d1|output_x[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car3:c3|datapath2:D1|x[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car2:c2|datapath:D1|x[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car1:c1|datapath1:D1|x[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car11:c11|datapath11:D1|x[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car12:c12|datapath12:D1|x[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch motocar9:c9|datapathcar9:D1|x[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch motocar10:c10|datapathcar10:D1|x[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car8:c8|datapathcar8:D1|x[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car6:c6|datapathcar6:D1|x[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car7:c7|datapathcar7:D1|x[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car5:c5|datapathcar5:D1|x[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car2:c2|datapath:D1|x[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car1:c1|datapath1:D1|x[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car3:c3|datapath2:D1|x[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car4:c4|datapath4:D1|x[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch human:h1|drawPeople:d1|output_x[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch clearAll:clear0|output_x[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car5:c5|datapathcar5:D1|x[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car6:c6|datapathcar6:D1|x[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car7:c7|datapathcar7:D1|x[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car8:c8|datapathcar8:D1|x[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch motocar9:c9|datapathcar9:D1|x[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch motocar10:c10|datapathcar10:D1|x[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car11:c11|datapath11:D1|x[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car12:c12|datapath12:D1|x[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch clearAll:clear0|output_y[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch human:h1|drawPeople:d1|output_y[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch endgame:e0|datapathe:de|y[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal endgame:e0|FSMe:Fe|current_state.DRAW_b1
Warning (13012): Latch clearAll:clear0|output_y[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch human:h1|drawPeople:d1|output_y[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch endgame:e0|datapathe:de|y[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal endgame:e0|FSMe:Fe|current_state.DRAW_b1
Warning (13012): Latch car11:c11|datapath11:D1|y[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch endgame:e0|datapathe:de|y[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal endgame:e0|FSMe:Fe|current_state.DRAW_b1
Warning (13012): Latch clearAll:clear0|output_y[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch human:h1|drawPeople:d1|output_y[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car11:c11|datapath11:D1|y[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch endgame:e0|datapathe:de|y[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal endgame:e0|FSMe:Fe|current_state.DRAW_b1
Warning (13012): Latch clearAll:clear0|output_y[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch human:h1|drawPeople:d1|output_y[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car6:c6|datapathcar6:D1|x[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car11:c11|datapath11:D1|x[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car12:c12|datapath12:D1|x[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch motocar10:c10|datapathcar10:D1|x[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch endgame:e0|datapathe:de|x[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal endgame:e0|FSMe:Fe|current_state.DRAW_b1
Warning (13012): Latch motocar9:c9|datapathcar9:D1|x[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car7:c7|datapathcar7:D1|x[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car8:c8|datapathcar8:D1|x[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car5:c5|datapathcar5:D1|x[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch clearAll:clear0|output_x[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch human:h1|drawPeople:d1|output_x[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car4:c4|datapath4:D1|x[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car1:c1|datapath1:D1|x[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car3:c3|datapath2:D1|x[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car2:c2|datapath:D1|x[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car6:c6|datapathcar6:D1|x[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car11:c11|datapath11:D1|x[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car12:c12|datapath12:D1|x[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch motocar10:c10|datapathcar10:D1|x[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch endgame:e0|datapathe:de|x[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal endgame:e0|FSMe:Fe|current_state.DRAW_b1
Warning (13012): Latch motocar9:c9|datapathcar9:D1|x[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car7:c7|datapathcar7:D1|x[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car8:c8|datapathcar8:D1|x[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car5:c5|datapathcar5:D1|x[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch clearAll:clear0|output_x[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch human:h1|drawPeople:d1|output_x[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car4:c4|datapath4:D1|x[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car1:c1|datapath1:D1|x[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car3:c3|datapath2:D1|x[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car2:c2|datapath:D1|x[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car6:c6|datapathcar6:D1|x[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car11:c11|datapath11:D1|x[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car12:c12|datapath12:D1|x[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch motocar10:c10|datapathcar10:D1|x[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch endgame:e0|datapathe:de|x[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal endgame:e0|FSMe:Fe|current_state.DRAW_b6
Warning (13012): Latch motocar9:c9|datapathcar9:D1|x[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car7:c7|datapathcar7:D1|x[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car8:c8|datapathcar8:D1|x[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car5:c5|datapathcar5:D1|x[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch clearAll:clear0|output_x[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch human:h1|drawPeople:d1|output_x[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car4:c4|datapath4:D1|x[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car1:c1|datapath1:D1|x[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car3:c3|datapath2:D1|x[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car2:c2|datapath:D1|x[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car6:c6|datapathcar6:D1|x[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car11:c11|datapath11:D1|x[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car12:c12|datapath12:D1|x[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch motocar10:c10|datapathcar10:D1|x[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch endgame:e0|datapathe:de|x[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal endgame:e0|FSMe:Fe|current_state.DRAW_b6
Warning (13012): Latch motocar9:c9|datapathcar9:D1|x[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car7:c7|datapathcar7:D1|x[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car8:c8|datapathcar8:D1|x[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car5:c5|datapathcar5:D1|x[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch clearAll:clear0|output_x[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch human:h1|drawPeople:d1|output_x[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car4:c4|datapath4:D1|x[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car1:c1|datapath1:D1|x[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car3:c3|datapath2:D1|x[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car2:c2|datapath:D1|x[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch clearAll:clear0|output_x[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car4:c4|datapath4:D1|x[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch human:h1|drawPeople:d1|output_x[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car3:c3|datapath2:D1|x[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car2:c2|datapath:D1|x[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car1:c1|datapath1:D1|x[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car11:c11|datapath11:D1|x[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car12:c12|datapath12:D1|x[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch motocar9:c9|datapathcar9:D1|x[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch motocar10:c10|datapathcar10:D1|x[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car8:c8|datapathcar8:D1|x[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car6:c6|datapathcar6:D1|x[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car7:c7|datapathcar7:D1|x[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car5:c5|datapathcar5:D1|x[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car5:c5|datapathcar5:D1|y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch clearAll:clear0|output_y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch human:h1|drawPeople:d1|output_y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car4:c4|datapath4:D1|y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car1:c1|datapath1:D1|y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car3:c3|datapath2:D1|y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car2:c2|datapath:D1|y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car6:c6|datapathcar6:D1|y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car11:c11|datapath11:D1|y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car12:c12|datapath12:D1|y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch endgame:e0|datapathe:de|y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal endgame:e0|FSMe:Fe|current_state.DRAW_b1
Warning (13012): Latch car7:c7|datapathcar7:D1|y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car8:c8|datapathcar8:D1|y[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car5:c5|datapathcar5:D1|y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch clearAll:clear0|output_y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch human:h1|drawPeople:d1|output_y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car4:c4|datapath4:D1|y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car1:c1|datapath1:D1|y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car3:c3|datapath2:D1|y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car2:c2|datapath:D1|y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car6:c6|datapathcar6:D1|y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car11:c11|datapath11:D1|y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car12:c12|datapath12:D1|y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch endgame:e0|datapathe:de|y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal endgame:e0|FSMe:Fe|current_state.DRAW_b1
Warning (13012): Latch car7:c7|datapathcar7:D1|y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car8:c8|datapathcar8:D1|y[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car1:c1|datapath1:D1|y[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car3:c3|datapath2:D1|y[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car4:c4|datapath4:D1|y[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch human:h1|drawPeople:d1|output_y[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch clearAll:clear0|output_y[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car7:c7|datapathcar7:D1|y[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car8:c8|datapathcar8:D1|y[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch endgame:e0|datapathe:de|y[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal endgame:e0|FSMe:Fe|current_state.DRAW_b1
Warning (13012): Latch car12:c12|datapath12:D1|y[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch car5:c5|datapathcar5:D1|y[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 65 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/output_files/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
Info (21057): Implemented 3442 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 56 output pins
    Info (21061): Implemented 3361 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 496 warnings
    Info: Peak virtual memory: 4941 megabytes
    Info: Processing ended: Mon Aug 13 15:28:07 2018
    Info: Elapsed time: 00:01:08
    Info: Total CPU time (on all processors): 00:01:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/a3891/Desktop/258project/bag4/project_with_counter/project/output_files/project.map.smsg.


