$date
	Thu Sep  5 21:42:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_LFSR_10bit $end
$var wire 10 ! lfsr_out [9:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 $ feedback $end
$var wire 1 # rst $end
$var wire 10 % lfsr_out [9:0] $end
$var reg 1 & lfsr_bit0 $end
$var reg 1 ' lfsr_bit1 $end
$var reg 1 ( lfsr_bit2 $end
$var reg 1 ) lfsr_bit3 $end
$var reg 1 * lfsr_bit4 $end
$var reg 1 + lfsr_bit5 $end
$var reg 1 , lfsr_bit6 $end
$var reg 1 - lfsr_bit7 $end
$var reg 1 . lfsr_bit8 $end
$var reg 1 / lfsr_bit9 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
0.
0-
0,
0+
0*
0)
0(
0'
0&
b1000000000 %
1$
1#
0"
b1000000000 !
$end
#5000
1"
#10000
0"
0#
#15000
0$
1&
b1 !
b1 %
0/
1"
#20000
0"
#25000
0&
b10 !
b10 %
1'
1"
#30000
0"
#35000
0'
b100 !
b100 %
1(
1"
#40000
0"
#45000
0(
b1000 !
b1000 %
1)
1"
#50000
0"
#55000
0)
b10000 !
b10000 %
1*
1"
#60000
0"
#65000
0*
b100000 !
b100000 %
1+
1"
#70000
0"
#75000
1$
0+
b1000000 !
b1000000 %
1,
1"
#80000
0"
#85000
0$
1&
0,
b10000001 !
b10000001 %
1-
1"
#90000
0"
#95000
0&
1'
0-
b100000010 !
b100000010 %
1.
1"
#100000
0"
#105000
1$
0'
1(
0.
b1000000100 !
b1000000100 %
1/
1"
#110000
0"
#115000
0$
1&
0(
1)
b1001 !
b1001 %
0/
1"
#120000
0"
#125000
0&
1'
0)
b10010 !
b10010 %
1*
1"
#130000
0"
#135000
0'
1(
0*
b100100 !
b100100 %
1+
1"
#140000
0"
#145000
1$
0(
1)
0+
b1001000 !
b1001000 %
1,
1"
#150000
0"
#155000
0$
1&
0)
1*
0,
b10010001 !
b10010001 %
1-
1"
#160000
0"
#165000
0&
1'
0*
1+
0-
b100100010 !
b100100010 %
1.
1"
#170000
0"
#175000
0'
1(
0+
1,
0.
b1001000100 !
b1001000100 %
1/
1"
#180000
0"
#185000
0(
1)
0,
1-
b10001000 !
b10001000 %
0/
1"
#190000
0"
#195000
0)
1*
0-
b100010000 !
b100010000 %
1.
1"
#200000
0"
#205000
