-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity canny_accel_xFSuppression3x3_Pipeline_colLoop1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    magnitude_mat_data8_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    magnitude_mat_data8_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    magnitude_mat_data8_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    magnitude_mat_data8_empty_n : IN STD_LOGIC;
    magnitude_mat_data8_read : OUT STD_LOGIC;
    phase_mat_data9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    phase_mat_data9_num_data_valid : IN STD_LOGIC_VECTOR (13 downto 0);
    phase_mat_data9_fifo_cap : IN STD_LOGIC_VECTOR (13 downto 0);
    phase_mat_data9_empty_n : IN STD_LOGIC;
    phase_mat_data9_read : OUT STD_LOGIC;
    nms_mat_data10_din : OUT STD_LOGIC_VECTOR (1 downto 0);
    nms_mat_data10_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    nms_mat_data10_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    nms_mat_data10_full_n : IN STD_LOGIC;
    nms_mat_data10_write : OUT STD_LOGIC;
    imgwidth_load : IN STD_LOGIC_VECTOR (15 downto 0);
    zext_ln1035 : IN STD_LOGIC_VECTOR (7 downto 0);
    zext_ln1035_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    buf_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    buf_V_ce0 : OUT STD_LOGIC;
    buf_V_we0 : OUT STD_LOGIC;
    buf_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    buf_V_ce1 : OUT STD_LOGIC;
    buf_V_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    buf_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    buf_V_1_ce0 : OUT STD_LOGIC;
    buf_V_1_we0 : OUT STD_LOGIC;
    buf_V_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_V_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    buf_V_1_ce1 : OUT STD_LOGIC;
    buf_V_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    buf_V_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    buf_V_2_ce0 : OUT STD_LOGIC;
    buf_V_2_we0 : OUT STD_LOGIC;
    buf_V_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    buf_V_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    buf_V_2_ce1 : OUT STD_LOGIC;
    buf_V_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    top_V : IN STD_LOGIC_VECTOR (1 downto 0);
    mid_V : IN STD_LOGIC_VECTOR (1 downto 0);
    bottom_V : IN STD_LOGIC_VECTOR (1 downto 0);
    angle_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    angle_V_ce0 : OUT STD_LOGIC;
    angle_V_we0 : OUT STD_LOGIC;
    angle_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    angle_V_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    angle_V_ce1 : OUT STD_LOGIC;
    angle_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    angle_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    angle_V_1_ce0 : OUT STD_LOGIC;
    angle_V_1_we0 : OUT STD_LOGIC;
    angle_V_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    angle_V_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    angle_V_1_ce1 : OUT STD_LOGIC;
    angle_V_1_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    write_ind_V_cast : IN STD_LOGIC_VECTOR (0 downto 0);
    read_ind_V_cast : IN STD_LOGIC_VECTOR (0 downto 0);
    row_ind_V_cast : IN STD_LOGIC_VECTOR (1 downto 0);
    cmp_i_i163_i : IN STD_LOGIC_VECTOR (0 downto 0);
    agg_tmp31_i_i_0_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    agg_tmp31_i_i_0_out_ap_vld : OUT STD_LOGIC;
    agg_tmp23_i_i_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    agg_tmp23_i_i_0_out_ap_vld : OUT STD_LOGIC;
    agg_tmp20_i_i_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    agg_tmp20_i_i_0_out_ap_vld : OUT STD_LOGIC;
    agg_tmp12_i_i_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    agg_tmp12_i_i_0_out_ap_vld : OUT STD_LOGIC;
    agg_tmp9_i_i_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    agg_tmp9_i_i_0_out_ap_vld : OUT STD_LOGIC;
    agg_tmp2_i_i_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    agg_tmp2_i_i_0_out_ap_vld : OUT STD_LOGIC;
    agg_tmp131_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    agg_tmp131_0_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of canny_accel_xFSuppression3x3_Pipeline_colLoop1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv8_2D : STD_LOGIC_VECTOR (7 downto 0) := "00101101";
    constant ap_const_lv8_5A : STD_LOGIC_VECTOR (7 downto 0) := "01011010";
    constant ap_const_lv8_87 : STD_LOGIC_VECTOR (7 downto 0) := "10000111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln1027_reg_1022 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i163_i_read_reg_973 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op73_read_state2 : BOOLEAN;
    signal ap_predicate_op84_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal icmp_ln1019_3_reg_1051 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_3_reg_1051_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1027_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal phase_mat_data9_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal magnitude_mat_data8_blk_n : STD_LOGIC;
    signal nms_mat_data10_blk_n : STD_LOGIC;
    signal grp_xfExtractPixels_1_1_0_s_fu_479_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln1027_reg_1022_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal write_ind_V_cast_read_reg_985 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_ind_V_cast_read_reg_977 : STD_LOGIC_VECTOR (1 downto 0);
    signal read_ind_V_cast_read_reg_981 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_1_cast_fu_492_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1035_1_cast_reg_1004 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1035_cast_fu_496_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1035_cast_reg_1009 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_V_1_reg_1014 : STD_LOGIC_VECTOR (12 downto 0);
    signal col_V_1_reg_1014_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1027_reg_1022_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_3_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal l00_buf_V_1_load_reg_1055 : STD_LOGIC_VECTOR (15 downto 0);
    signal l10_buf_V_1_load_reg_1061 : STD_LOGIC_VECTOR (15 downto 0);
    signal l20_buf_V_1_load_reg_1071 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln1035_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_reg_1077 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_fu_646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1031_reg_1083 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_2_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_2_reg_1088 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_3_fu_657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_3_reg_1093 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_7_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_7_reg_1098 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter3_stage0 : STD_LOGIC;
    signal l00_buf_V_xfExtractPixels_1_5_3_s_fu_464_ap_ready : STD_LOGIC;
    signal l00_buf_V_xfExtractPixels_1_5_3_s_fu_464_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal l10_buf_V_xfExtractPixels_1_5_3_s_fu_469_ap_ready : STD_LOGIC;
    signal l10_buf_V_xfExtractPixels_1_5_3_s_fu_469_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal l20_buf_V_xfExtractPixels_1_5_3_s_fu_474_ap_ready : STD_LOGIC;
    signal l20_buf_V_xfExtractPixels_1_5_3_s_fu_474_ap_return : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_xfExtractPixels_1_1_0_s_fu_479_ap_ready : STD_LOGIC;
    signal grp_xfExtractPixels_1_1_0_s_fu_479_p_read1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_angle_buf_V_2_reg_455 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_angle_buf_V_2_reg_455 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter2_angle_buf_V_2_reg_455 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter3_angle_buf_V_2_reg_455 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter4_angle_buf_V_2_reg_455 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf0_V_fu_605_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf1_V_fu_617_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf2_V_fu_629_p5 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln541_1_fu_564_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_fu_572_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_2_fu_580_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal col_V_fu_120 : STD_LOGIC_VECTOR (12 downto 0);
    signal col_V_2_fu_553_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_col_V_1 : STD_LOGIC_VECTOR (12 downto 0);
    signal agg_tmp131_0_fu_124 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_tmp9_i_i_0_fu_128 : STD_LOGIC_VECTOR (15 downto 0);
    signal agg_tmp20_i_i_0_fu_132 : STD_LOGIC_VECTOR (15 downto 0);
    signal angle_buf_V_3_fu_136 : STD_LOGIC_VECTOR (7 downto 0);
    signal l00_buf_V_1_fu_140 : STD_LOGIC_VECTOR (15 downto 0);
    signal l10_buf_V_1_fu_144 : STD_LOGIC_VECTOR (15 downto 0);
    signal l20_buf_V_1_fu_148 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln1027_fu_543_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln1031_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_1_fu_702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_1_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln211_fu_712_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1035_4_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_1_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln65_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln65_1_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_761_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln46_fu_731_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1031_1_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1031_1_fu_791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1019_2_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_fu_797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_5_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln85_1_fu_803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln85_fu_809_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln1019_fu_769_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln1019_4_fu_825_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_6_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_1_fu_841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln105_2_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1019_fu_860_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln1019_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1019_1_fu_817_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln105_fu_852_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_709 : BOOLEAN;
    signal ap_condition_712 : BOOLEAN;
    signal ap_condition_715 : BOOLEAN;
    signal ap_condition_719 : BOOLEAN;
    signal ap_condition_722 : BOOLEAN;
    signal ap_condition_347 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component canny_accel_xfExtractPixels_1_5_3_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component canny_accel_xfExtractPixels_1_1_0_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component canny_accel_mux_32_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component canny_accel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    l00_buf_V_xfExtractPixels_1_5_3_s_fu_464 : component canny_accel_xfExtractPixels_1_5_3_s
    port map (
        ap_ready => l00_buf_V_xfExtractPixels_1_5_3_s_fu_464_ap_ready,
        p_read1 => buf0_V_fu_605_p5,
        ap_return => l00_buf_V_xfExtractPixels_1_5_3_s_fu_464_ap_return);

    l10_buf_V_xfExtractPixels_1_5_3_s_fu_469 : component canny_accel_xfExtractPixels_1_5_3_s
    port map (
        ap_ready => l10_buf_V_xfExtractPixels_1_5_3_s_fu_469_ap_ready,
        p_read1 => buf1_V_fu_617_p5,
        ap_return => l10_buf_V_xfExtractPixels_1_5_3_s_fu_469_ap_return);

    l20_buf_V_xfExtractPixels_1_5_3_s_fu_474 : component canny_accel_xfExtractPixels_1_5_3_s
    port map (
        ap_ready => l20_buf_V_xfExtractPixels_1_5_3_s_fu_474_ap_ready,
        p_read1 => buf2_V_fu_629_p5,
        ap_return => l20_buf_V_xfExtractPixels_1_5_3_s_fu_474_ap_return);

    grp_xfExtractPixels_1_1_0_s_fu_479 : component canny_accel_xfExtractPixels_1_1_0_s
    port map (
        ap_ready => grp_xfExtractPixels_1_1_0_s_fu_479_ap_ready,
        p_read1 => grp_xfExtractPixels_1_1_0_s_fu_479_p_read1,
        ap_return => grp_xfExtractPixels_1_1_0_s_fu_479_ap_return);

    mux_32_16_1_1_U202 : component canny_accel_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => buf_V_q1,
        din1 => buf_V_1_q1,
        din2 => buf_V_2_q1,
        din3 => top_V,
        dout => buf0_V_fu_605_p5);

    mux_32_16_1_1_U203 : component canny_accel_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => buf_V_q1,
        din1 => buf_V_1_q1,
        din2 => buf_V_2_q1,
        din3 => mid_V,
        dout => buf1_V_fu_617_p5);

    mux_32_16_1_1_U204 : component canny_accel_mux_32_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => buf_V_q1,
        din1 => buf_V_1_q1,
        din2 => buf_V_2_q1,
        din3 => bottom_V,
        dout => buf2_V_fu_629_p5);

    flow_control_loop_pipe_sequential_init_U : component canny_accel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter3_stage0)) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    agg_tmp131_0_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    agg_tmp131_0_fu_124 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    agg_tmp131_0_fu_124 <= l00_buf_V_1_load_reg_1055;
                end if;
            end if; 
        end if;
    end process;

    agg_tmp20_i_i_0_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    agg_tmp20_i_i_0_fu_132 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    agg_tmp20_i_i_0_fu_132 <= l20_buf_V_1_load_reg_1071;
                end if;
            end if; 
        end if;
    end process;

    agg_tmp9_i_i_0_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    agg_tmp9_i_i_0_fu_128 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    agg_tmp9_i_i_0_fu_128 <= l10_buf_V_1_load_reg_1061;
                end if;
            end if; 
        end if;
    end process;

    angle_buf_V_3_fu_136_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    angle_buf_V_3_fu_136 <= ap_const_lv8_0;
                elsif ((ap_enable_reg_pp0_iter4 = ap_const_logic_1)) then 
                    angle_buf_V_3_fu_136 <= ap_phi_reg_pp0_iter4_angle_buf_V_2_reg_455;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_angle_buf_V_2_reg_455_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (write_ind_V_cast_read_reg_985 = ap_const_lv1_1) and (icmp_ln1027_reg_1022_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (write_ind_V_cast_read_reg_985 = ap_const_lv1_0) and (icmp_ln1027_reg_1022_pp0_iter2_reg = ap_const_lv1_1)))) then 
                ap_phi_reg_pp0_iter4_angle_buf_V_2_reg_455 <= grp_xfExtractPixels_1_1_0_s_fu_479_ap_return;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter4_angle_buf_V_2_reg_455 <= ap_phi_reg_pp0_iter3_angle_buf_V_2_reg_455;
            end if; 
        end if;
    end process;

    col_V_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln1027_fu_547_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    col_V_fu_120 <= col_V_2_fu_553_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    col_V_fu_120 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    l00_buf_V_1_fu_140_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    l00_buf_V_1_fu_140 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1027_reg_1022_pp0_iter2_reg = ap_const_lv1_1))) then 
                    l00_buf_V_1_fu_140 <= l00_buf_V_xfExtractPixels_1_5_3_s_fu_464_ap_return;
                end if;
            end if; 
        end if;
    end process;

    l10_buf_V_1_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    l10_buf_V_1_fu_144 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1027_reg_1022_pp0_iter2_reg = ap_const_lv1_1))) then 
                    l10_buf_V_1_fu_144 <= l10_buf_V_xfExtractPixels_1_5_3_s_fu_469_ap_return;
                end if;
            end if; 
        end if;
    end process;

    l20_buf_V_1_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    l20_buf_V_1_fu_148 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1027_reg_1022_pp0_iter2_reg = ap_const_lv1_1))) then 
                    l20_buf_V_1_fu_148 <= l20_buf_V_xfExtractPixels_1_5_3_s_fu_474_ap_return;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                col_V_1_reg_1014 <= ap_sig_allocacmp_col_V_1;
                col_V_1_reg_1014_pp0_iter1_reg <= col_V_1_reg_1014;
                icmp_ln1027_reg_1022 <= icmp_ln1027_fu_547_p2;
                icmp_ln1027_reg_1022_pp0_iter1_reg <= icmp_ln1027_reg_1022;
                    zext_ln1035_1_cast_reg_1004(7 downto 0) <= zext_ln1035_1_cast_fu_492_p1(7 downto 0);
                    zext_ln1035_cast_reg_1009(7 downto 0) <= zext_ln1035_cast_fu_496_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                icmp_ln1019_3_reg_1051_pp0_iter3_reg <= icmp_ln1019_3_reg_1051;
                icmp_ln1027_reg_1022_pp0_iter2_reg <= icmp_ln1027_reg_1022_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter1_angle_buf_V_2_reg_455 <= ap_phi_reg_pp0_iter0_angle_buf_V_2_reg_455;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_phi_reg_pp0_iter2_angle_buf_V_2_reg_455 <= ap_phi_reg_pp0_iter1_angle_buf_V_2_reg_455;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_angle_buf_V_2_reg_455 <= ap_phi_reg_pp0_iter2_angle_buf_V_2_reg_455;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_1022_pp0_iter1_reg = ap_const_lv1_1))) then
                icmp_ln1019_3_reg_1051 <= icmp_ln1019_3_fu_588_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_1022_pp0_iter2_reg = ap_const_lv1_1))) then
                icmp_ln1031_reg_1083 <= icmp_ln1031_fu_646_p2;
                icmp_ln1035_2_reg_1088 <= icmp_ln1035_2_fu_652_p2;
                icmp_ln1035_3_reg_1093 <= icmp_ln1035_3_fu_657_p2;
                icmp_ln1035_7_reg_1098 <= icmp_ln1035_7_fu_663_p2;
                icmp_ln1035_reg_1077 <= icmp_ln1035_fu_641_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                l00_buf_V_1_load_reg_1055 <= l00_buf_V_1_fu_140;
                l10_buf_V_1_load_reg_1061 <= l10_buf_V_1_fu_144;
                l20_buf_V_1_load_reg_1071 <= l20_buf_V_1_fu_148;
            end if;
        end if;
    end process;
    zext_ln1035_1_cast_reg_1004(15 downto 8) <= "00000000";
    zext_ln1035_cast_reg_1009(15 downto 8) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    agg_tmp12_i_i_0_out <= l10_buf_V_1_fu_144;

    agg_tmp12_i_i_0_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1027_reg_1022_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_1022_pp0_iter2_reg = ap_const_lv1_0))) then 
            agg_tmp12_i_i_0_out_ap_vld <= ap_const_logic_1;
        else 
            agg_tmp12_i_i_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_tmp131_0_out <= agg_tmp131_0_fu_124;

    agg_tmp131_0_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1027_reg_1022_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_1022_pp0_iter2_reg = ap_const_lv1_0))) then 
            agg_tmp131_0_out_ap_vld <= ap_const_logic_1;
        else 
            agg_tmp131_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_tmp20_i_i_0_out <= agg_tmp20_i_i_0_fu_132;

    agg_tmp20_i_i_0_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1027_reg_1022_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_1022_pp0_iter2_reg = ap_const_lv1_0))) then 
            agg_tmp20_i_i_0_out_ap_vld <= ap_const_logic_1;
        else 
            agg_tmp20_i_i_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_tmp23_i_i_0_out <= l20_buf_V_1_fu_148;

    agg_tmp23_i_i_0_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1027_reg_1022_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_1022_pp0_iter2_reg = ap_const_lv1_0))) then 
            agg_tmp23_i_i_0_out_ap_vld <= ap_const_logic_1;
        else 
            agg_tmp23_i_i_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_tmp2_i_i_0_out <= l00_buf_V_1_fu_140;

    agg_tmp2_i_i_0_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1027_reg_1022_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_1022_pp0_iter2_reg = ap_const_lv1_0))) then 
            agg_tmp2_i_i_0_out_ap_vld <= ap_const_logic_1;
        else 
            agg_tmp2_i_i_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_tmp31_i_i_0_out <= angle_buf_V_3_fu_136;

    agg_tmp31_i_i_0_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1027_reg_1022_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_1022_pp0_iter2_reg = ap_const_lv1_0))) then 
            agg_tmp31_i_i_0_out_ap_vld <= ap_const_logic_1;
        else 
            agg_tmp31_i_i_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    agg_tmp9_i_i_0_out <= agg_tmp9_i_i_0_fu_128;

    agg_tmp9_i_i_0_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1027_reg_1022_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_1022_pp0_iter2_reg = ap_const_lv1_0))) then 
            agg_tmp9_i_i_0_out_ap_vld <= ap_const_logic_1;
        else 
            agg_tmp9_i_i_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    and_ln1019_fu_866_p2 <= (xor_ln1019_fu_860_p2 and icmp_ln1035_reg_1077);
    and_ln105_1_fu_841_p2 <= (icmp_ln1035_7_reg_1098 and icmp_ln1035_6_fu_831_p2);
    and_ln105_2_fu_846_p2 <= (and_ln105_fu_836_p2 and and_ln105_1_fu_841_p2);
    and_ln105_fu_836_p2 <= (icmp_ln1035_reg_1077 and icmp_ln1019_4_fu_825_p2);
    and_ln46_1_fu_725_p2 <= (icmp_ln1035_1_fu_702_p2 and and_ln46_fu_719_p2);
    and_ln46_fu_719_p2 <= (xor_ln1031_fu_707_p2 and icmp_ln1019_fu_696_p2);
    and_ln65_1_fu_756_p2 <= (icmp_ln1035_3_reg_1093 and and_ln65_fu_750_p2);
    and_ln65_fu_750_p2 <= (icmp_ln1035_4_fu_745_p2 and icmp_ln1019_1_fu_739_p2);
    and_ln85_1_fu_803_p2 <= (icmp_ln1035_5_fu_783_p2 and and_ln85_fu_797_p2);
    and_ln85_fu_797_p2 <= (xor_ln1031_1_fu_791_p2 and icmp_ln1019_2_fu_777_p2);

    angle_V_1_address0_assign_proc : process(cmp_i_i163_i_read_reg_973, cmp_i_i163_i, zext_ln541_1_fu_564_p1, zext_ln541_fu_572_p1, ap_condition_709)
    begin
        if ((ap_const_boolean_1 = ap_condition_709)) then
            if ((cmp_i_i163_i = ap_const_lv1_1)) then 
                angle_V_1_address0 <= zext_ln541_fu_572_p1(11 - 1 downto 0);
            elsif ((cmp_i_i163_i_read_reg_973 = ap_const_lv1_0)) then 
                angle_V_1_address0 <= zext_ln541_1_fu_564_p1(11 - 1 downto 0);
            else 
                angle_V_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            angle_V_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    angle_V_1_address1 <= zext_ln541_2_fu_580_p1(11 - 1 downto 0);

    angle_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1022, cmp_i_i163_i_read_reg_973, cmp_i_i163_i, ap_block_pp0_stage0_11001, read_ind_V_cast_read_reg_981)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i = ap_const_lv1_1) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (read_ind_V_cast_read_reg_981 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i_read_reg_973 = ap_const_lv1_0) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (read_ind_V_cast_read_reg_981 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            angle_V_1_ce0 <= ap_const_logic_1;
        else 
            angle_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            angle_V_1_ce1 <= ap_const_logic_1;
        else 
            angle_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_1_d0_assign_proc : process(cmp_i_i163_i_read_reg_973, phase_mat_data9_dout, cmp_i_i163_i, ap_condition_709)
    begin
        if ((ap_const_boolean_1 = ap_condition_709)) then
            if ((cmp_i_i163_i = ap_const_lv1_1)) then 
                angle_V_1_d0 <= phase_mat_data9_dout;
            elsif ((cmp_i_i163_i_read_reg_973 = ap_const_lv1_0)) then 
                angle_V_1_d0 <= ap_const_lv8_0;
            else 
                angle_V_1_d0 <= "XXXXXXXX";
            end if;
        else 
            angle_V_1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    angle_V_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1022, cmp_i_i163_i_read_reg_973, cmp_i_i163_i, ap_block_pp0_stage0_11001, read_ind_V_cast_read_reg_981)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i = ap_const_lv1_1) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (read_ind_V_cast_read_reg_981 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i_read_reg_973 = ap_const_lv1_0) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (read_ind_V_cast_read_reg_981 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            angle_V_1_we0 <= ap_const_logic_1;
        else 
            angle_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_address0_assign_proc : process(cmp_i_i163_i_read_reg_973, cmp_i_i163_i, zext_ln541_1_fu_564_p1, zext_ln541_fu_572_p1, ap_condition_712)
    begin
        if ((ap_const_boolean_1 = ap_condition_712)) then
            if ((cmp_i_i163_i = ap_const_lv1_1)) then 
                angle_V_address0 <= zext_ln541_fu_572_p1(11 - 1 downto 0);
            elsif ((cmp_i_i163_i_read_reg_973 = ap_const_lv1_0)) then 
                angle_V_address0 <= zext_ln541_1_fu_564_p1(11 - 1 downto 0);
            else 
                angle_V_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            angle_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    angle_V_address1 <= zext_ln541_2_fu_580_p1(11 - 1 downto 0);

    angle_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1022, cmp_i_i163_i_read_reg_973, cmp_i_i163_i, ap_block_pp0_stage0_11001, read_ind_V_cast_read_reg_981)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i = ap_const_lv1_1) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (read_ind_V_cast_read_reg_981 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i_read_reg_973 = ap_const_lv1_0) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (read_ind_V_cast_read_reg_981 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            angle_V_ce0 <= ap_const_logic_1;
        else 
            angle_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            angle_V_ce1 <= ap_const_logic_1;
        else 
            angle_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    angle_V_d0_assign_proc : process(cmp_i_i163_i_read_reg_973, phase_mat_data9_dout, cmp_i_i163_i, ap_condition_712)
    begin
        if ((ap_const_boolean_1 = ap_condition_712)) then
            if ((cmp_i_i163_i = ap_const_lv1_1)) then 
                angle_V_d0 <= phase_mat_data9_dout;
            elsif ((cmp_i_i163_i_read_reg_973 = ap_const_lv1_0)) then 
                angle_V_d0 <= ap_const_lv8_0;
            else 
                angle_V_d0 <= "XXXXXXXX";
            end if;
        else 
            angle_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    angle_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1022, cmp_i_i163_i_read_reg_973, cmp_i_i163_i, ap_block_pp0_stage0_11001, read_ind_V_cast_read_reg_981)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i = ap_const_lv1_1) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (read_ind_V_cast_read_reg_981 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i_read_reg_973 = ap_const_lv1_0) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (read_ind_V_cast_read_reg_981 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            angle_V_we0 <= ap_const_logic_1;
        else 
            angle_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, magnitude_mat_data8_empty_n, ap_predicate_op73_read_state2, phase_mat_data9_empty_n, ap_predicate_op84_read_state2, nms_mat_data10_full_n, icmp_ln1019_3_reg_1051_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((icmp_ln1019_3_reg_1051_pp0_iter3_reg = ap_const_lv1_0) and (nms_mat_data10_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op84_read_state2 = ap_const_boolean_1) and (phase_mat_data9_empty_n = ap_const_logic_0)) or ((ap_predicate_op73_read_state2 = ap_const_boolean_1) and (magnitude_mat_data8_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, magnitude_mat_data8_empty_n, ap_predicate_op73_read_state2, phase_mat_data9_empty_n, ap_predicate_op84_read_state2, nms_mat_data10_full_n, icmp_ln1019_3_reg_1051_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((icmp_ln1019_3_reg_1051_pp0_iter3_reg = ap_const_lv1_0) and (nms_mat_data10_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op84_read_state2 = ap_const_boolean_1) and (phase_mat_data9_empty_n = ap_const_logic_0)) or ((ap_predicate_op73_read_state2 = ap_const_boolean_1) and (magnitude_mat_data8_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, magnitude_mat_data8_empty_n, ap_predicate_op73_read_state2, phase_mat_data9_empty_n, ap_predicate_op84_read_state2, nms_mat_data10_full_n, icmp_ln1019_3_reg_1051_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((icmp_ln1019_3_reg_1051_pp0_iter3_reg = ap_const_lv1_0) and (nms_mat_data10_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_predicate_op84_read_state2 = ap_const_boolean_1) and (phase_mat_data9_empty_n = ap_const_logic_0)) or ((ap_predicate_op73_read_state2 = ap_const_boolean_1) and (magnitude_mat_data8_empty_n = ap_const_logic_0)))));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(magnitude_mat_data8_empty_n, ap_predicate_op73_read_state2, phase_mat_data9_empty_n, ap_predicate_op84_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((ap_predicate_op84_read_state2 = ap_const_boolean_1) and (phase_mat_data9_empty_n = ap_const_logic_0)) or ((ap_predicate_op73_read_state2 = ap_const_boolean_1) and (magnitude_mat_data8_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter4_assign_proc : process(nms_mat_data10_full_n, icmp_ln1019_3_reg_1051_pp0_iter3_reg)
    begin
                ap_block_state5_pp0_stage0_iter4 <= ((icmp_ln1019_3_reg_1051_pp0_iter3_reg = ap_const_lv1_0) and (nms_mat_data10_full_n = ap_const_logic_0));
    end process;


    ap_condition_347_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln1027_reg_1022_pp0_iter2_reg)
    begin
                ap_condition_347 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1027_reg_1022_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_condition_709_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1022, ap_block_pp0_stage0, read_ind_V_cast_read_reg_981)
    begin
                ap_condition_709 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (read_ind_V_cast_read_reg_981 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_712_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1022, ap_block_pp0_stage0, read_ind_V_cast_read_reg_981)
    begin
                ap_condition_712 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (read_ind_V_cast_read_reg_981 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_715_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1022, ap_block_pp0_stage0, row_ind_V_cast_read_reg_977)
    begin
                ap_condition_715 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (row_ind_V_cast_read_reg_977 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_719_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1022, ap_block_pp0_stage0, row_ind_V_cast_read_reg_977)
    begin
                ap_condition_719 <= (not((row_ind_V_cast_read_reg_977 = ap_const_lv2_0)) and not((row_ind_V_cast_read_reg_977 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_722_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1022, ap_block_pp0_stage0, row_ind_V_cast_read_reg_977)
    begin
                ap_condition_722 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (row_ind_V_cast_read_reg_977 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln1027_fu_547_p2)
    begin
        if (((icmp_ln1027_fu_547_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter3_stage0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_subdone, icmp_ln1027_reg_1022_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln1027_reg_1022_pp0_iter2_reg = ap_const_lv1_0))) then 
            ap_condition_exit_pp0_iter3_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter3_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_angle_buf_V_2_reg_455 <= "XXXXXXXX";

    ap_predicate_op73_read_state2_assign_proc : process(icmp_ln1027_reg_1022, cmp_i_i163_i)
    begin
                ap_predicate_op73_read_state2 <= ((cmp_i_i163_i = ap_const_lv1_1) and (icmp_ln1027_reg_1022 = ap_const_lv1_1));
    end process;


    ap_predicate_op84_read_state2_assign_proc : process(icmp_ln1027_reg_1022, cmp_i_i163_i)
    begin
                ap_predicate_op84_read_state2 <= ((cmp_i_i163_i = ap_const_lv1_1) and (icmp_ln1027_reg_1022 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_col_V_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, col_V_fu_120, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_col_V_1 <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_col_V_1 <= col_V_fu_120;
        end if; 
    end process;


    buf_V_1_address0_assign_proc : process(cmp_i_i163_i_read_reg_973, cmp_i_i163_i, zext_ln541_1_fu_564_p1, zext_ln541_fu_572_p1, ap_condition_715)
    begin
        if ((ap_const_boolean_1 = ap_condition_715)) then
            if ((cmp_i_i163_i = ap_const_lv1_1)) then 
                buf_V_1_address0 <= zext_ln541_fu_572_p1(11 - 1 downto 0);
            elsif ((cmp_i_i163_i_read_reg_973 = ap_const_lv1_0)) then 
                buf_V_1_address0 <= zext_ln541_1_fu_564_p1(11 - 1 downto 0);
            else 
                buf_V_1_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            buf_V_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    buf_V_1_address1 <= zext_ln541_2_fu_580_p1(11 - 1 downto 0);

    buf_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1022, cmp_i_i163_i_read_reg_973, cmp_i_i163_i, ap_block_pp0_stage0_11001, row_ind_V_cast_read_reg_977)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i = ap_const_lv1_1) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (row_ind_V_cast_read_reg_977 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i_read_reg_973 = ap_const_lv1_0) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (row_ind_V_cast_read_reg_977 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_1_ce0 <= ap_const_logic_1;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buf_V_1_ce1 <= ap_const_logic_1;
        else 
            buf_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_d0_assign_proc : process(magnitude_mat_data8_dout, cmp_i_i163_i_read_reg_973, cmp_i_i163_i, ap_condition_715)
    begin
        if ((ap_const_boolean_1 = ap_condition_715)) then
            if ((cmp_i_i163_i = ap_const_lv1_1)) then 
                buf_V_1_d0 <= magnitude_mat_data8_dout;
            elsif ((cmp_i_i163_i_read_reg_973 = ap_const_lv1_0)) then 
                buf_V_1_d0 <= ap_const_lv16_0;
            else 
                buf_V_1_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            buf_V_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1022, cmp_i_i163_i_read_reg_973, cmp_i_i163_i, ap_block_pp0_stage0_11001, row_ind_V_cast_read_reg_977)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i = ap_const_lv1_1) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (row_ind_V_cast_read_reg_977 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i_read_reg_973 = ap_const_lv1_0) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (row_ind_V_cast_read_reg_977 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_1_we0 <= ap_const_logic_1;
        else 
            buf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_address0_assign_proc : process(cmp_i_i163_i_read_reg_973, cmp_i_i163_i, zext_ln541_1_fu_564_p1, zext_ln541_fu_572_p1, ap_condition_719)
    begin
        if ((ap_const_boolean_1 = ap_condition_719)) then
            if ((cmp_i_i163_i = ap_const_lv1_1)) then 
                buf_V_2_address0 <= zext_ln541_fu_572_p1(11 - 1 downto 0);
            elsif ((cmp_i_i163_i_read_reg_973 = ap_const_lv1_0)) then 
                buf_V_2_address0 <= zext_ln541_1_fu_564_p1(11 - 1 downto 0);
            else 
                buf_V_2_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            buf_V_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    buf_V_2_address1 <= zext_ln541_2_fu_580_p1(11 - 1 downto 0);

    buf_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1022, cmp_i_i163_i_read_reg_973, cmp_i_i163_i, ap_block_pp0_stage0_11001, row_ind_V_cast_read_reg_977)
    begin
        if (((not((row_ind_V_cast_read_reg_977 = ap_const_lv2_0)) and not((row_ind_V_cast_read_reg_977 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i = ap_const_lv1_1) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((row_ind_V_cast_read_reg_977 = ap_const_lv2_0)) and not((row_ind_V_cast_read_reg_977 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i_read_reg_973 = ap_const_lv1_0) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_2_ce0 <= ap_const_logic_1;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buf_V_2_ce1 <= ap_const_logic_1;
        else 
            buf_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_d0_assign_proc : process(magnitude_mat_data8_dout, cmp_i_i163_i_read_reg_973, cmp_i_i163_i, ap_condition_719)
    begin
        if ((ap_const_boolean_1 = ap_condition_719)) then
            if ((cmp_i_i163_i = ap_const_lv1_1)) then 
                buf_V_2_d0 <= magnitude_mat_data8_dout;
            elsif ((cmp_i_i163_i_read_reg_973 = ap_const_lv1_0)) then 
                buf_V_2_d0 <= ap_const_lv16_0;
            else 
                buf_V_2_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            buf_V_2_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1022, cmp_i_i163_i_read_reg_973, cmp_i_i163_i, ap_block_pp0_stage0_11001, row_ind_V_cast_read_reg_977)
    begin
        if (((not((row_ind_V_cast_read_reg_977 = ap_const_lv2_0)) and not((row_ind_V_cast_read_reg_977 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i = ap_const_lv1_1) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not((row_ind_V_cast_read_reg_977 = ap_const_lv2_0)) and not((row_ind_V_cast_read_reg_977 = ap_const_lv2_1)) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i_read_reg_973 = ap_const_lv1_0) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_2_we0 <= ap_const_logic_1;
        else 
            buf_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_address0_assign_proc : process(cmp_i_i163_i_read_reg_973, cmp_i_i163_i, zext_ln541_1_fu_564_p1, zext_ln541_fu_572_p1, ap_condition_722)
    begin
        if ((ap_const_boolean_1 = ap_condition_722)) then
            if ((cmp_i_i163_i = ap_const_lv1_1)) then 
                buf_V_address0 <= zext_ln541_fu_572_p1(11 - 1 downto 0);
            elsif ((cmp_i_i163_i_read_reg_973 = ap_const_lv1_0)) then 
                buf_V_address0 <= zext_ln541_1_fu_564_p1(11 - 1 downto 0);
            else 
                buf_V_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            buf_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    buf_V_address1 <= zext_ln541_2_fu_580_p1(11 - 1 downto 0);

    buf_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1022, cmp_i_i163_i_read_reg_973, cmp_i_i163_i, ap_block_pp0_stage0_11001, row_ind_V_cast_read_reg_977)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i = ap_const_lv1_1) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (row_ind_V_cast_read_reg_977 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i_read_reg_973 = ap_const_lv1_0) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (row_ind_V_cast_read_reg_977 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_ce0 <= ap_const_logic_1;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_ce1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            buf_V_ce1 <= ap_const_logic_1;
        else 
            buf_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d0_assign_proc : process(magnitude_mat_data8_dout, cmp_i_i163_i_read_reg_973, cmp_i_i163_i, ap_condition_722)
    begin
        if ((ap_const_boolean_1 = ap_condition_722)) then
            if ((cmp_i_i163_i = ap_const_lv1_1)) then 
                buf_V_d0 <= magnitude_mat_data8_dout;
            elsif ((cmp_i_i163_i_read_reg_973 = ap_const_lv1_0)) then 
                buf_V_d0 <= ap_const_lv16_0;
            else 
                buf_V_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            buf_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf_V_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln1027_reg_1022, cmp_i_i163_i_read_reg_973, cmp_i_i163_i, ap_block_pp0_stage0_11001, row_ind_V_cast_read_reg_977)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i = ap_const_lv1_1) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (row_ind_V_cast_read_reg_977 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (cmp_i_i163_i_read_reg_973 = ap_const_lv1_0) and (icmp_ln1027_reg_1022 = ap_const_lv1_1) and (row_ind_V_cast_read_reg_977 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            buf_V_we0 <= ap_const_logic_1;
        else 
            buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i163_i_read_reg_973 <= cmp_i_i163_i;
    col_V_2_fu_553_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_col_V_1) + unsigned(ap_const_lv13_1));

    grp_xfExtractPixels_1_1_0_s_fu_479_p_read1_assign_proc : process(angle_V_q1, angle_V_1_q1, write_ind_V_cast_read_reg_985, ap_condition_347)
    begin
        if ((ap_const_boolean_1 = ap_condition_347)) then
            if ((write_ind_V_cast_read_reg_985 = ap_const_lv1_1)) then 
                grp_xfExtractPixels_1_1_0_s_fu_479_p_read1 <= angle_V_1_q1;
            elsif ((write_ind_V_cast_read_reg_985 = ap_const_lv1_0)) then 
                grp_xfExtractPixels_1_1_0_s_fu_479_p_read1 <= angle_V_q1;
            else 
                grp_xfExtractPixels_1_1_0_s_fu_479_p_read1 <= "XXXXXXXX";
            end if;
        else 
            grp_xfExtractPixels_1_1_0_s_fu_479_p_read1 <= "XXXXXXXX";
        end if; 
    end process;

    icmp_ln1019_1_fu_739_p2 <= "1" when (angle_buf_V_3_fu_136 = ap_const_lv8_2D) else "0";
    icmp_ln1019_2_fu_777_p2 <= "1" when (angle_buf_V_3_fu_136 = ap_const_lv8_5A) else "0";
    icmp_ln1019_3_fu_588_p2 <= "1" when (col_V_1_reg_1014_pp0_iter1_reg = ap_const_lv13_0) else "0";
    icmp_ln1019_4_fu_825_p2 <= "1" when (angle_buf_V_3_fu_136 = ap_const_lv8_87) else "0";
    icmp_ln1019_fu_696_p2 <= "1" when (angle_buf_V_3_fu_136 = ap_const_lv8_0) else "0";
    icmp_ln1027_fu_547_p2 <= "1" when (unsigned(zext_ln1027_fu_543_p1) < unsigned(imgwidth_load)) else "0";
    icmp_ln1031_1_fu_787_p2 <= "1" when (signed(l10_buf_V_1_load_reg_1061) < signed(l20_buf_V_1_load_reg_1071)) else "0";
    icmp_ln1031_fu_646_p2 <= "1" when (signed(l10_buf_V_1_fu_144) < signed(l10_buf_V_xfExtractPixels_1_5_3_s_fu_469_ap_return)) else "0";
    icmp_ln1035_1_fu_702_p2 <= "1" when (signed(agg_tmp9_i_i_0_fu_128) < signed(l10_buf_V_1_load_reg_1061)) else "0";
    icmp_ln1035_2_fu_652_p2 <= "1" when (signed(zext_ln1035_1_cast_reg_1004) < signed(l10_buf_V_1_fu_144)) else "0";
    icmp_ln1035_3_fu_657_p2 <= "1" when (signed(l00_buf_V_xfExtractPixels_1_5_3_s_fu_464_ap_return) < signed(l10_buf_V_1_fu_144)) else "0";
    icmp_ln1035_4_fu_745_p2 <= "1" when (signed(agg_tmp20_i_i_0_fu_132) < signed(l10_buf_V_1_load_reg_1061)) else "0";
    icmp_ln1035_5_fu_783_p2 <= "1" when (signed(l00_buf_V_1_load_reg_1055) < signed(l10_buf_V_1_load_reg_1061)) else "0";
    icmp_ln1035_6_fu_831_p2 <= "1" when (signed(agg_tmp131_0_fu_124) < signed(l10_buf_V_1_load_reg_1061)) else "0";
    icmp_ln1035_7_fu_663_p2 <= "1" when (signed(l20_buf_V_xfExtractPixels_1_5_3_s_fu_474_ap_return) < signed(l10_buf_V_1_fu_144)) else "0";
    icmp_ln1035_fu_641_p2 <= "1" when (signed(zext_ln1035_cast_reg_1009) < signed(l10_buf_V_1_fu_144)) else "0";

    magnitude_mat_data8_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, magnitude_mat_data8_empty_n, ap_predicate_op73_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op73_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            magnitude_mat_data8_blk_n <= magnitude_mat_data8_empty_n;
        else 
            magnitude_mat_data8_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    magnitude_mat_data8_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op73_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op73_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            magnitude_mat_data8_read <= ap_const_logic_1;
        else 
            magnitude_mat_data8_read <= ap_const_logic_0;
        end if; 
    end process;


    nms_mat_data10_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, nms_mat_data10_full_n, icmp_ln1019_3_reg_1051_pp0_iter3_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln1019_3_reg_1051_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nms_mat_data10_blk_n <= nms_mat_data10_full_n;
        else 
            nms_mat_data10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    nms_mat_data10_din <= 
        select_ln1019_1_fu_817_p3 when (and_ln1019_fu_866_p2(0) = '1') else 
        select_ln105_fu_852_p3;

    nms_mat_data10_write_assign_proc : process(ap_enable_reg_pp0_iter4, icmp_ln1019_3_reg_1051_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1019_3_reg_1051_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            nms_mat_data10_write <= ap_const_logic_1;
        else 
            nms_mat_data10_write <= ap_const_logic_0;
        end if; 
    end process;


    phase_mat_data9_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, phase_mat_data9_empty_n, ap_predicate_op84_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op84_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            phase_mat_data9_blk_n <= phase_mat_data9_empty_n;
        else 
            phase_mat_data9_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    phase_mat_data9_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op84_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op84_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            phase_mat_data9_read <= ap_const_logic_1;
        else 
            phase_mat_data9_read <= ap_const_logic_0;
        end if; 
    end process;

    read_ind_V_cast_read_reg_981 <= read_ind_V_cast;
    row_ind_V_cast_read_reg_977 <= row_ind_V_cast;
    select_ln1019_1_fu_817_p3 <= 
        select_ln85_fu_809_p3 when (icmp_ln1019_2_fu_777_p2(0) = '1') else 
        select_ln1019_fu_769_p3;
    select_ln1019_fu_769_p3 <= 
        select_ln65_fu_761_p3 when (icmp_ln1019_1_fu_739_p2(0) = '1') else 
        select_ln46_fu_731_p3;
    select_ln105_fu_852_p3 <= 
        select_ln211_fu_712_p3 when (and_ln105_2_fu_846_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln211_fu_712_p3 <= 
        ap_const_lv2_3 when (icmp_ln1035_2_reg_1088(0) = '1') else 
        ap_const_lv2_1;
    select_ln46_fu_731_p3 <= 
        select_ln211_fu_712_p3 when (and_ln46_1_fu_725_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln65_fu_761_p3 <= 
        select_ln211_fu_712_p3 when (and_ln65_1_fu_756_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln85_fu_809_p3 <= 
        select_ln211_fu_712_p3 when (and_ln85_1_fu_803_p2(0) = '1') else 
        ap_const_lv2_0;
    write_ind_V_cast_read_reg_985 <= write_ind_V_cast;
    xor_ln1019_fu_860_p2 <= (icmp_ln1019_4_fu_825_p2 xor ap_const_lv1_1);
    xor_ln1031_1_fu_791_p2 <= (icmp_ln1031_1_fu_787_p2 xor ap_const_lv1_1);
    xor_ln1031_fu_707_p2 <= (icmp_ln1031_reg_1083 xor ap_const_lv1_1);
    zext_ln1027_fu_543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_col_V_1),16));
    zext_ln1035_1_cast_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1035_1),16));
    zext_ln1035_cast_fu_496_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln1035),16));
    zext_ln541_1_fu_564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_1_reg_1014),64));
    zext_ln541_2_fu_580_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_1_reg_1014_pp0_iter1_reg),64));
    zext_ln541_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_V_1_reg_1014),64));
end behav;
