# //  Questa Sim-64
# //  Version 2019.1 linux_x86_64 Jan  1 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# ** Warning: License feature 'msimviewer' will expire in 2 days.
# Loading project WUPPER_INTERLAKEN_SIGASI

project compileoutofdate
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 4 errors.
# 2 compiles, 2 failed with 5 errors.
restart -force
# No Design Loaded!
vsim -voptargs="+acc" work.interlaken_interface_tb work.glbl -t ps
# vsim -voptargs=""+acc"" work.interlaken_interface_tb work.glbl -t ps 
# Start time: 13:15:23 on Feb 24,2020
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Warning: License feature 'msimhdlsim' will expire in 2 days.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_stream_package
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.interlaken_package(body)
# Loading work.interlaken_interface_tb(tb)#1
# ** Warning: License feature 'msimhdlmix' will expire in 2 days.
# Loading work.glbl(fast)
# Loading xpm.vcomponents
# Loading work.interlaken_interface(interface)#1
# Loading work.transceiver_10g_64b67b(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_support(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_init(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_multi_gt(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt(structure)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.gthe2_channel(gthe2_channel_v)#1
# Loading secureip.GTHE2_CHANNEL_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_66(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_67(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_68(structure)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut5(lut5_v)#1
# Loading unisim.lut6(lut6_v)#1
# Loading unisim.fdre(fdre_v)#1
# Loading unisim.fdre(fdre_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm(structure)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.fdre(fdre_v)#3
# Loading unisim.fdpe(fdpe_v)#1
# Loading unisim.fdse(fdse_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_57(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_58(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_59(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_60(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_61(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_62(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_63(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_64(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_65(structure)#1
# Loading unisim.carry4(carry4_v)#1
# Loading unisim.fdse(fdse_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_51(structure)#1
# Loading unisim.muxf7(muxf7_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_52(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_53(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_54(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_55(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_56(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_1(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_42(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_43(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_44(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_45(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_46(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_47(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_48(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_49(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_50(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_2(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_36(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_37(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_38(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_39(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_40(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_41(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_3(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_27(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_28(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_29(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_30(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_31(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_32(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_33(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_34(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_35(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_4(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_21(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_22(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_23(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_24(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_25(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_26(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_5(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_12(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_13(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_14(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_15(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_16(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_17(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_18(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_19(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_20(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_6(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_7(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_8(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_9(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_10(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_11(structure)#1
# Loading unisim.bufg(bufg_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common(structure)#1
# Loading unisim.gthe2_common(gthe2_common_v)#1
# Loading secureip.GTHE2_COMMON_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common_reset(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_usrclk_source(structure)#1
# Loading unisim.ibufds_gte2(ibufds_gte2_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module(structure)#1
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module_0(structure)#1
# Loading work.transceiver_10g_64b67b_block_sync_sm(rtl)#1
# Loading work.interlaken_transmitter_multichannel(transmitter)#1
# Loading work.interlaken_transmitter(transmitter)#1
# Loading work.burst_framer(framing)#1
# Loading work.crc_24(rtl)#1
# Loading work.meta_framer(framing)#1
# Loading work.crc_32(rtl)#1
# Loading work.scrambler(scrambling)#1
# Loading work.encoder(encoding)#1
# Loading work.axis64fifo(rtl)#1
# Loading sv_std.std
# Loading xpm.xpm_fifo_axis(fast)
# Loading xpm.xpm_cdc_sync_rst(fast__1)
# Loading xpm.xpm_fifo_base(fast)
# Loading xpm.xpm_fifo_rst(fast)
# Loading xpm.xpm_fifo_reg_bit(fast)
# Loading xpm.xpm_counter_updn(fast)
# Loading xpm.xpm_counter_updn(fast__1)
# Loading xpm.xpm_counter_updn(fast__2)
# Loading xpm.xpm_cdc_sync_rst(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading xpm.xpm_cdc_gray(fast)
# Loading xpm.xpm_fifo_reg_vec(fast)
# Loading xpm.xpm_cdc_gray(fast__1)
# Loading xpm.xpm_fifo_reg_vec(fast__1)
# Loading xpm.xpm_cdc_gray(fast__2)
# Loading xpm.xpm_counter_updn(fast__4)
# Loading work.interlaken_transmitter(transmitter)#2
# Loading work.interlaken_transmitter(transmitter)#3
# Loading work.interlaken_transmitter(transmitter)#4
# Loading work.interlaken_receiver_multichannel(receiver)#1
# Loading work.interlaken_receiver(receiver)#1
# Loading work.burst_deframer(deframing)#1
# Loading work.meta_deframer(deframing)#1
# Loading work.descrambler(behavior)#1
# Loading work.decoder(decoding)#1
# Loading work.interlaken_receiver(receiver)#2
# Loading work.interlaken_receiver(receiver)#3
# Loading work.interlaken_receiver(receiver)#4
add wave -position insertpoint sim:/interlaken_interface_tb/uut/Interlaken_TX/g_lanes(0)/lane_tx/Framing_Burst/*
add wave -position insertpoint sim:/interlaken_interface_tb/uut/Interlaken_TX/g_lanes(0)/lane_tx/Framing_Meta/*
add wave -position insertpoint sim:/interlaken_interface_tb/uut/Interlaken_TX/g_lanes(0)/lane_tx/Scrambling/*
add wave -position insertpoint sim:/interlaken_interface_tb/uut/Interlaken_TX/g_lanes(0)/lane_tx/Encoding/*
add wave -position insertpoint sim:/interlaken_interface_tb/uut/Interlaken_TX/g_lanes(0)/lane_tx/Framing_Burst/*
add wave -position insertpoint sim:/interlaken_interface_tb/uut/Interlaken_RX/g_lanes(0)/lane_rx/Deframing_Burst/*
add wave -position insertpoint sim:/interlaken_interface_tb/uut/Interlaken_RX/g_lanes(0)/lane_rx/Deframing_Meta/*
add wave -position insertpoint sim:/interlaken_interface_tb/uut/Interlaken_RX/g_lanes(0)/lane_rx/Descrambler/*
add wave -position insertpoint sim:/interlaken_interface_tb/uut/Interlaken_RX/g_lanes(0)/lane_rx/Decoder/*
add wave -position insertpoint sim:/interlaken_interface_tb/uut/Interlaken_TX/*
add wave -position insertpoint sim:/interlaken_interface_tb/uut/Interlaken_RX/*
run 500us
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 347854 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 353644 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830021 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830150 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 16726764 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 17648796 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Fatal: (vsim-3421) Value 66 is out of range 0 to 65.
#    Time: 27213880 ps  Iteration: 10  Process: /interlaken_interface_tb/uut/Interlaken_RX/g_lanes(3)/lane_rx/Decoder/output File: /data/et/myronm/wupper-interlaken/firmware/sources/interlaken/receiver/decoder.vhd Line: 167
# Fatal error in Process output at /data/et/myronm/wupper-interlaken/firmware/sources/interlaken/receiver/decoder.vhd line 167
# 
# HDL call sequence:
# Stopped at /data/et/myronm/wupper-interlaken/firmware/sources/interlaken/receiver/decoder.vhd 167 Process output
# 
project compileoutofdate
# Compile of encoder.vhd was successful.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 4 errors.
# 3 compiles, 2 failed with 5 errors.
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.interlaken_interface(interface) because work.interlaken_transmitter_multichannel has changed.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_stream_package
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.interlaken_package(body)
# Loading work.interlaken_interface_tb(tb)#1
# Loading work.glbl(fast)
# Loading xpm.vcomponents
# Loading work.interlaken_interface(interface)#1
# Loading work.transceiver_10g_64b67b(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_support(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_init(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_multi_gt(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt(structure)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.gthe2_channel(gthe2_channel_v)#1
# Loading secureip.GTHE2_CHANNEL_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_66(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_67(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_68(structure)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut5(lut5_v)#1
# Loading unisim.lut6(lut6_v)#1
# Loading unisim.fdre(fdre_v)#1
# Loading unisim.fdre(fdre_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm(structure)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.fdre(fdre_v)#3
# Loading unisim.fdpe(fdpe_v)#1
# Loading unisim.fdse(fdse_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_57(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_58(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_59(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_60(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_61(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_62(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_63(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_64(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_65(structure)#1
# Loading unisim.carry4(carry4_v)#1
# Loading unisim.fdse(fdse_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_51(structure)#1
# Loading unisim.muxf7(muxf7_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_52(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_53(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_54(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_55(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_56(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_1(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_42(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_43(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_44(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_45(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_46(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_47(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_48(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_49(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_50(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_2(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_36(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_37(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_38(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_39(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_40(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_41(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_3(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_27(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_28(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_29(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_30(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_31(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_32(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_33(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_34(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_35(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_4(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_21(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_22(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_23(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_24(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_25(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_26(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_5(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_12(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_13(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_14(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_15(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_16(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_17(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_18(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_19(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_20(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_6(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_7(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_8(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_9(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_10(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_11(structure)#1
# Loading unisim.bufg(bufg_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common(structure)#1
# Loading unisim.gthe2_common(gthe2_common_v)#1
# Loading secureip.GTHE2_COMMON_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common_reset(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_usrclk_source(structure)#1
# Loading unisim.ibufds_gte2(ibufds_gte2_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module(structure)#1
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module_0(structure)#1
# Loading work.transceiver_10g_64b67b_block_sync_sm(rtl)#1
# Loading work.interlaken_transmitter_multichannel(transmitter)#1
# Loading work.interlaken_transmitter(transmitter)#1
# Loading work.burst_framer(framing)#1
# Loading work.crc_24(rtl)#1
# Loading work.meta_framer(framing)#1
# Loading work.crc_32(rtl)#1
# Loading work.scrambler(scrambling)#1
# Loading work.encoder(encoding)#1
# Loading work.axis64fifo(rtl)#1
# Loading sv_std.std
# Loading xpm.xpm_fifo_axis(fast)
# Loading xpm.xpm_cdc_sync_rst(fast__1)
# Loading xpm.xpm_fifo_base(fast)
# Loading xpm.xpm_fifo_rst(fast)
# Loading xpm.xpm_fifo_reg_bit(fast)
# Loading xpm.xpm_counter_updn(fast)
# Loading xpm.xpm_counter_updn(fast__1)
# Loading xpm.xpm_counter_updn(fast__2)
# Loading xpm.xpm_cdc_sync_rst(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading xpm.xpm_cdc_gray(fast)
# Loading xpm.xpm_fifo_reg_vec(fast)
# Loading xpm.xpm_cdc_gray(fast__1)
# Loading xpm.xpm_fifo_reg_vec(fast__1)
# Loading xpm.xpm_cdc_gray(fast__2)
# Loading xpm.xpm_counter_updn(fast__4)
# Loading work.interlaken_transmitter(transmitter)#2
# Loading work.interlaken_transmitter(transmitter)#3
# Loading work.interlaken_transmitter(transmitter)#4
# Loading work.interlaken_receiver_multichannel(receiver)#1
# Loading work.interlaken_receiver(receiver)#1
# Loading work.burst_deframer(deframing)#1
# Loading work.meta_deframer(deframing)#1
# Loading work.descrambler(behavior)#1
# Loading work.decoder(decoding)#1
# Loading work.interlaken_receiver(receiver)#2
# Loading work.interlaken_receiver(receiver)#3
# Loading work.interlaken_receiver(receiver)#4
run 500us
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 347854 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 353644 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830021 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830150 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 16726764 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 17652307 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# Break key hit
# Simulation stop requested.
restart -force
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.glbl(fast)
# Loading secureip.GTHE2_CHANNEL_WRAP(fast)
# Loading secureip.GTHE2_COMMON_WRAP(fast)
# Loading xpm.xpm_fifo_axis(fast)
# Loading xpm.xpm_cdc_sync_rst(fast__1)
# Loading xpm.xpm_fifo_base(fast)
# Loading xpm.xpm_fifo_rst(fast)
# Loading xpm.xpm_fifo_reg_bit(fast)
# Loading xpm.xpm_counter_updn(fast)
# Loading xpm.xpm_counter_updn(fast__1)
# Loading xpm.xpm_counter_updn(fast__2)
# Loading xpm.xpm_cdc_sync_rst(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading xpm.xpm_cdc_gray(fast)
# Loading xpm.xpm_fifo_reg_vec(fast)
# Loading xpm.xpm_cdc_gray(fast__1)
# Loading xpm.xpm_fifo_reg_vec(fast__1)
# Loading xpm.xpm_cdc_gray(fast__2)
# Loading xpm.xpm_counter_updn(fast__4)
run 250us
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 347854 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 353644 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830021 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830150 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 16726764 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 17652307 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# Break key hit
# Simulation stop requested.
project compileoutofdate
# Compile of scrambler.vhd was successful.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 4 errors.
# 3 compiles, 2 failed with 5 errors.
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.interlaken_interface(interface) because work.interlaken_transmitter_multichannel has changed.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_stream_package
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.interlaken_package(body)
# Loading work.interlaken_interface_tb(tb)#1
# Loading work.glbl(fast)
# Loading xpm.vcomponents
# Loading work.interlaken_interface(interface)#1
# Loading work.transceiver_10g_64b67b(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_support(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_init(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_multi_gt(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt(structure)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.gthe2_channel(gthe2_channel_v)#1
# Loading secureip.GTHE2_CHANNEL_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_66(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_67(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_68(structure)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut5(lut5_v)#1
# Loading unisim.lut6(lut6_v)#1
# Loading unisim.fdre(fdre_v)#1
# Loading unisim.fdre(fdre_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm(structure)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.fdre(fdre_v)#3
# Loading unisim.fdpe(fdpe_v)#1
# Loading unisim.fdse(fdse_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_57(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_58(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_59(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_60(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_61(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_62(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_63(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_64(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_65(structure)#1
# Loading unisim.carry4(carry4_v)#1
# Loading unisim.fdse(fdse_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_51(structure)#1
# Loading unisim.muxf7(muxf7_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_52(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_53(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_54(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_55(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_56(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_1(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_42(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_43(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_44(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_45(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_46(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_47(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_48(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_49(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_50(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_2(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_36(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_37(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_38(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_39(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_40(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_41(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_3(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_27(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_28(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_29(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_30(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_31(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_32(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_33(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_34(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_35(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_4(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_21(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_22(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_23(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_24(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_25(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_26(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_5(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_12(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_13(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_14(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_15(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_16(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_17(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_18(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_19(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_20(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_6(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_7(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_8(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_9(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_10(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_11(structure)#1
# Loading unisim.bufg(bufg_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common(structure)#1
# Loading unisim.gthe2_common(gthe2_common_v)#1
# Loading secureip.GTHE2_COMMON_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common_reset(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_usrclk_source(structure)#1
# Loading unisim.ibufds_gte2(ibufds_gte2_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module(structure)#1
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module_0(structure)#1
# Loading work.transceiver_10g_64b67b_block_sync_sm(rtl)#1
# Loading work.interlaken_transmitter_multichannel(transmitter)#1
# Loading work.interlaken_transmitter(transmitter)#1
# Loading work.burst_framer(framing)#1
# Loading work.crc_24(rtl)#1
# Loading work.meta_framer(framing)#1
# Loading work.crc_32(rtl)#1
# Loading work.scrambler(scrambling)#1
# Loading work.encoder(encoding)#1
# Loading work.axis64fifo(rtl)#1
# Loading sv_std.std
# Loading xpm.xpm_fifo_axis(fast)
# Loading xpm.xpm_cdc_sync_rst(fast__1)
# Loading xpm.xpm_fifo_base(fast)
# Loading xpm.xpm_fifo_rst(fast)
# Loading xpm.xpm_fifo_reg_bit(fast)
# Loading xpm.xpm_counter_updn(fast)
# Loading xpm.xpm_counter_updn(fast__1)
# Loading xpm.xpm_counter_updn(fast__2)
# Loading xpm.xpm_cdc_sync_rst(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading xpm.xpm_cdc_gray(fast)
# Loading xpm.xpm_fifo_reg_vec(fast)
# Loading xpm.xpm_cdc_gray(fast__1)
# Loading xpm.xpm_fifo_reg_vec(fast__1)
# Loading xpm.xpm_cdc_gray(fast__2)
# Loading xpm.xpm_counter_updn(fast__4)
# Loading work.interlaken_transmitter(transmitter)#2
# Loading work.interlaken_transmitter(transmitter)#3
# Loading work.interlaken_transmitter(transmitter)#4
# Loading work.interlaken_receiver_multichannel(receiver)#1
# Loading work.interlaken_receiver(receiver)#1
# Loading work.burst_deframer(deframing)#1
# Loading work.meta_deframer(deframing)#1
# Loading work.descrambler(behavior)#1
# Loading work.decoder(decoding)#1
# Loading work.interlaken_receiver(receiver)#2
# Loading work.interlaken_receiver(receiver)#3
# Loading work.interlaken_receiver(receiver)#4
run 150us
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 347854 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 353644 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830021 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830150 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 16726764 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 17652307 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# Break key hit
# Break at /data/et/myronm/wupper-interlaken/firmware/simulation/interlaken_interface_tb.vhd line 93
project compileoutofdate
# Compile of interlaken_interface_tb.vhd was successful.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 4 errors.
# 3 compiles, 2 failed with 5 errors.
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.interlaken_interface(interface) because work.interlaken_transmitter_multichannel has changed.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_stream_package
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.interlaken_package(body)
# Loading work.interlaken_interface_tb(tb)#1
# Loading work.glbl(fast)
# Loading xpm.vcomponents
# Loading work.interlaken_interface(interface)#1
# Loading work.transceiver_10g_64b67b(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_support(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_init(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_multi_gt(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt(structure)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.gthe2_channel(gthe2_channel_v)#1
# Loading secureip.GTHE2_CHANNEL_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_66(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_67(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_68(structure)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut5(lut5_v)#1
# Loading unisim.lut6(lut6_v)#1
# Loading unisim.fdre(fdre_v)#1
# Loading unisim.fdre(fdre_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm(structure)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.fdre(fdre_v)#3
# Loading unisim.fdpe(fdpe_v)#1
# Loading unisim.fdse(fdse_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_57(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_58(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_59(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_60(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_61(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_62(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_63(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_64(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_65(structure)#1
# Loading unisim.carry4(carry4_v)#1
# Loading unisim.fdse(fdse_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_51(structure)#1
# Loading unisim.muxf7(muxf7_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_52(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_53(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_54(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_55(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_56(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_1(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_42(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_43(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_44(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_45(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_46(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_47(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_48(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_49(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_50(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_2(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_36(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_37(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_38(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_39(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_40(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_41(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_3(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_27(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_28(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_29(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_30(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_31(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_32(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_33(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_34(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_35(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_4(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_21(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_22(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_23(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_24(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_25(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_26(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_5(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_12(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_13(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_14(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_15(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_16(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_17(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_18(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_19(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_20(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_6(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_7(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_8(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_9(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_10(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_11(structure)#1
# Loading unisim.bufg(bufg_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common(structure)#1
# Loading unisim.gthe2_common(gthe2_common_v)#1
# Loading secureip.GTHE2_COMMON_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common_reset(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_usrclk_source(structure)#1
# Loading unisim.ibufds_gte2(ibufds_gte2_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module(structure)#1
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module_0(structure)#1
# Loading work.transceiver_10g_64b67b_block_sync_sm(rtl)#1
# Loading work.interlaken_transmitter_multichannel(transmitter)#1
# Loading work.interlaken_transmitter(transmitter)#1
# Loading work.burst_framer(framing)#1
# Loading work.crc_24(rtl)#1
# Loading work.meta_framer(framing)#1
# Loading work.crc_32(rtl)#1
# Loading work.scrambler(scrambling)#1
# Loading work.encoder(encoding)#1
# Loading work.axis64fifo(rtl)#1
# Loading sv_std.std
# Loading xpm.xpm_fifo_axis(fast)
# Loading xpm.xpm_cdc_sync_rst(fast__1)
# Loading xpm.xpm_fifo_base(fast)
# Loading xpm.xpm_fifo_rst(fast)
# Loading xpm.xpm_fifo_reg_bit(fast)
# Loading xpm.xpm_counter_updn(fast)
# Loading xpm.xpm_counter_updn(fast__1)
# Loading xpm.xpm_counter_updn(fast__2)
# Loading xpm.xpm_cdc_sync_rst(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading xpm.xpm_cdc_gray(fast)
# Loading xpm.xpm_fifo_reg_vec(fast)
# Loading xpm.xpm_cdc_gray(fast__1)
# Loading xpm.xpm_fifo_reg_vec(fast__1)
# Loading xpm.xpm_cdc_gray(fast__2)
# Loading xpm.xpm_counter_updn(fast__4)
# Loading work.interlaken_transmitter(transmitter)#2
# Loading work.interlaken_transmitter(transmitter)#3
# Loading work.interlaken_transmitter(transmitter)#4
# Loading work.interlaken_receiver_multichannel(receiver)#1
# Loading work.interlaken_receiver(receiver)#1
# Loading work.burst_deframer(deframing)#1
# Loading work.meta_deframer(deframing)#1
# Loading work.descrambler(behavior)#1
# Loading work.decoder(decoding)#1
# Loading work.interlaken_receiver(receiver)#2
# Loading work.interlaken_receiver(receiver)#3
# Loading work.interlaken_receiver(receiver)#4
run 80us
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 347854 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 353644 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830021 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830150 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 16726764 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 17652307 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
project compileoutofdate
# Compile of interlaken_interface_tb.vhd was successful.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 4 errors.
# 3 compiles, 2 failed with 5 errors.
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.interlaken_interface(interface) because work.interlaken_transmitter_multichannel has changed.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_stream_package
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.interlaken_package(body)
# Loading work.interlaken_interface_tb(tb)#1
# Loading work.glbl(fast)
# Loading xpm.vcomponents
# Loading work.interlaken_interface(interface)#1
# Loading work.transceiver_10g_64b67b(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_support(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_init(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_multi_gt(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt(structure)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.gthe2_channel(gthe2_channel_v)#1
# Loading secureip.GTHE2_CHANNEL_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_66(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_67(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_68(structure)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut5(lut5_v)#1
# Loading unisim.lut6(lut6_v)#1
# Loading unisim.fdre(fdre_v)#1
# Loading unisim.fdre(fdre_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm(structure)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.fdre(fdre_v)#3
# Loading unisim.fdpe(fdpe_v)#1
# Loading unisim.fdse(fdse_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_57(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_58(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_59(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_60(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_61(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_62(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_63(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_64(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_65(structure)#1
# Loading unisim.carry4(carry4_v)#1
# Loading unisim.fdse(fdse_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_51(structure)#1
# Loading unisim.muxf7(muxf7_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_52(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_53(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_54(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_55(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_56(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_1(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_42(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_43(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_44(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_45(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_46(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_47(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_48(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_49(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_50(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_2(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_36(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_37(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_38(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_39(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_40(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_41(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_3(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_27(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_28(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_29(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_30(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_31(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_32(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_33(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_34(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_35(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_4(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_21(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_22(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_23(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_24(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_25(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_26(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_5(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_12(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_13(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_14(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_15(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_16(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_17(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_18(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_19(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_20(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_6(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_7(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_8(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_9(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_10(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_11(structure)#1
# Loading unisim.bufg(bufg_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common(structure)#1
# Loading unisim.gthe2_common(gthe2_common_v)#1
# Loading secureip.GTHE2_COMMON_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common_reset(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_usrclk_source(structure)#1
# Loading unisim.ibufds_gte2(ibufds_gte2_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module(structure)#1
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module_0(structure)#1
# Loading work.transceiver_10g_64b67b_block_sync_sm(rtl)#1
# Loading work.interlaken_transmitter_multichannel(transmitter)#1
# Loading work.interlaken_transmitter(transmitter)#1
# Loading work.burst_framer(framing)#1
# Loading work.crc_24(rtl)#1
# Loading work.meta_framer(framing)#1
# Loading work.crc_32(rtl)#1
# Loading work.scrambler(scrambling)#1
# Loading work.encoder(encoding)#1
# Loading work.axis64fifo(rtl)#1
# Loading sv_std.std
# Loading xpm.xpm_fifo_axis(fast)
# Loading xpm.xpm_cdc_sync_rst(fast__1)
# Loading xpm.xpm_fifo_base(fast)
# Loading xpm.xpm_fifo_rst(fast)
# Loading xpm.xpm_fifo_reg_bit(fast)
# Loading xpm.xpm_counter_updn(fast)
# Loading xpm.xpm_counter_updn(fast__1)
# Loading xpm.xpm_counter_updn(fast__2)
# Loading xpm.xpm_cdc_sync_rst(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading xpm.xpm_cdc_gray(fast)
# Loading xpm.xpm_fifo_reg_vec(fast)
# Loading xpm.xpm_cdc_gray(fast__1)
# Loading xpm.xpm_fifo_reg_vec(fast__1)
# Loading xpm.xpm_cdc_gray(fast__2)
# Loading xpm.xpm_counter_updn(fast__4)
# Loading work.interlaken_transmitter(transmitter)#2
# Loading work.interlaken_transmitter(transmitter)#3
# Loading work.interlaken_transmitter(transmitter)#4
# Loading work.interlaken_receiver_multichannel(receiver)#1
# Loading work.interlaken_receiver(receiver)#1
# Loading work.burst_deframer(deframing)#1
# Loading work.meta_deframer(deframing)#1
# Loading work.descrambler(behavior)#1
# Loading work.decoder(decoding)#1
# Loading work.interlaken_receiver(receiver)#2
# Loading work.interlaken_receiver(receiver)#3
# Loading work.interlaken_receiver(receiver)#4
run 80us
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 347854 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 353644 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830021 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830150 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 16726764 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 17652307 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# Break key hit
# Simulation stop requested.
project compileoutofdate
# Compile of interlaken_interface_tb.vhd was successful.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 4 errors.
# 3 compiles, 2 failed with 5 errors.
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.interlaken_interface(interface) because work.interlaken_transmitter_multichannel has changed.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_stream_package
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.interlaken_package(body)
# Loading work.interlaken_interface_tb(tb)#1
# Loading work.glbl(fast)
# Loading xpm.vcomponents
# Loading work.interlaken_interface(interface)#1
# Loading work.transceiver_10g_64b67b(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_support(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_init(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_multi_gt(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt(structure)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.gthe2_channel(gthe2_channel_v)#1
# Loading secureip.GTHE2_CHANNEL_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_66(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_67(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_68(structure)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut5(lut5_v)#1
# Loading unisim.lut6(lut6_v)#1
# Loading unisim.fdre(fdre_v)#1
# Loading unisim.fdre(fdre_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm(structure)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.fdre(fdre_v)#3
# Loading unisim.fdpe(fdpe_v)#1
# Loading unisim.fdse(fdse_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_57(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_58(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_59(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_60(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_61(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_62(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_63(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_64(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_65(structure)#1
# Loading unisim.carry4(carry4_v)#1
# Loading unisim.fdse(fdse_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_51(structure)#1
# Loading unisim.muxf7(muxf7_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_52(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_53(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_54(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_55(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_56(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_1(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_42(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_43(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_44(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_45(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_46(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_47(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_48(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_49(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_50(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_2(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_36(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_37(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_38(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_39(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_40(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_41(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_3(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_27(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_28(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_29(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_30(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_31(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_32(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_33(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_34(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_35(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_4(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_21(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_22(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_23(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_24(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_25(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_26(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_5(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_12(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_13(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_14(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_15(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_16(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_17(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_18(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_19(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_20(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_6(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_7(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_8(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_9(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_10(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_11(structure)#1
# Loading unisim.bufg(bufg_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common(structure)#1
# Loading unisim.gthe2_common(gthe2_common_v)#1
# Loading secureip.GTHE2_COMMON_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common_reset(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_usrclk_source(structure)#1
# Loading unisim.ibufds_gte2(ibufds_gte2_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module(structure)#1
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module_0(structure)#1
# Loading work.transceiver_10g_64b67b_block_sync_sm(rtl)#1
# Loading work.interlaken_transmitter_multichannel(transmitter)#1
# Loading work.interlaken_transmitter(transmitter)#1
# Loading work.burst_framer(framing)#1
# Loading work.crc_24(rtl)#1
# Loading work.meta_framer(framing)#1
# Loading work.crc_32(rtl)#1
# Loading work.scrambler(scrambling)#1
# Loading work.encoder(encoding)#1
# Loading work.axis64fifo(rtl)#1
# Loading sv_std.std
# Loading xpm.xpm_fifo_axis(fast)
# Loading xpm.xpm_cdc_sync_rst(fast__1)
# Loading xpm.xpm_fifo_base(fast)
# Loading xpm.xpm_fifo_rst(fast)
# Loading xpm.xpm_fifo_reg_bit(fast)
# Loading xpm.xpm_counter_updn(fast)
# Loading xpm.xpm_counter_updn(fast__1)
# Loading xpm.xpm_counter_updn(fast__2)
# Loading xpm.xpm_cdc_sync_rst(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading xpm.xpm_cdc_gray(fast)
# Loading xpm.xpm_fifo_reg_vec(fast)
# Loading xpm.xpm_cdc_gray(fast__1)
# Loading xpm.xpm_fifo_reg_vec(fast__1)
# Loading xpm.xpm_cdc_gray(fast__2)
# Loading xpm.xpm_counter_updn(fast__4)
# Loading work.interlaken_transmitter(transmitter)#2
# Loading work.interlaken_transmitter(transmitter)#3
# Loading work.interlaken_transmitter(transmitter)#4
# Loading work.interlaken_receiver_multichannel(receiver)#1
# Loading work.interlaken_receiver(receiver)#1
# Loading work.burst_deframer(deframing)#1
# Loading work.meta_deframer(deframing)#1
# Loading work.descrambler(behavior)#1
# Loading work.decoder(decoding)#1
# Loading work.interlaken_receiver(receiver)#2
# Loading work.interlaken_receiver(receiver)#3
# Loading work.interlaken_receiver(receiver)#4
project compileoutofdate
# Compile of interlaken_interface_tb.vhd was successful.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 4 errors.
# 3 compiles, 2 failed with 5 errors.
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.interlaken_interface(interface) because work.interlaken_transmitter_multichannel has changed.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_stream_package
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.interlaken_package(body)
# Loading work.interlaken_interface_tb(tb)#1
# Loading work.glbl(fast)
# Loading xpm.vcomponents
# Loading work.interlaken_interface(interface)#1
# Loading work.transceiver_10g_64b67b(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_support(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_init(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_multi_gt(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt(structure)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.gthe2_channel(gthe2_channel_v)#1
# Loading secureip.GTHE2_CHANNEL_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_66(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_67(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_68(structure)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut5(lut5_v)#1
# Loading unisim.lut6(lut6_v)#1
# Loading unisim.fdre(fdre_v)#1
# Loading unisim.fdre(fdre_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm(structure)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.fdre(fdre_v)#3
# Loading unisim.fdpe(fdpe_v)#1
# Loading unisim.fdse(fdse_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_57(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_58(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_59(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_60(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_61(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_62(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_63(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_64(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_65(structure)#1
# Loading unisim.carry4(carry4_v)#1
# Loading unisim.fdse(fdse_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_51(structure)#1
# Loading unisim.muxf7(muxf7_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_52(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_53(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_54(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_55(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_56(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_1(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_42(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_43(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_44(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_45(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_46(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_47(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_48(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_49(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_50(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_2(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_36(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_37(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_38(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_39(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_40(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_41(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_3(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_27(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_28(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_29(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_30(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_31(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_32(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_33(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_34(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_35(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_4(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_21(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_22(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_23(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_24(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_25(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_26(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_5(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_12(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_13(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_14(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_15(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_16(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_17(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_18(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_19(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_20(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_6(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_7(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_8(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_9(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_10(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_11(structure)#1
# Loading unisim.bufg(bufg_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common(structure)#1
# Loading unisim.gthe2_common(gthe2_common_v)#1
# Loading secureip.GTHE2_COMMON_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common_reset(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_usrclk_source(structure)#1
# Loading unisim.ibufds_gte2(ibufds_gte2_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module(structure)#1
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module_0(structure)#1
# Loading work.transceiver_10g_64b67b_block_sync_sm(rtl)#1
# Loading work.interlaken_transmitter_multichannel(transmitter)#1
# Loading work.interlaken_transmitter(transmitter)#1
# Loading work.burst_framer(framing)#1
# Loading work.crc_24(rtl)#1
# Loading work.meta_framer(framing)#1
# Loading work.crc_32(rtl)#1
# Loading work.scrambler(scrambling)#1
# Loading work.encoder(encoding)#1
# Loading work.axis64fifo(rtl)#1
# Loading sv_std.std
# Loading xpm.xpm_fifo_axis(fast)
# Loading xpm.xpm_cdc_sync_rst(fast__1)
# Loading xpm.xpm_fifo_base(fast)
# Loading xpm.xpm_fifo_rst(fast)
# Loading xpm.xpm_fifo_reg_bit(fast)
# Loading xpm.xpm_counter_updn(fast)
# Loading xpm.xpm_counter_updn(fast__1)
# Loading xpm.xpm_counter_updn(fast__2)
# Loading xpm.xpm_cdc_sync_rst(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading xpm.xpm_cdc_gray(fast)
# Loading xpm.xpm_fifo_reg_vec(fast)
# Loading xpm.xpm_cdc_gray(fast__1)
# Loading xpm.xpm_fifo_reg_vec(fast__1)
# Loading xpm.xpm_cdc_gray(fast__2)
# Loading xpm.xpm_counter_updn(fast__4)
# Loading work.interlaken_transmitter(transmitter)#2
# Loading work.interlaken_transmitter(transmitter)#3
# Loading work.interlaken_transmitter(transmitter)#4
# Loading work.interlaken_receiver_multichannel(receiver)#1
# Loading work.interlaken_receiver(receiver)#1
# Loading work.burst_deframer(deframing)#1
# Loading work.meta_deframer(deframing)#1
# Loading work.descrambler(behavior)#1
# Loading work.decoder(decoding)#1
# Loading work.interlaken_receiver(receiver)#2
# Loading work.interlaken_receiver(receiver)#3
# Loading work.interlaken_receiver(receiver)#4
run 80us
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 347854 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 353644 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830021 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830150 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 16726764 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 17652307 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# Break key hit
project compileoutofdate
# Compile of encoder.vhd was successful.
# Compile of scrambler.vhd was successful.
# Compile of interlaken_interface_tb.vhd was successful.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 4 errors.
# 5 compiles, 2 failed with 5 errors.
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.interlaken_interface(interface) because work.interlaken_transmitter_multichannel has changed.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_stream_package
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.interlaken_package(body)
# Loading work.interlaken_interface_tb(tb)#1
# Loading work.glbl(fast)
# Loading xpm.vcomponents
# Loading work.interlaken_interface(interface)#1
# Loading work.transceiver_10g_64b67b(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_support(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_init(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_multi_gt(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt(structure)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.gthe2_channel(gthe2_channel_v)#1
# Loading secureip.GTHE2_CHANNEL_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_66(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_67(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_68(structure)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut5(lut5_v)#1
# Loading unisim.lut6(lut6_v)#1
# Loading unisim.fdre(fdre_v)#1
# Loading unisim.fdre(fdre_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm(structure)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.fdre(fdre_v)#3
# Loading unisim.fdpe(fdpe_v)#1
# Loading unisim.fdse(fdse_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_57(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_58(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_59(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_60(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_61(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_62(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_63(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_64(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_65(structure)#1
# Loading unisim.carry4(carry4_v)#1
# Loading unisim.fdse(fdse_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_51(structure)#1
# Loading unisim.muxf7(muxf7_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_52(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_53(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_54(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_55(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_56(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_1(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_42(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_43(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_44(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_45(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_46(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_47(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_48(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_49(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_50(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_2(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_36(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_37(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_38(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_39(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_40(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_41(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_3(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_27(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_28(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_29(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_30(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_31(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_32(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_33(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_34(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_35(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_4(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_21(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_22(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_23(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_24(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_25(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_26(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_5(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_12(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_13(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_14(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_15(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_16(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_17(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_18(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_19(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_20(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_6(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_7(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_8(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_9(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_10(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_11(structure)#1
# Loading unisim.bufg(bufg_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common(structure)#1
# Loading unisim.gthe2_common(gthe2_common_v)#1
# Loading secureip.GTHE2_COMMON_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common_reset(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_usrclk_source(structure)#1
# Loading unisim.ibufds_gte2(ibufds_gte2_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module(structure)#1
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module_0(structure)#1
# Loading work.transceiver_10g_64b67b_block_sync_sm(rtl)#1
# Loading work.interlaken_transmitter_multichannel(transmitter)#1
# Loading work.interlaken_transmitter(transmitter)#1
# Loading work.burst_framer(framing)#1
# Loading work.crc_24(rtl)#1
# Loading work.meta_framer(framing)#1
# Loading work.crc_32(rtl)#1
# Loading work.scrambler(scrambling)#1
# Loading work.encoder(encoding)#1
# Loading work.axis64fifo(rtl)#1
# Loading sv_std.std
# Loading xpm.xpm_fifo_axis(fast)
# Loading xpm.xpm_cdc_sync_rst(fast__1)
# Loading xpm.xpm_fifo_base(fast)
# Loading xpm.xpm_fifo_rst(fast)
# Loading xpm.xpm_fifo_reg_bit(fast)
# Loading xpm.xpm_counter_updn(fast)
# Loading xpm.xpm_counter_updn(fast__1)
# Loading xpm.xpm_counter_updn(fast__2)
# Loading xpm.xpm_cdc_sync_rst(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading xpm.xpm_cdc_gray(fast)
# Loading xpm.xpm_fifo_reg_vec(fast)
# Loading xpm.xpm_cdc_gray(fast__1)
# Loading xpm.xpm_fifo_reg_vec(fast__1)
# Loading xpm.xpm_cdc_gray(fast__2)
# Loading xpm.xpm_counter_updn(fast__4)
# Loading work.interlaken_transmitter(transmitter)#2
# Loading work.interlaken_transmitter(transmitter)#3
# Loading work.interlaken_transmitter(transmitter)#4
# Loading work.interlaken_receiver_multichannel(receiver)#1
# Loading work.interlaken_receiver(receiver)#1
# Loading work.burst_deframer(deframing)#1
# Loading work.meta_deframer(deframing)#1
# Loading work.descrambler(behavior)#1
# Loading work.decoder(decoding)#1
# Loading work.interlaken_receiver(receiver)#2
# Loading work.interlaken_receiver(receiver)#3
# Loading work.interlaken_receiver(receiver)#4
run 80us
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 347854 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 353644 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830021 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830150 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 16726764 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 17648796 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Fatal: (vsim-3421) Value 66 is out of range 0 to 65.
#    Time: 27213880 ps  Iteration: 10  Process: /interlaken_interface_tb/uut/Interlaken_RX/g_lanes(3)/lane_rx/Decoder/output File: /data/et/myronm/wupper-interlaken/firmware/sources/interlaken/receiver/decoder.vhd Line: 167
# Fatal error in Process output at /data/et/myronm/wupper-interlaken/firmware/sources/interlaken/receiver/decoder.vhd line 167
# 
# HDL call sequence:
# Stopped at /data/et/myronm/wupper-interlaken/firmware/sources/interlaken/receiver/decoder.vhd 167 Process output
# 
project compileoutofdate
# Compile of encoder.vhd was successful.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 4 errors.
# 3 compiles, 2 failed with 5 errors.
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.interlaken_interface(interface) because work.interlaken_transmitter_multichannel has changed.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_stream_package
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.interlaken_package(body)
# Loading work.interlaken_interface_tb(tb)#1
# Loading work.glbl(fast)
# Loading xpm.vcomponents
# Loading work.interlaken_interface(interface)#1
# Loading work.transceiver_10g_64b67b(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_support(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_init(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_multi_gt(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt(structure)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.gthe2_channel(gthe2_channel_v)#1
# Loading secureip.GTHE2_CHANNEL_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_66(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_67(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_68(structure)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut5(lut5_v)#1
# Loading unisim.lut6(lut6_v)#1
# Loading unisim.fdre(fdre_v)#1
# Loading unisim.fdre(fdre_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm(structure)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.fdre(fdre_v)#3
# Loading unisim.fdpe(fdpe_v)#1
# Loading unisim.fdse(fdse_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_57(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_58(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_59(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_60(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_61(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_62(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_63(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_64(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_65(structure)#1
# Loading unisim.carry4(carry4_v)#1
# Loading unisim.fdse(fdse_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_51(structure)#1
# Loading unisim.muxf7(muxf7_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_52(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_53(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_54(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_55(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_56(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_1(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_42(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_43(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_44(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_45(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_46(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_47(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_48(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_49(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_50(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_2(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_36(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_37(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_38(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_39(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_40(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_41(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_3(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_27(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_28(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_29(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_30(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_31(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_32(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_33(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_34(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_35(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_4(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_21(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_22(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_23(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_24(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_25(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_26(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_5(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_12(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_13(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_14(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_15(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_16(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_17(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_18(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_19(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_20(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_6(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_7(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_8(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_9(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_10(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_11(structure)#1
# Loading unisim.bufg(bufg_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common(structure)#1
# Loading unisim.gthe2_common(gthe2_common_v)#1
# Loading secureip.GTHE2_COMMON_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common_reset(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_usrclk_source(structure)#1
# Loading unisim.ibufds_gte2(ibufds_gte2_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module(structure)#1
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module_0(structure)#1
# Loading work.transceiver_10g_64b67b_block_sync_sm(rtl)#1
# Loading work.interlaken_transmitter_multichannel(transmitter)#1
# Loading work.interlaken_transmitter(transmitter)#1
# Loading work.burst_framer(framing)#1
# Loading work.crc_24(rtl)#1
# Loading work.meta_framer(framing)#1
# Loading work.crc_32(rtl)#1
# Loading work.scrambler(scrambling)#1
# Loading work.encoder(encoding)#1
# Loading work.axis64fifo(rtl)#1
# Loading sv_std.std
# Loading xpm.xpm_fifo_axis(fast)
# Loading xpm.xpm_cdc_sync_rst(fast__1)
# Loading xpm.xpm_fifo_base(fast)
# Loading xpm.xpm_fifo_rst(fast)
# Loading xpm.xpm_fifo_reg_bit(fast)
# Loading xpm.xpm_counter_updn(fast)
# Loading xpm.xpm_counter_updn(fast__1)
# Loading xpm.xpm_counter_updn(fast__2)
# Loading xpm.xpm_cdc_sync_rst(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading xpm.xpm_cdc_gray(fast)
# Loading xpm.xpm_fifo_reg_vec(fast)
# Loading xpm.xpm_cdc_gray(fast__1)
# Loading xpm.xpm_fifo_reg_vec(fast__1)
# Loading xpm.xpm_cdc_gray(fast__2)
# Loading xpm.xpm_counter_updn(fast__4)
# Loading work.interlaken_transmitter(transmitter)#2
# Loading work.interlaken_transmitter(transmitter)#3
# Loading work.interlaken_transmitter(transmitter)#4
# Loading work.interlaken_receiver_multichannel(receiver)#1
# Loading work.interlaken_receiver(receiver)#1
# Loading work.burst_deframer(deframing)#1
# Loading work.meta_deframer(deframing)#1
# Loading work.descrambler(behavior)#1
# Loading work.decoder(decoding)#1
# Loading work.interlaken_receiver(receiver)#2
# Loading work.interlaken_receiver(receiver)#3
# Loading work.interlaken_receiver(receiver)#4
run 80us
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 347854 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 353644 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830021 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830150 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 16726764 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 17652307 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
project compileoutofdate
# Compile of axi_stream_package.vhd was successful.
# Compile of axis64Fifo.vhd was successful.
# Compile of crc-24.vhd was successful.
# Compile of crc-32.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of deframing_burst.vhd was successful.
# Compile of deframing_meta.vhd was successful.
# Compile of descrambler.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of framing_burst.vhd was successful.
# Compile of framing_meta.vhd was successful.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 7 errors.
# 13 compiles, 2 failed with 8 errors.
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.interlaken_interface_tb because work.axi_stream_package has changed.
# ** Warning: (vopt-13) Recompile work.interlaken_interface because work.axi_stream_package has changed.
# ** Warning: (vopt-12) Recompile work.interlaken_interface_tb(tb) after work.interlaken_interface_tb, work.interlaken_interface are recompiled.
# ** Warning: (vopt-13) Recompile work.interlaken_interface_tb(tb) because work.axi_stream_package has changed.
# ** Warning: (vopt-13) Recompile work.interlaken_transmitter_multichannel because work.axi_stream_package has changed.
# ** Warning: (vopt-13) Recompile work.interlaken_receiver_multichannel because work.axi_stream_package has changed.
# ** Warning: (vopt-12) Recompile work.interlaken_interface(interface) after work.interlaken_interface, work.interlaken_transmitter_multichannel, work.interlaken_receiver_multichannel are recompiled.
# ** Warning: (vopt-13) Recompile work.interlaken_interface(interface) because work.axi_stream_package has changed.
# ** Warning: (vopt-13) Recompile work.interlaken_transmitter because work.axi_stream_package has changed.
# ** Warning: (vopt-12) Recompile work.interlaken_transmitter_multichannel(transmitter) after work.interlaken_transmitter_multichannel, work.interlaken_transmitter are recompiled.
# ** Warning: (vopt-13) Recompile work.interlaken_transmitter_multichannel(transmitter) because work.axi_stream_package, work.axis64fifo have changed.
# ** Warning: (vopt-13) Recompile work.interlaken_receiver because work.axi_stream_package has changed.
# ** Warning: (vopt-12) Recompile work.interlaken_receiver_multichannel(receiver) after work.interlaken_receiver_multichannel, work.interlaken_receiver are recompiled.
# ** Warning: (vopt-13) Recompile work.interlaken_receiver_multichannel(receiver) because work.axi_stream_package, work.axis64fifo have changed.
# ** Warning: (vopt-12) Recompile work.interlaken_transmitter(transmitter) after work.interlaken_transmitter is recompiled.
# ** Warning: (vopt-13) Recompile work.interlaken_transmitter(transmitter) because work.axi_stream_package, work.burst_framer, work.meta_framer have changed.
# ** Warning: (vopt-12) Recompile work.interlaken_receiver(receiver) after work.interlaken_receiver is recompiled.
# ** Warning: (vopt-13) Recompile work.interlaken_receiver(receiver) because work.axi_stream_package, work.descrambler have changed.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Descrambler(behavior)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Burst_Framer(framing)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Burst_Deframer(Deframing)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Meta_Framer(framing)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Decoder(Decoding)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_stream_package
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.interlaken_package(body)
# Loading work.interlaken_interface_tb(tb)#1
# Loading work.glbl(fast)
# Loading xpm.vcomponents
# Loading work.interlaken_interface(interface)#1
# Loading work.transceiver_10g_64b67b(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_support(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_init(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_multi_gt(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt(structure)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.gthe2_channel(gthe2_channel_v)#1
# Loading secureip.GTHE2_CHANNEL_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_66(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_67(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_68(structure)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut5(lut5_v)#1
# Loading unisim.lut6(lut6_v)#1
# Loading unisim.fdre(fdre_v)#1
# Loading unisim.fdre(fdre_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm(structure)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.fdre(fdre_v)#3
# Loading unisim.fdpe(fdpe_v)#1
# Loading unisim.fdse(fdse_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_57(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_58(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_59(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_60(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_61(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_62(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_63(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_64(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_65(structure)#1
# Loading unisim.carry4(carry4_v)#1
# Loading unisim.fdse(fdse_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_51(structure)#1
# Loading unisim.muxf7(muxf7_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_52(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_53(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_54(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_55(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_56(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_1(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_42(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_43(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_44(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_45(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_46(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_47(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_48(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_49(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_50(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_2(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_36(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_37(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_38(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_39(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_40(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_41(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_3(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_27(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_28(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_29(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_30(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_31(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_32(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_33(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_34(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_35(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_4(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_21(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_22(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_23(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_24(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_25(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_26(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_5(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_12(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_13(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_14(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_15(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_16(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_17(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_18(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_19(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_20(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_6(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_7(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_8(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_9(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_10(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_11(structure)#1
# Loading unisim.bufg(bufg_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common(structure)#1
# Loading unisim.gthe2_common(gthe2_common_v)#1
# Loading secureip.GTHE2_COMMON_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common_reset(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_usrclk_source(structure)#1
# Loading unisim.ibufds_gte2(ibufds_gte2_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module(structure)#1
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module_0(structure)#1
# Loading work.transceiver_10g_64b67b_block_sync_sm(rtl)#1
# Loading work.interlaken_transmitter_multichannel(transmitter)#1
# Loading work.interlaken_transmitter(transmitter)#1
# Loading work.burst_framer(framing)#1
# Loading work.crc_24(rtl)#1
# Loading work.meta_framer(framing)#1
# Loading work.crc_32(rtl)#1
# Loading work.scrambler(scrambling)#1
# Loading work.encoder(encoding)#1
# Loading work.axis64fifo(rtl)#1
# Loading sv_std.std
# Loading xpm.xpm_fifo_axis(fast)
# Loading xpm.xpm_cdc_sync_rst(fast__1)
# Loading xpm.xpm_fifo_base(fast)
# Loading xpm.xpm_fifo_rst(fast)
# Loading xpm.xpm_fifo_reg_bit(fast)
# Loading xpm.xpm_counter_updn(fast)
# Loading xpm.xpm_counter_updn(fast__1)
# Loading xpm.xpm_counter_updn(fast__2)
# Loading xpm.xpm_cdc_sync_rst(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading xpm.xpm_cdc_gray(fast)
# Loading xpm.xpm_fifo_reg_vec(fast)
# Loading xpm.xpm_cdc_gray(fast__1)
# Loading xpm.xpm_fifo_reg_vec(fast__1)
# Loading xpm.xpm_cdc_gray(fast__2)
# Loading xpm.xpm_counter_updn(fast__4)
# Loading work.interlaken_transmitter(transmitter)#2
# Loading work.interlaken_transmitter(transmitter)#3
# Loading work.interlaken_transmitter(transmitter)#4
# Loading work.interlaken_receiver_multichannel(receiver)#1
# Loading work.interlaken_receiver(receiver)#1
# Loading work.burst_deframer(deframing)#1
# Loading work.meta_deframer(deframing)#1
# Loading work.descrambler(behavior)#1
# Loading work.decoder(decoding)#1
# Loading work.interlaken_receiver(receiver)#2
# Loading work.interlaken_receiver(receiver)#3
# Loading work.interlaken_receiver(receiver)#4
run 80us
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 347854 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 353644 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830021 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830150 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 16726764 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 17648796 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Fatal: (vsim-3421) Value 66 is out of range 0 to 65.
#    Time: 27213877 ps  Iteration: 10  Process: /interlaken_interface_tb/uut/Interlaken_RX/g_lanes(3)/lane_rx/Decoder/output File: /data/et/myronm/wupper-interlaken/firmware/sources/interlaken/receiver/decoder.vhd Line: 167
# Fatal error in Process output at /data/et/myronm/wupper-interlaken/firmware/sources/interlaken/receiver/decoder.vhd line 167
# 
# HDL call sequence:
# Stopped at /data/et/myronm/wupper-interlaken/firmware/sources/interlaken/receiver/decoder.vhd 167 Process output
# 
project compileoutofdate
# Compile of interlaken_package.vhd was successful.
# Compile of interlaken_receiver.vhd was successful.
# Compile of interlaken_receiver_multiChannel.vhd was successful.
# Compile of transceiver_10g_64b67b_block_sync_sm.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of framing_burst.vhd was successful.
# Compile of scrambler.vhd was successful.
# Compile of interlaken_interface.vhd failed with 3 errors.
# Compile of interlaken_interface_tb.vhd was successful.
# Compile of interlaken_transmitter.vhd was successful.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 7 errors.
# 12 compiles, 3 failed with 11 errors.
project compileoutofdate
# Compile of interlaken_interface.vhd failed with 3 errors.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 7 errors.
# 3 compiles, 3 failed with 11 errors.
project compileoutofdate
# Compile of interlaken_interface.vhd failed with 3 errors.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 7 errors.
# 3 compiles, 3 failed with 11 errors.
project compileoutofdate
# Compile of interlaken_interface.vhd failed with 3 errors.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 7 errors.
# 3 compiles, 3 failed with 11 errors.

project compileoutofdate
# Compile of interlaken_interface.vhd failed with 3 errors.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 7 errors.
# 3 compiles, 3 failed with 11 errors.




projectcompileall
# invalid command name "projectcompileall"
project compileall
# Compile of data_width_package_256.vhd was successful.
# Compile of data_width_package_512.vhd was successful.
# Compile of pcie_clocking.vhd was successful.
# Compile of pcie_slow_clock.vhd was successful.
# Compile of pcie_init.vhd was successful.
# Compile of dna.vhd was successful.
# Compile of i2c.vhd was successful with warnings.
# Compile of interlaken_package.vhd was successful.
# Compile of axi_stream_package.vhd was successful.
# Compile of axis64Fifo.vhd was successful.
# Compile of crc-24.vhd was successful.
# Compile of crc-32.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of deframing_burst.vhd was successful.
# Compile of deframing_meta.vhd was successful.
# Compile of descrambler.vhd was successful.
# Compile of interlaken_receiver.vhd was successful.
# Compile of interlaken_receiver_multiChannel.vhd was successful.
# Compile of transceiver_10g_64b67b_block_sync_sm.vhd was successful.
# Compile of encoder.vhd was successful.
# Compile of framing_burst.vhd was successful.
# Compile of framing_meta.vhd was successful.
# Compile of interlaken_transmitter_multiChannel.vhd was successful.
# Compile of scrambler.vhd was successful.
# Compile of interlaken_interface.vhd was successful.
# Compile of LFSR.vhd was successful.
# Compile of wb_syscon.vhd was successful.
# Compile of genram_pkg.vhd was successful.
# Compile of pcie_x8_gen3_3_0_stub.vhdl was successful.
# Compile of interlaken_interface_tb.vhd was successful.
# Compile of clk_wiz_regmap_sim_netlist.vhdl was successful.
# Compile of I2C_RDFifo_sim_netlist.vhdl was successful.
# Compile of I2C_WRFifo_sim_netlist.vhdl was successful.
# Compile of Transceiver_10g_64b67b_sim_netlist.vhdl was successful.
# Compile of clk_40MHz_sim_netlist.vhdl was successful.
# Compile of wishbone_memory_sim_netlist.vhdl was successful.
# Compile of wishbone_to_wupper_fifo_sim_netlist.vhdl was successful.
# Compile of wupper_to_wishbone_fifo_sim_netlist.vhdl was successful.
# Compile of fifo16KB_256bit_sim_netlist.vhdl was successful.
# Compile of fifo128KB_256bit_sim_netlist.vhdl was successful.
# Compile of pcie_package.vhd was successful.
# Compile of dma_control.vhd was successful.
# Compile of dma_read_write.vhd was successful.
# Compile of intr_ctrl.vhd was successful.
# Compile of wupper_core.vhd was successful.
# Compile of pcie_ep_wrap.vhd was successful.
# Compile of register_map_sync.vhd was successful.
# Compile of WupperFifos.vhd was successful.
# Compile of housekeeping.vhd was successful.
# Compile of i2c_interface.vhd was successful.
# Compile of interlaken_transmitter.vhd was successful.
# Compile of application.vhd was successful.
# Compile of wishbone_pkg.vhd was successful.
# Compile of wupper.vhd was successful.
# Compile of wb_memory.vhd was successful.
# Compile of wupper_to_wb.vhd was successful.
# Compile of xwb_crossbar.vhd was successful.
# Compile of wb_intercon.vhd was successful.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 1 errors.
# 60 compiles, 5 failed with 2 errors.
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Descrambler(behavior)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Burst_Framer(framing)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Burst_Deframer(Deframing)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Meta_Framer(framing)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Decoder(Decoding)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_stream_package
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.interlaken_package(body)
# Loading work.interlaken_interface_tb(tb)#1
# Loading work.glbl(fast)
# Loading xpm.vcomponents
# Loading work.interlaken_interface(interface)#1
# Loading work.transceiver_10g_64b67b(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_support(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_init(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_multi_gt(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt(structure)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.gthe2_channel(gthe2_channel_v)#1
# Loading secureip.GTHE2_CHANNEL_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_66(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_67(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_68(structure)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut5(lut5_v)#1
# Loading unisim.lut6(lut6_v)#1
# Loading unisim.fdre(fdre_v)#1
# Loading unisim.fdre(fdre_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm(structure)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.fdre(fdre_v)#3
# Loading unisim.fdpe(fdpe_v)#1
# Loading unisim.fdse(fdse_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_57(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_58(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_59(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_60(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_61(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_62(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_63(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_64(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_65(structure)#1
# Loading unisim.carry4(carry4_v)#1
# Loading unisim.fdse(fdse_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_51(structure)#1
# Loading unisim.muxf7(muxf7_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_52(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_53(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_54(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_55(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_56(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_1(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_42(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_43(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_44(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_45(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_46(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_47(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_48(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_49(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_50(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_2(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_36(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_37(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_38(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_39(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_40(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_41(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_3(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_27(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_28(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_29(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_30(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_31(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_32(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_33(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_34(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_35(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_4(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_21(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_22(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_23(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_24(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_25(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_26(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_5(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_12(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_13(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_14(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_15(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_16(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_17(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_18(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_19(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_20(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_6(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_7(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_8(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_9(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_10(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_11(structure)#1
# Loading unisim.bufg(bufg_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common(structure)#1
# Loading unisim.gthe2_common(gthe2_common_v)#1
# Loading secureip.GTHE2_COMMON_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common_reset(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_usrclk_source(structure)#1
# Loading unisim.ibufds_gte2(ibufds_gte2_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module(structure)#1
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module_0(structure)#1
# Loading work.transceiver_10g_64b67b_block_sync_sm(rtl)#1
# Loading work.interlaken_transmitter_multichannel(transmitter)#1
# Loading work.interlaken_transmitter(transmitter)#1
# Loading work.burst_framer(framing)#1
# Loading work.crc_24(rtl)#1
# Loading work.meta_framer(framing)#1
# Loading work.crc_32(rtl)#1
# Loading work.scrambler(scrambling)#1
# Loading work.encoder(encoding)#1
# Loading work.axis64fifo(rtl)#1
# Loading sv_std.std
# Loading xpm.xpm_fifo_axis(fast)
# Loading xpm.xpm_cdc_sync_rst(fast__1)
# Loading xpm.xpm_fifo_base(fast)
# Loading xpm.xpm_fifo_rst(fast)
# Loading xpm.xpm_fifo_reg_bit(fast)
# Loading xpm.xpm_counter_updn(fast)
# Loading xpm.xpm_counter_updn(fast__1)
# Loading xpm.xpm_counter_updn(fast__2)
# Loading xpm.xpm_cdc_sync_rst(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading xpm.xpm_cdc_gray(fast)
# Loading xpm.xpm_fifo_reg_vec(fast)
# Loading xpm.xpm_cdc_gray(fast__1)
# Loading xpm.xpm_fifo_reg_vec(fast__1)
# Loading xpm.xpm_cdc_gray(fast__2)
# Loading xpm.xpm_counter_updn(fast__4)
# Loading work.interlaken_transmitter(transmitter)#2
# Loading work.interlaken_transmitter(transmitter)#3
# Loading work.interlaken_transmitter(transmitter)#4
# Loading work.interlaken_receiver_multichannel(receiver)#1
# Loading work.interlaken_receiver(receiver)#1
# Loading work.burst_deframer(deframing)#1
# Loading work.meta_deframer(deframing)#1
# Loading work.descrambler(behavior)#1
# Loading work.decoder(decoding)#1
# Loading work.interlaken_receiver(receiver)#2
# Loading work.interlaken_receiver(receiver)#3
# Loading work.interlaken_receiver(receiver)#4
run 80us
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 347854 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 353644 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830021 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830150 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 16726764 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 17652307 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
project compileoutofdate
# Compile of interlaken_receiver.vhd was successful.
# Compile of framing_burst.vhd was successful.
# Compile of interlaken_interface_tb.vhd was successful.
# Compile of interlaken_transmitter.vhd was successful.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 1 errors.
# 6 compiles, 2 failed with 2 errors.
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.interlaken_transmitter_multichannel(transmitter) because work.interlaken_transmitter has changed.
# ** Warning: (vopt-13) Recompile work.interlaken_receiver_multichannel(receiver) because work.interlaken_receiver has changed.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Burst_Framer(framing)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_stream_package
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.interlaken_package(body)
# Loading work.interlaken_interface_tb(tb)#1
# Loading work.glbl(fast)
# Loading xpm.vcomponents
# Loading work.interlaken_interface(interface)#1
# Loading work.transceiver_10g_64b67b(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_support(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_init(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_multi_gt(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt(structure)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.gthe2_channel(gthe2_channel_v)#1
# Loading secureip.GTHE2_CHANNEL_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_66(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_67(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_68(structure)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut5(lut5_v)#1
# Loading unisim.lut6(lut6_v)#1
# Loading unisim.fdre(fdre_v)#1
# Loading unisim.fdre(fdre_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm(structure)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.fdre(fdre_v)#3
# Loading unisim.fdpe(fdpe_v)#1
# Loading unisim.fdse(fdse_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_57(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_58(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_59(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_60(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_61(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_62(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_63(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_64(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_65(structure)#1
# Loading unisim.carry4(carry4_v)#1
# Loading unisim.fdse(fdse_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_51(structure)#1
# Loading unisim.muxf7(muxf7_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_52(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_53(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_54(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_55(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_56(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_1(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_42(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_43(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_44(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_45(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_46(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_47(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_48(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_49(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_50(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_2(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_36(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_37(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_38(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_39(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_40(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_41(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_3(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_27(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_28(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_29(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_30(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_31(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_32(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_33(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_34(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_35(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_4(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_21(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_22(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_23(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_24(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_25(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_26(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_5(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_12(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_13(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_14(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_15(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_16(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_17(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_18(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_19(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_20(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_6(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_7(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_8(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_9(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_10(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_11(structure)#1
# Loading unisim.bufg(bufg_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common(structure)#1
# Loading unisim.gthe2_common(gthe2_common_v)#1
# Loading secureip.GTHE2_COMMON_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common_reset(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_usrclk_source(structure)#1
# Loading unisim.ibufds_gte2(ibufds_gte2_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module(structure)#1
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module_0(structure)#1
# Loading work.transceiver_10g_64b67b_block_sync_sm(rtl)#1
# Loading work.interlaken_transmitter_multichannel(transmitter)#1
# Loading work.interlaken_transmitter(transmitter)#1
# Loading work.burst_framer(framing)#1
# Loading work.crc_24(rtl)#1
# Loading work.meta_framer(framing)#1
# Loading work.crc_32(rtl)#1
# Loading work.scrambler(scrambling)#1
# Loading work.encoder(encoding)#1
# Loading work.axis64fifo(rtl)#1
# Loading sv_std.std
# Loading xpm.xpm_fifo_axis(fast)
# Loading xpm.xpm_cdc_sync_rst(fast__1)
# Loading xpm.xpm_fifo_base(fast)
# Loading xpm.xpm_fifo_rst(fast)
# Loading xpm.xpm_fifo_reg_bit(fast)
# Loading xpm.xpm_counter_updn(fast)
# Loading xpm.xpm_counter_updn(fast__1)
# Loading xpm.xpm_counter_updn(fast__2)
# Loading xpm.xpm_cdc_sync_rst(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading xpm.xpm_cdc_gray(fast)
# Loading xpm.xpm_fifo_reg_vec(fast)
# Loading xpm.xpm_cdc_gray(fast__1)
# Loading xpm.xpm_fifo_reg_vec(fast__1)
# Loading xpm.xpm_cdc_gray(fast__2)
# Loading xpm.xpm_counter_updn(fast__4)
# Loading work.interlaken_transmitter(transmitter)#2
# Loading work.interlaken_transmitter(transmitter)#3
# Loading work.interlaken_transmitter(transmitter)#4
# Loading work.interlaken_receiver_multichannel(receiver)#1
# Loading work.interlaken_receiver(receiver)#1
# Loading work.burst_deframer(deframing)#1
# Loading work.meta_deframer(deframing)#1
# Loading work.descrambler(behavior)#1
# Loading work.decoder(decoding)#1
# Loading work.interlaken_receiver(receiver)#2
# Loading work.interlaken_receiver(receiver)#3
# Loading work.interlaken_receiver(receiver)#4
run 80us
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 347854 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 353644 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830150 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830521 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 16726764 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 17651214 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
project compileoutofdate
# Compile of framing_burst.vhd was successful.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 1 errors.
# 3 compiles, 2 failed with 2 errors.
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.interlaken_transmitter_multichannel(transmitter) because work.interlaken_transmitter has changed.
# ** Warning: (vopt-13) Recompile work.interlaken_receiver_multichannel(receiver) because work.interlaken_receiver has changed.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Burst_Framer(framing)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_stream_package
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.interlaken_package(body)
# Loading work.interlaken_interface_tb(tb)#1
# Loading work.glbl(fast)
# Loading xpm.vcomponents
# Loading work.interlaken_interface(interface)#1
# Loading work.transceiver_10g_64b67b(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_support(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_init(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_multi_gt(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt(structure)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.gthe2_channel(gthe2_channel_v)#1
# Loading secureip.GTHE2_CHANNEL_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_66(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_67(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_68(structure)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut5(lut5_v)#1
# Loading unisim.lut6(lut6_v)#1
# Loading unisim.fdre(fdre_v)#1
# Loading unisim.fdre(fdre_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm(structure)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.fdre(fdre_v)#3
# Loading unisim.fdpe(fdpe_v)#1
# Loading unisim.fdse(fdse_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_57(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_58(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_59(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_60(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_61(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_62(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_63(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_64(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_65(structure)#1
# Loading unisim.carry4(carry4_v)#1
# Loading unisim.fdse(fdse_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_51(structure)#1
# Loading unisim.muxf7(muxf7_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_52(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_53(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_54(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_55(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_56(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_1(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_42(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_43(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_44(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_45(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_46(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_47(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_48(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_49(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_50(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_2(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_36(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_37(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_38(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_39(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_40(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_41(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_3(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_27(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_28(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_29(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_30(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_31(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_32(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_33(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_34(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_35(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_4(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_21(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_22(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_23(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_24(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_25(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_26(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_5(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_12(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_13(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_14(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_15(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_16(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_17(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_18(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_19(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_20(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_6(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_7(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_8(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_9(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_10(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_11(structure)#1
# Loading unisim.bufg(bufg_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common(structure)#1
# Loading unisim.gthe2_common(gthe2_common_v)#1
# Loading secureip.GTHE2_COMMON_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common_reset(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_usrclk_source(structure)#1
# Loading unisim.ibufds_gte2(ibufds_gte2_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module(structure)#1
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module_0(structure)#1
# Loading work.transceiver_10g_64b67b_block_sync_sm(rtl)#1
# Loading work.interlaken_transmitter_multichannel(transmitter)#1
# Loading work.interlaken_transmitter(transmitter)#1
# Loading work.burst_framer(framing)#1
# Loading work.crc_24(rtl)#1
# Loading work.meta_framer(framing)#1
# Loading work.crc_32(rtl)#1
# Loading work.scrambler(scrambling)#1
# Loading work.encoder(encoding)#1
# Loading work.axis64fifo(rtl)#1
# Loading sv_std.std
# Loading xpm.xpm_fifo_axis(fast)
# Loading xpm.xpm_cdc_sync_rst(fast__1)
# Loading xpm.xpm_fifo_base(fast)
# Loading xpm.xpm_fifo_rst(fast)
# Loading xpm.xpm_fifo_reg_bit(fast)
# Loading xpm.xpm_counter_updn(fast)
# Loading xpm.xpm_counter_updn(fast__1)
# Loading xpm.xpm_counter_updn(fast__2)
# Loading xpm.xpm_cdc_sync_rst(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading xpm.xpm_cdc_gray(fast)
# Loading xpm.xpm_fifo_reg_vec(fast)
# Loading xpm.xpm_cdc_gray(fast__1)
# Loading xpm.xpm_fifo_reg_vec(fast__1)
# Loading xpm.xpm_cdc_gray(fast__2)
# Loading xpm.xpm_counter_updn(fast__4)
# Loading work.interlaken_transmitter(transmitter)#2
# Loading work.interlaken_transmitter(transmitter)#3
# Loading work.interlaken_transmitter(transmitter)#4
# Loading work.interlaken_receiver_multichannel(receiver)#1
# Loading work.interlaken_receiver(receiver)#1
# Loading work.burst_deframer(deframing)#1
# Loading work.meta_deframer(deframing)#1
# Loading work.descrambler(behavior)#1
# Loading work.decoder(decoding)#1
# Loading work.interlaken_receiver(receiver)#2
# Loading work.interlaken_receiver(receiver)#3
# Loading work.interlaken_receiver(receiver)#4
run 80us
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 347854 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 353644 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830150 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830521 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 16726764 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 17651214 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
project compileoutofdate
# Compile of framing_burst.vhd was successful.
# Compile of xadc_drp.vhd failed with 1 errors.
# Compile of wupper_interlaken_top.vhd failed with 1 errors.
# 3 compiles, 2 failed with 2 errors.
restart -force
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.interlaken_transmitter_multichannel(transmitter) because work.interlaken_transmitter has changed.
# ** Warning: (vopt-13) Recompile work.interlaken_receiver_multichannel(receiver) because work.interlaken_receiver has changed.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3769): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(3940): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4049): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(4172): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Warning: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv(7755): (vopt-10537) Unresolved reference to 'gen_rd_a' in gen_rd_a.douta_reg.
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Burst_Framer(framing)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.axi_stream_package
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.interlaken_package(body)
# Loading work.interlaken_interface_tb(tb)#1
# Loading work.glbl(fast)
# Loading xpm.vcomponents
# Loading work.interlaken_interface(interface)#1
# Loading work.transceiver_10g_64b67b(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_support(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_init(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_multi_gt(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt(structure)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.gthe2_channel(gthe2_channel_v)#1
# Loading secureip.GTHE2_CHANNEL_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_66(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_67(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_68(structure)#1
# Loading unisim.lut1(lut1_v)#1
# Loading unisim.lut2(lut2_v)#1
# Loading unisim.lut3(lut3_v)#1
# Loading unisim.lut4(lut4_v)#1
# Loading unisim.lut5(lut5_v)#1
# Loading unisim.lut6(lut6_v)#1
# Loading unisim.fdre(fdre_v)#1
# Loading unisim.fdre(fdre_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm(structure)#1
# Loading unisim.fdce(fdce_v)#1
# Loading unisim.fdre(fdre_v)#3
# Loading unisim.fdpe(fdpe_v)#1
# Loading unisim.fdse(fdse_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_57(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_58(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_59(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_60(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_61(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_62(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_63(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_64(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_65(structure)#1
# Loading unisim.carry4(carry4_v)#1
# Loading unisim.fdse(fdse_v)#2
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_51(structure)#1
# Loading unisim.muxf7(muxf7_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_52(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_53(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_54(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_55(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_56(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_1(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_42(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_43(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_44(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_45(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_46(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_47(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_48(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_49(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_50(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_2(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_36(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_37(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_38(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_39(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_40(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_41(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_3(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_27(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_28(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_29(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_30(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_31(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_32(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_33(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_34(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_35(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_4(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_21(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_22(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_23(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_24(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_25(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_26(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_rx_startup_fsm_5(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_12(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_13(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_14(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_15(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_16(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_17(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_18(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_19(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_20(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_tx_startup_fsm_6(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_7(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_8(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_9(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_10(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_sync_block_11(structure)#1
# Loading unisim.bufg(bufg_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common(structure)#1
# Loading unisim.gthe2_common(gthe2_common_v)#1
# Loading secureip.GTHE2_COMMON_WRAP(fast)
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_common_reset(structure)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_gt_usrclk_source(structure)#1
# Loading unisim.ibufds_gte2(ibufds_gte2_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module(structure)#1
# Loading ieee.std_logic_signed(body)
# Loading unisim.mmcme2_adv(mmcme2_adv_v)#1
# Loading work.transceiver_10g_64b67b_transceiver_10g_64b67b_clock_module_0(structure)#1
# Loading work.transceiver_10g_64b67b_block_sync_sm(rtl)#1
# Loading work.interlaken_transmitter_multichannel(transmitter)#1
# Loading work.interlaken_transmitter(transmitter)#1
# Loading work.burst_framer(framing)#1
# Loading work.crc_24(rtl)#1
# Loading work.meta_framer(framing)#1
# Loading work.crc_32(rtl)#1
# Loading work.scrambler(scrambling)#1
# Loading work.encoder(encoding)#1
# Loading work.axis64fifo(rtl)#1
# Loading sv_std.std
# Loading xpm.xpm_fifo_axis(fast)
# Loading xpm.xpm_cdc_sync_rst(fast__1)
# Loading xpm.xpm_fifo_base(fast)
# Loading xpm.xpm_fifo_rst(fast)
# Loading xpm.xpm_fifo_reg_bit(fast)
# Loading xpm.xpm_counter_updn(fast)
# Loading xpm.xpm_counter_updn(fast__1)
# Loading xpm.xpm_counter_updn(fast__2)
# Loading xpm.xpm_cdc_sync_rst(fast)
# Loading xpm.xpm_memory_base(fast)
# Loading xpm.xpm_cdc_gray(fast)
# Loading xpm.xpm_fifo_reg_vec(fast)
# Loading xpm.xpm_cdc_gray(fast__1)
# Loading xpm.xpm_fifo_reg_vec(fast__1)
# Loading xpm.xpm_cdc_gray(fast__2)
# Loading xpm.xpm_counter_updn(fast__4)
# Loading work.interlaken_transmitter(transmitter)#2
# Loading work.interlaken_transmitter(transmitter)#3
# Loading work.interlaken_transmitter(transmitter)#4
# Loading work.interlaken_receiver_multichannel(receiver)#1
# Loading work.interlaken_receiver(receiver)#1
# Loading work.burst_deframer(deframing)#1
# Loading work.meta_deframer(deframing)#1
# Loading work.descrambler(behavior)#1
# Loading work.decoder(decoding)#1
# Loading work.interlaken_receiver(receiver)#2
# Loading work.interlaken_receiver(receiver)#3
# Loading work.interlaken_receiver(receiver)#4
run 80us
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(3)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(2)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(1)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /interlaken_interface_tb/uut/g_gearbox(0)/block_sync_sm_0_i
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_TX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[0].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[1].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[2].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
#    Time: 1 ps  Scope: interlaken_interface_tb.uut.Interlaken_RX.g_lanes[3].fifo0.fifo.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc File: /eda/fpga/xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 484
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 347854 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 353644 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830021 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
# ** Error:  Warning : [Unisim MMCME2_ADV-164] input CLKIN1 of MMCME2_ADV is stopped. Reset is required for MMCME2_ADV when input clock returns.
#    Time: 830150 ps  Iteration: 1  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 16726764 ps  Iteration: 6  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst
# ** Warning: Warning : [Unisim MMCME2_ADV-162] input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
#    Time: 17652307 ps  Iteration: 7  Instance: /interlaken_interface_tb/uut/Transceiver_10g_64b67b_i/U0/gt_usrclk_source/rxoutclk_mmcm1_i/mmcm_adv_inst
