
*** Running vivado
    with args -log sram_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sram_controller.tcl


ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source sram_controller.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 447.969 ; gain = 158.230
Command: read_checkpoint -auto_incremental -incremental C:/comen_lab/practice2/practice2.srcs/utils_1/imports/synth_1/light_fsm.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/comen_lab/practice2/practice2.srcs/utils_1/imports/synth_1/light_fsm.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top sram_controller -part xa7a35tcsg324-1I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a35t'
INFO: [Device 21-403] Loading part xa7a35tcsg324-1I
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1248
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1301.168 ; gain = 409.453
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sram_controller' [C:/comen_lab/practice2/practice2.srcs/sources_1/new/sram_controller.sv:14]
INFO: [Synth 8-6157] synthesizing module 'mmcm_50m' [C:/comen_lab/practice2/practice2.runs/synth_1/.Xil/Vivado-31092-DESKTOP-GLH3044/realtime/mmcm_50m_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mmcm_50m' (0#1) [C:/comen_lab/practice2/practice2.runs/synth_1/.Xil/Vivado-31092-DESKTOP-GLH3044/realtime/mmcm_50m_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/comen_lab/practice2/practice2.srcs/sources_1/new/sram_controller.sv:78]
INFO: [Synth 8-6157] synthesizing module 'ila_sram_ctrl' [C:/comen_lab/practice2/practice2.runs/synth_1/.Xil/Vivado-31092-DESKTOP-GLH3044/realtime/ila_sram_ctrl_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_sram_ctrl' (0#1) [C:/comen_lab/practice2/practice2.runs/synth_1/.Xil/Vivado-31092-DESKTOP-GLH3044/realtime/ila_sram_ctrl_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [C:/comen_lab/practice2/practice2.runs/synth_1/.Xil/Vivado-31092-DESKTOP-GLH3044/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [C:/comen_lab/practice2/practice2.runs/synth_1/.Xil/Vivado-31092-DESKTOP-GLH3044/realtime/vio_0_stub.v:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/comen_lab/practice2/practice2.srcs/sources_1/new/sram_controller.sv:117]
INFO: [Synth 8-155] case statement is not full and has no default [C:/comen_lab/practice2/practice2.srcs/sources_1/new/sram_controller.sv:155]
INFO: [Synth 8-6155] done synthesizing module 'sram_controller' (0#1) [C:/comen_lab/practice2/practice2.srcs/sources_1/new/sram_controller.sv:14]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio'. This will prevent further optimization [C:/comen_lab/practice2/practice2.srcs/sources_1/new/sram_controller.sv:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila'. This will prevent further optimization [C:/comen_lab/practice2/practice2.srcs/sources_1/new/sram_controller.sv:78]
WARNING: [Synth 8-7137] Register addr_reg in module sram_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/comen_lab/practice2/practice2.srcs/sources_1/new/sram_controller.sv:84]
WARNING: [Synth 8-7137] Register data_out_reg in module sram_controller has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/comen_lab/practice2/practice2.srcs/sources_1/new/sram_controller.sv:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1396.484 ; gain = 504.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1396.484 ; gain = 504.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1396.484 ; gain = 504.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1396.484 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/comen_lab/practice2/practice2.gen/sources_1/ip/ila_sram_ctrl/ila_sram_ctrl/ila_sram_ctrl_in_context.xdc] for cell 'ila'
Finished Parsing XDC File [c:/comen_lab/practice2/practice2.gen/sources_1/ip/ila_sram_ctrl/ila_sram_ctrl/ila_sram_ctrl_in_context.xdc] for cell 'ila'
Parsing XDC File [c:/comen_lab/practice2/practice2.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio'
Finished Parsing XDC File [c:/comen_lab/practice2/practice2.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio'
Parsing XDC File [c:/comen_lab/practice2/practice2.gen/sources_1/ip/mmcm_50m/mmcm_50m/mmcm_50m_in_context.xdc] for cell 'mmcm'
Finished Parsing XDC File [c:/comen_lab/practice2/practice2.gen/sources_1/ip/mmcm_50m/mmcm_50m/mmcm_50m_in_context.xdc] for cell 'mmcm'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1501.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1501.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a35tcsg324-1I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/comen_lab/practice2/practice2.gen/sources_1/ip/mmcm_50m/mmcm_50m/mmcm_50m_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/comen_lab/practice2/practice2.gen/sources_1/ip/mmcm_50m/mmcm_50m/mmcm_50m_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for ila. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mmcm. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/comen_lab/practice2/practice2.srcs/utils_1/imports/synth_1/light_fsm.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   19 Bit        Muxes := 4     
	   5 Input   19 Bit        Muxes := 1     
	  11 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mmcm_50m      |         1|
|2     |ila_sram_ctrl |         1|
|3     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |ila_sram_ctrl |     1|
|2     |mmcm_50m      |     1|
|3     |vio           |     1|
|4     |LUT1          |     4|
|5     |LUT2          |    58|
|6     |LUT3          |    24|
|7     |LUT4          |     6|
|8     |LUT5          |    25|
|9     |LUT6          |     6|
|10    |FDCE          |    31|
|11    |FDCPE         |    19|
|12    |FDPE          |    22|
|13    |FDRE          |     4|
|14    |LDC           |    19|
|15    |IOBUF         |     8|
|16    |OBUF          |    22|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 1501.180 ; gain = 609.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 1501.180 ; gain = 504.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 1501.180 ; gain = 609.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1501.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1501.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  FDCPE => FDCPE (FDCE, FDPE, LDCE, LUT3, VCC): 19 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LDC => LDCE: 19 instances

Synth Design complete | Checksum: ec4f98a1
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1501.180 ; gain = 990.320
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/comen_lab/practice2/practice2.runs/synth_1/sram_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sram_controller_utilization_synth.rpt -pb sram_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 14 06:03:34 2024...
