// Implementing the feedback logic using XOR gates
assign feedback_value = r_reg[4] ^ r_reg[2] ^ r_reg[0]; 

// Creating the next state logic for the LFSR
always @(posedge clk or posedge reset)
begin
	if(reset)
		begin
			r_reg <= 5'b1;
		end
	else
		begin
			r_reg <= {r_reg[3:0], feedback_value};
		end
end

// Assigning the current state to the output
assign q = r_reg;

endmodule