
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122447                       # Number of seconds simulated
sim_ticks                                122446714500                       # Number of ticks simulated
final_tick                               122446714500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 969322                       # Simulator instruction rate (inst/s)
host_op_rate                                  1030491                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2717154250                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658812                       # Number of bytes of host memory used
host_seconds                                    45.06                       # Real time elapsed on the host
sim_insts                                    43681713                       # Number of instructions simulated
sim_ops                                      46438302                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 122446714500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          119856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5158416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5278272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       119856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        119856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       343872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          343872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             7491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           322401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              329892                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         21492                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21492                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             978842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           42127843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              43106685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        978842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           978842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2808340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2808340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2808340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            978842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          42127843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45915025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      329892                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21492                       # Number of write requests accepted
system.mem_ctrls.readBursts                    329892                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21492                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               20935360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  177728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  956800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5278272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               343872                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2777                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6512                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             60679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            60086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              241                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  122446636500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                329892                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                21492                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  327042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45238                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    483.908926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.901116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.339110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11405     25.21%     25.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7568     16.73%     41.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3197      7.07%     49.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2437      5.39%     54.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3056      6.76%     61.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2930      6.48%     67.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1797      3.97%     71.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1157      2.56%     74.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11691     25.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45238                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     386.585308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    221.311640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    411.551237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           392     46.45%     46.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          195     23.10%     69.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          166     19.67%     89.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           48      5.69%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           14      1.66%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            9      1.07%     97.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            7      0.83%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            4      0.47%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            4      0.47%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.36%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           844                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.713270                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.698831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.696212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              117     13.86%     13.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      1.07%     14.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              717     84.95%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           844                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5466862250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11600268500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1635575000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16712.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35462.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       170.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     43.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.59                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   283269                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13553                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     348469.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                204953700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                108924090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1258125120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               73575900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         9951636240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4738321080                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            347894400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     32707627710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     12528378720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2424163440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            64347141420                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            525.511376                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         111141515500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    468401500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4219050000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6788555000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  32626071750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6617529500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  71727106750                       # Time in different power states
system.mem_ctrls_1.actEnergy                118081320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 62754120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1077475980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4463100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7576052640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3364614240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            343015200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     22886805300                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      9592421760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      10315297620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            55342557810                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            451.972583                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         114171118500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    534231000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3215668000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  39000740500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  24980041500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4525655250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  50190378250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 122446714500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 122446714500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 122446714500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 122446714500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 122446714500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    122446714500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        244893429                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681713                       # Number of instructions committed
system.cpu.committedOps                      46438302                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550918                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550918                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405351                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331329                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328417                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199999                       # number of memory refs
system.cpu.num_load_insts                     9180680                       # Number of load instructions
system.cpu.num_store_insts                    5019319                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  244893429                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180680     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019303     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587454                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 122446714500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1326506                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.925551                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12836161                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1326762                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.674803                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         509256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.925551                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999709                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999709                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          57978454                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         57978454                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 122446714500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      7830416                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7830416                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4815285                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4815285                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      12645701                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12645701                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     12645701                       # number of overall hits
system.cpu.dcache.overall_hits::total        12645701                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1279646                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1279646                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        47116                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        47116                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1326762                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1326762                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1326762                       # number of overall misses
system.cpu.dcache.overall_misses::total       1326762                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  40225961000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40225961000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1340048500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1340048500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  41566009500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41566009500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  41566009500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41566009500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9110062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110062                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13972463                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972463                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13972463                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972463                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.140465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.140465                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009690                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009690                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.094955                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.094955                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.094955                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.094955                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31435.225836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31435.225836                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 28441.474234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28441.474234                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 31328.911666                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31328.911666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 31328.911666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31328.911666                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       781652                       # number of writebacks
system.cpu.dcache.writebacks::total            781652                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1279646                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1279646                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        47116                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47116                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1326762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1326762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1326762                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1326762                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  38946315000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38946315000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1292932500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1292932500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  40239247500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40239247500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  40239247500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40239247500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.140465                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.140465                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009690                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009690                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.094955                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094955                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.094955                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094955                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30435.225836                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30435.225836                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 27441.474234                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27441.474234                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30328.911666                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30328.911666                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30328.911666                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30328.911666                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 122446714500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1978141                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.977660                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41835748                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1978269                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.147654                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          95132500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.977660                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45792286                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45792286                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 122446714500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     41835748                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41835748                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      41835748                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41835748                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     41835748                       # number of overall hits
system.cpu.icache.overall_hits::total        41835748                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1978269                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1978269                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1978269                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1978269                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1978269                       # number of overall misses
system.cpu.icache.overall_misses::total       1978269                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  26271021000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26271021000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  26271021000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26271021000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  26271021000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26271021000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.045152                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045152                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.045152                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045152                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13279.802191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13279.802191                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13279.802191                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13279.802191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13279.802191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13279.802191                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1978141                       # number of writebacks
system.cpu.icache.writebacks::total           1978141                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1978269                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1978269                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1978269                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1978269                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1978269                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1978269                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  24292752000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24292752000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  24292752000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24292752000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  24292752000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24292752000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12279.802191                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12279.802191                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12279.802191                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12279.802191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12279.802191                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12279.802191                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 122446714500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    338108                       # number of replacements
system.l2.tags.tagsinuse                  1023.529306                       # Cycle average of tags in use
system.l2.tags.total_refs                     6258818                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    339132                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.455404                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1586972000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       59.420406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         88.382103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        875.726797                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.058028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.086311                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.855202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999540                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 105926876                       # Number of tag accesses
system.l2.tags.data_accesses                105926876                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 122446714500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       781652                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           781652                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1967697                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1967697                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              41221                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 41221                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1970778                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1970778                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         963140                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            963140                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1970778                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1004361                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2975139                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1970778                       # number of overall hits
system.l2.overall_hits::cpu.data              1004361                       # number of overall hits
system.l2.overall_hits::total                 2975139                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             5895                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5895                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          7491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7491                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       316506                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          316506                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                7491                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              322401                       # number of demand (read+write) misses
system.l2.demand_misses::total                 329892                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               7491                       # number of overall misses
system.l2.overall_misses::cpu.data             322401                       # number of overall misses
system.l2.overall_misses::total                329892                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    789438000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     789438000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    621736500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    621736500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  26913832000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26913832000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     621736500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   27703270000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28325006500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    621736500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  27703270000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28325006500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       781652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       781652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1967697                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1967697                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          47116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1978269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1978269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1279646                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1279646                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1978269                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1326762                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3305031                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1978269                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1326762                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3305031                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.125117                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.125117                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003787                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003787                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.247339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.247339                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003787                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.242998                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.099815                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003787                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.242998                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.099815                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 133916.539440                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 133916.539440                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82997.797357                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82997.797357                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 85034.192085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85034.192085                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82997.797357                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 85927.990298                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85861.453142                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82997.797357                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 85927.990298                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85861.453142                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21492                       # number of writebacks
system.l2.writebacks::total                     21492                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1284                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1284                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         5895                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5895                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         7491                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7491                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       316506                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       316506                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           7491                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         322401                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            329892                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          7491                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        322401                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           329892                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    730488000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    730488000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    546826500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    546826500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  23748772000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  23748772000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    546826500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  24479260000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25026086500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    546826500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  24479260000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25026086500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.125117                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.125117                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003787                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003787                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.247339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.247339                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.242998                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.099815                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.242998                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.099815                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 123916.539440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123916.539440                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72997.797357                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72997.797357                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75034.192085                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75034.192085                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72997.797357                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 75927.990298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75861.453142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72997.797357                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 75927.990298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75861.453142                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        658672                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       328780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 122446714500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             323997                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21492                       # Transaction distribution
system.membus.trans_dist::CleanEvict           307288                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5895                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5895                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        323997                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       988564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 988564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5622144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5622144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            329892                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  329892    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              329892                       # Request fanout histogram
system.membus.reqLayer0.occupancy           681248000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          751599500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6609678                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3304648                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10612                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10612                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 122446714500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3257915                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       803144                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1978141                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          861470                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47116                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47116                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1978269                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1279646                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5934679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3980030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9914709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63302560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     33734624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97037184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          338108                       # Total snoops (count)
system.tol2bus.snoopTraffic                    343872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3643139                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005780                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.075806                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3622082     99.42%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21057      0.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3643139                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4684735500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1978269000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1326762000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
