module top_module(
  input a, 
  input b,
  output out
);
 
  assign out = a & b;  // Implementing the AND gate logic
 
endmodule
