[AHDL]
Type=Implementation
Handle=133364
Project=h:\fpga\secd\activehdl\secd\secd.adf
[Xilinx]
Path=C:\Xilinx92i\bin\nt
[GUI]
AutoClose=0
[ChipScope]
InserterEnable=0
InserterGuiEnable=1
NetlistMergingEnable=1
UseInserterBat=0
[Design.PartSelector]
Family=SPARTAN3
Device=3s1000ft256
Speed=-5
Part=3s1000ft256-5
[Design.Input]
Netlist=h:\fpga\secd\activehdl\secd\synthesis\secd_fep_trenz.ngc
UCF=C:\Program Files\Aldec\Active-HDL 7.2\Dat\Template.ucf
OutputPath=h:\fpga\secd\activehdl\secd\implement
StdOutputFile=h:\fpga\secd\activehdl\secd\log\implementation.htm
Version=ver1
Revision=rev1
Format=VHDL
EffortLevel=2
InputTristateTermMode=Keeper
UnusedIOPadTermMode=Keeper
Mode=batch
Corelate=1
ExeName=ise.exe
ImplToolName=MV_ISE91
SynthToolName=MV_XST91
DirectoryList={h:\fpga\secd\activehdl\secd\synthesis} {h:\fpga\secd\activehdl\secd\compile} {h:\fpga\secd\activehdl\secd\src} {C:\Program Files\Aldec\Active-HDL 7.2\vlib\SPARTAN3\compile}
DestinationPath=h:\fpga\secd\activehdl\secd\implement
SynthesisPath=h:\fpga\secd\activehdl\secd\synthesis
ClbPackingStrategy=100
PackClbRegisters=0
UseBufg=0
IgnoreRlocConstr=1
DetailedReport=0
Place_And_Route_Mode=Normal
MultiPassPattern=S_S_
dont_run_translate=0
dont_run_map=0
dont_run_place=0
dont_run_trace=0
dont_run_post_map_trace=0
dont_run_simulation=0
dont_run_fit=0
dont_run_bitgen=1
use_ngdbuild_file=0
use_par_file=0
use_map_file=0
use_post_map_file=0
use_trace_file=0
use_netgen_file=0
use_cpld_ndg2vhdl_file=0
use_cgsm_ndg2vhdl_file=0
use_bitgen_file=0
use_use_cpldfit_file=0
use_hprep6_file=0
use_tsim_file=0
Generate_Asynchronous_Delay_Report=0
Generate_Clock_Region_Report=0
DoCopyGlblFile=0
