
---------- Begin Simulation Statistics ----------
final_tick                               158139068125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1603                       # Simulator instruction rate (inst/s)
host_mem_usage                               28759504                       # Number of bytes of host memory used
host_op_rate                                     1644                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 84114.47                       # Real time elapsed on the host
host_tick_rate                                 594462                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   134852163                       # Number of instructions simulated
sim_ops                                     138295950                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050003                       # Number of seconds simulated
sim_ticks                                 50002853125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.338129                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  407844                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               514058                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4711                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32262                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            509985                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              60644                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           69569                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8925                       # Number of indirect misses.
system.cpu.branchPred.lookups                  894538                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  153820                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7951                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5693881                       # Number of instructions committed
system.cpu.committedOps                       6131057                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.662170                       # CPI: cycles per instruction
system.cpu.discardedOps                         82796                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3852410                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            990129                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           440942                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8121498                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.375633                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4117                       # number of quiesce instructions executed
system.cpu.numCycles                         15158082                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4117                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4352301     70.99%     70.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14242      0.23%     71.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                1086615     17.72%     88.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                677899     11.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6131057                       # Class of committed instruction
system.cpu.quiesceCycles                     64846483                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7036584                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          500                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1702636                       # Transaction distribution
system.membus.trans_dist::ReadResp            1718466                       # Transaction distribution
system.membus.trans_dist::WriteReq             697246                       # Transaction distribution
system.membus.trans_dist::WriteResp            697242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5046                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13026                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2404                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2405                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          10018                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5812                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        29891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        29891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1569                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        23081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        69610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       111094                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4713316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4713316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4854301                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       641152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       641152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        33920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       814912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        92732                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       975232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    150824664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    150824664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               152441048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2421983                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000226                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015040                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2421435     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     548      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2421983                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5747516609                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            86930375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            30917043                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16876499                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           94191552                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10049351729                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           50097500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931936                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4914920                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982984                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931936                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4914920                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4914920                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4914920                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9829839                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1442441                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1442427                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3557602                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3557602                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        34940                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        31890                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        69610                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       299272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       344328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       151552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9314570                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9490698                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10000072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        38434                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        50115                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        92732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4787316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5508212                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2424832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    149032812                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    151850860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    158978612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17189150000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             34.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         10796216                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          700                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14136771116                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7889491000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1736704                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       339968                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13106452                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7863871                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5897903                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7863871                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34732098                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7863871                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5897903                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13761775                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13106452                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7863871                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13761775                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13761775                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48493873                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       697344                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5897903                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13761775                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19659678                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5897903                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027884                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7925788                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5897903                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19659678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2027884                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27585466                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1698427                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1698427                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       658233                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       658228                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       127108                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4569203                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4713315                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4066420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    146214476                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    150824664                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2823958                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2823958    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2823958                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6168896235                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9150299000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     99837784                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2424832                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104621912                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2368896                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2428020                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4796916                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24959446                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        75776                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25108950                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       592224                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        75908                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       668132                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1996641747                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47183228                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48493873                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2092318847                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47375217                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48557629                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95932846                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2044016963                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     95740857                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48493873                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2188251693                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    205651980                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     39325984                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    245240108                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    114491392                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    109707276                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    224198668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     51412995                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1228937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     52650124                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     28622848                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3428355                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     32051203                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      1310645                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4112804913                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    786474802                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931936                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4904522296                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2289697184                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2194020324                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4483717508                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      1310645                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6402502097                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2980495125                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931936                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9388239804                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       641152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        33920                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       675072                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       641152                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       641152                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        10018                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          530                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        10548                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12822308                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       678361                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       13500670                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12822308                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12822308                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12822308                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       678361                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      13500670                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1707124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    106889228                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         491904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109189656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       322944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2359296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     39325248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42449856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        26690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1670147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1706113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5046                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        36864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       614457                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             663279                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     34140532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2137662580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9837519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2183668514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6458511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47183228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    786460083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7863871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982984                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            848948677                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6458511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     81323759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2924122662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7863871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2027884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9837519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3032617191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     63554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2282971.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7376.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000395478000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2506                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2507                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3044937                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             702280                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1706113                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     663279                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1706113                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   663279                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1943                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    78                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            106476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            106467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            106559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            106487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            106747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            106478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            106567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            106551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           106433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           106419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           106450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           106533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           106429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           106410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41420                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  57322885535                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8520850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            102057348035                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33636.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59886.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3835                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1588323                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  615077                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1706104                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               663279                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1475654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   60789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   59658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   59803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    7820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 107100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   9124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11858                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       163968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.020297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   828.130375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.906430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5489      3.35%      3.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5244      3.20%      6.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2752      1.68%      8.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2509      1.53%      9.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2733      1.67%     11.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2668      1.63%     13.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1890      1.15%     14.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2616      1.60%     15.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       138067     84.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       163968                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     679.769844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1465.137293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1861     74.23%     74.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.36%     74.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.08%     74.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     74.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.12%     74.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.12%     74.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.12%     75.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.20%     75.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          238      9.49%     84.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.16%     84.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.08%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     85.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.16%     85.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.28%     85.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           25      1.00%     86.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.08%     86.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.08%     86.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     86.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.04%     86.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           97      3.87%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          119      4.75%     95.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            3      0.12%     95.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.04%     95.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%     95.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.20%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.04%     95.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           12      0.48%     96.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            1      0.04%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5504-5631            1      0.04%     96.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6015            1      0.04%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           89      3.55%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2507                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     264.620910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     47.947920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    429.844665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1806     72.07%     72.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            22      0.88%     72.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15      0.60%     73.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      0.40%     73.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           10      0.40%     74.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.44%     74.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      0.36%     75.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.16%     75.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.12%     75.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.12%     75.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            7      0.28%     75.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     75.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            2      0.08%     75.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.08%     76.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.04%     76.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            4      0.16%     76.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     76.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            3      0.12%     76.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.12%     76.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.08%     76.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           26      1.04%     77.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          561     22.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2506                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              109066880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  124352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42444736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               109189656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42449856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2181.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       848.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2183.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    848.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50002900875                       # Total gap between requests
system.mem_ctrls.avgGap                      21103.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1707124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    106784716                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       472064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       319488                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2359296                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     39323584                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 34140531.855900973082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2135572458.896564006805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027884.283853052417                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9440741.287700269371                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6389395.405124695040                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47183227.607074670494                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 786426804.520467042923                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7863871.267845777795                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982983.908480722224                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        26690                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1670147                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7686                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5046                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        36864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       614457                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2147281880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  99394291715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    180281060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    335493380                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 169589928825                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  44767214705                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 841038619255                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   6990906125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3772693465                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     80452.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59512.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    113384.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43649.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33608784.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1214388.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1368750.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1137842.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4912361.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         80917259.174997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         56474711.999996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3099526481.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       921697487.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     855539098.949955                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     347996864.400030                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5840857522.725148                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        116.810485                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17819141175                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29481578950                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8234                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4117                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9844901.627399                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2420744.869647                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4117    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        16375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     21541500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4117                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    117607608125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40531460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1889715                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1889715                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1889715                       # number of overall hits
system.cpu.icache.overall_hits::total         1889715                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10018                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10018                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10018                       # number of overall misses
system.cpu.icache.overall_misses::total         10018                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    434399375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    434399375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    434399375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    434399375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1899733                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1899733                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1899733                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1899733                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005273                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005273                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005273                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005273                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43361.886105                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43361.886105                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43361.886105                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43361.886105                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        10018                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10018                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10018                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10018                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    418595000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    418595000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    418595000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    418595000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005273                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005273                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005273                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005273                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41784.288281                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41784.288281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41784.288281                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41784.288281                       # average overall mshr miss latency
system.cpu.icache.replacements                   9855                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1889715                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1889715                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10018                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10018                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    434399375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    434399375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1899733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1899733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43361.886105                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43361.886105                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10018                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10018                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    418595000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    418595000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41784.288281                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41784.288281                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           444.838448                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21974423                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9855                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2229.774023                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   444.838448                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.868825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.868825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3809484                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3809484                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1714838                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1714838                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1714838                       # number of overall hits
system.cpu.dcache.overall_hits::total         1714838                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10474                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10474                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10474                       # number of overall misses
system.cpu.dcache.overall_misses::total         10474                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    783612250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    783612250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    783612250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    783612250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1725312                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1725312                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1725312                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1725312                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006071                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006071                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006071                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006071                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74814.994272                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74814.994272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74814.994272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74814.994272                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5046                       # number of writebacks
system.cpu.dcache.writebacks::total              5046                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2258                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8216                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8216                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8216                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        43222                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        43222                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    608467500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    608467500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    608467500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    608467500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91652125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91652125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004762                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004762                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004762                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004762                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74058.848588                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74058.848588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74058.848588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74058.848588                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2120.497085                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2120.497085                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   8217                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1082613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1082613                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    471672625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    471672625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1088794                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1088794                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005677                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005677                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76310.083320                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76310.083320                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          362                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          362                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5819                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5819                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4209                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4209                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    439009000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    439009000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91652125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91652125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005344                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75444.062554                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75444.062554                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21775.273224                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21775.273224                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       632225                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         632225                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    311939625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    311939625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       636518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       636518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006745                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006745                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72662.386443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72662.386443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1896                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1896                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39013                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39013                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    169458500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    169458500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70696.078431                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70696.078431                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              929075                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8217                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.067421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6909465                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6909465                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158139068125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               158141545000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1603                       # Simulator instruction rate (inst/s)
host_mem_usage                               28759504                       # Number of bytes of host memory used
host_op_rate                                     1644                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 84114.56                       # Real time elapsed on the host
host_tick_rate                                 594491                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   134854252                       # Number of instructions simulated
sim_ops                                     138298532                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050005                       # Number of seconds simulated
sim_ticks                                 50005330000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.331420                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  407965                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               514254                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4711                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32281                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            510034                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              60644                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           69569                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8925                       # Number of indirect misses.
system.cpu.branchPred.lookups                  894848                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  153923                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7951                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5695970                       # Number of instructions committed
system.cpu.committedOps                       6133639                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.661890                       # CPI: cycles per instruction
system.cpu.discardedOps                         82843                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3853665                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            990623                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           441151                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         8122955                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.375673                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4117                       # number of quiesce instructions executed
system.cpu.numCycles                         15162045                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4117                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4353802     70.98%     70.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14243      0.23%     71.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.21% # Class of committed instruction
system.cpu.op_class_0::MemRead                1087200     17.73%     88.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                678393     11.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6133639                       # Class of committed instruction
system.cpu.quiesceCycles                     64846483                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7039090                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          500                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        18131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36358                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1702636                       # Transaction distribution
system.membus.trans_dist::ReadResp            1718476                       # Transaction distribution
system.membus.trans_dist::WriteReq             697644                       # Transaction distribution
system.membus.trans_dist::WriteResp            697640                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5048                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13034                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2404                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2405                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          10021                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5819                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        29900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        29900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port         1571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        16834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        23100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        69610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       111115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4714112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4714112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4855127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       641344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       641344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port        33984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        33668                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       815424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        92732                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       975808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    150850136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    150850136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               152467288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2422392                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000227                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015053                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2421843     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     549      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2422392                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5749536234                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            86930375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            30927043                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            16876499                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           94229302                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10049798104                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             20.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           50112500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       196608                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        49152                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       196608                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       245760                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        50688                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        55296                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      3931741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       982935                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      4914676                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       982935                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      3931741                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      4914676                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      4914676                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      4914676                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      9829352                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1443253                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1443252                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3557602                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3557602                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          736                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1540                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        34940                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        31890                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        69610                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       299272                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       344328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       151552                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9316207                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9492335                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        43008                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         6348                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10001709                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1034                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        38434                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        50115                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        92732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4787316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5508212                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2424832                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    149059212                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    151877260                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       688128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    159005012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17191626125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             34.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         10798258                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          700                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        11000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.15                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14138294240                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         28.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   7891966000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         15.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1736704                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       294912                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       688128                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       294912                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       339968                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       107520                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     13105803                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      7863482                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5897611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7863482                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     34730378                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7863482                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5897611                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13761093                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     13105803                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      7863482                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13761093                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13761093                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48491471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       688128                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       983040                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       294912                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       101400                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       396312                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       688128                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       697344                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       294912                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3174                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       298086                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5897611                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13761093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19658704                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5897611                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2027784                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7925395                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5897611                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19658704                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2027784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27584100                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1698427                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1698427                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       658631                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       658627                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       127108                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4570000                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        12288                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3180                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4714112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4066420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    146239948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       101400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    150850136                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2824704                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2824704    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2824704                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6171241485                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9150698000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         18.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     99843000                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2424832                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104627128                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2369000                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2428020                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4797020                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24960750                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        75776                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     25110254                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       592250                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        75908                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       668158                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1996647157                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     47180891                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     48491471                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2092319519                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47374950                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48555224                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95930174                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2044022107                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     95736115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     48491471                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2188249693                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    205651980                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     39351968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       196608                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    245266092                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    114491392                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    109707276                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    224198668                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     51412995                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1229749                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     52650936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     28622848                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3428355                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     32051203                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      1310580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4112601197                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    786955471                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      3931741                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4904798988                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2289583770                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2193911649                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4483495419                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      1310580                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6402184967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2980867120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      3931741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9388294408                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       641344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data        33984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       675328                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       641344                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       641344                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        10021                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          531                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        10552                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     12825513                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       679608                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       13505120                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     12825513                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     12825513                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     12825513                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       679608                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      13505120                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1707124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    106889228                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       101400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         492288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          109190040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       323072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2359296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     39350720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        42475456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        26690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1670147                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1706119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        36864                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       614855                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         6144                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             663679                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     34138841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2137556696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2027784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9844711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2183568032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6460751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     47180891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    786930513                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7863482                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       982935                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            849418572                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6460751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     81319731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2924487210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7863482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       982935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2027784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9844711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3032986604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4970.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     63554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2283369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      6144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000395478000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2512                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2513                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3044966                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             702687                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1706119                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     663679                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1706119                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   663679                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1943                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    78                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            106476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            106715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            106467                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            106560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            106488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            106747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            106452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            106478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            106568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            106551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           106433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           106419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           106450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           106533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           106429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           106410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             41469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             41475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             41480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             41463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             41436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             41445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             41438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            41396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            41434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            41432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            41452                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  57323313035                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8520880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            102057933035                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33636.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59886.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3836                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1588323                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  615421                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     9                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1706110                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               663679                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1475654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   60789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   59658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   59803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    7820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  46591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 107103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 101701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  13971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  10760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   5768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   5694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   5845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   6742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   6541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   5843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   9125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  11860                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       164009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    923.942662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   827.945875                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.020428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5503      3.36%      3.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5247      3.20%      6.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2752      1.68%      8.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2509      1.53%      9.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2733      1.67%     11.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2670      1.63%     13.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1890      1.15%     14.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2617      1.60%     15.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       138088     84.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       164009                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     678.149224                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1463.761535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1867     74.29%     74.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            9      0.36%     74.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.08%     74.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     74.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.12%     74.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.12%     75.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            3      0.12%     75.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.20%     75.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          238      9.47%     84.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.16%     84.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.08%     85.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.04%     85.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            4      0.16%     85.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            7      0.28%     85.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           25      0.99%     86.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.08%     86.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.08%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.04%     86.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.04%     86.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           97      3.86%     90.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          119      4.74%     95.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     95.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            3      0.12%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.04%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.20%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            1      0.04%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           12      0.48%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            1      0.04%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5504-5631            1      0.04%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5888-6015            1      0.04%     96.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           89      3.54%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2513                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     264.121019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     47.924761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    429.458495                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1810     72.05%     72.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            22      0.88%     72.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            15      0.60%     73.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           12      0.48%     74.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159           10      0.40%     74.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.44%     74.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            9      0.36%     75.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.16%     75.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.12%     75.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            3      0.12%     75.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            7      0.28%     75.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.04%     75.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            2      0.08%     76.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.08%     76.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.04%     76.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            4      0.16%     76.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     76.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            3      0.12%     76.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            3      0.12%     76.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.08%     76.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           26      1.04%     77.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          561     22.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2512                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              109067264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  124352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42468544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               109190040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42475456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2181.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       849.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2183.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    849.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50005376000                       # Total gap between requests
system.mem_ctrls.avgGap                      21101.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1707124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    106784716                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       101400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       472448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       319616                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2359296                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     39347264                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       393216                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 34138840.799570761621                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2135466679.251991748810                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2027783.838242843281                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9447952.848226379603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6391638.651319769211                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 47180890.517070882022                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 786861400.574698686600                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7863481.752845146693                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 982935.219105643337                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        26690                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1670147                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1590                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        36864                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       614855                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         6144                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2147281880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  99394291715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    180281060                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    336078380                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 169590665325                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  44767214705                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 841130220880                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   6990906125                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   3772693465                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     80452.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59512.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    113384.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43691.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33595615.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1214388.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1368013.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1137842.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4912361.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         80934035.624997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         56488832.399996                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3099537393.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          922210305                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478742783.399897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     855605018.362455                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     347997575.400030                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5841515943.937648                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        116.817866                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17819141175                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29483845825                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8234                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4117                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9844901.627399                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2420744.869647                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4117    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        16375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     21541500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4117                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    117610085000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  40531460000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1890390                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1890390                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1890390                       # number of overall hits
system.cpu.icache.overall_hits::total         1890390                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        10021                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10021                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        10021                       # number of overall misses
system.cpu.icache.overall_misses::total         10021                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    434528750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    434528750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    434528750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    434528750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1900411                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1900411                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1900411                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1900411                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005273                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005273                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005273                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005273                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43361.815188                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43361.815188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43361.815188                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43361.815188                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        10021                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10021                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        10021                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10021                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    418719625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    418719625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    418719625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    418719625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005273                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005273                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005273                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005273                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41784.215647                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41784.215647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41784.215647                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41784.215647                       # average overall mshr miss latency
system.cpu.icache.replacements                   9858                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1890390                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1890390                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        10021                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10021                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    434528750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    434528750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1900411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1900411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43361.815188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43361.815188                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        10021                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10021                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    418719625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    418719625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41784.215647                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41784.215647                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           444.838604                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42658785                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10306                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4139.218416                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   444.838604                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.868825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.868825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3810843                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3810843                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1715927                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1715927                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1715927                       # number of overall hits
system.cpu.dcache.overall_hits::total         1715927                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10481                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10481                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10481                       # number of overall misses
system.cpu.dcache.overall_misses::total         10481                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    784459125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    784459125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    784459125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    784459125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1726408                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1726408                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1726408                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1726408                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006071                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006071                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006071                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006071                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74845.828165                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74845.828165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74845.828165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74845.828165                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5048                       # number of writebacks
system.cpu.dcache.writebacks::total              5048                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2258                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         8223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8223                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8223                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        43222                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        43222                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    609303625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    609303625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    609303625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    609303625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91652125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91652125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004763                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004763                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004763                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004763                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74097.485711                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74097.485711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74097.485711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74097.485711                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2120.497085                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2120.497085                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   8224                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1083208                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1083208                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    472519500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    472519500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1089396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1089396                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76360.617324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76360.617324                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          362                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          362                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5826                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5826                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4209                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4209                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    439845125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    439845125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91652125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91652125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005348                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005348                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75496.931857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75496.931857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21775.273224                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21775.273224                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       632719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         632719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    311939625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    311939625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       637012                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       637012                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006739                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72662.386443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72662.386443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1896                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1896                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2397                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        39013                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        39013                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    169458500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    169458500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003763                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003763                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70696.078431                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70696.078431                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1740662                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8736                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            199.251603                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6913856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6913856                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 158141545000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
