// Seed: 152374761
module module_0 (
    output tri id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wor id_4,
    output wor id_5,
    output tri1 id_6
    , id_9,
    output wand id_7
);
  assign id_5 = 1;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input supply1 id_2,
    output supply1 id_3
);
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ;
  uwire id_24 = 1;
  pmos #(1 == id_23) (id_3, id_15, id_13);
  module_0(
      id_7, id_18, id_13, id_13, id_16, id_16, id_18, id_23
  );
  assign id_13 = 1 && id_16;
  assign id_24 = id_21;
endmodule
