{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.07987,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09047,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0201333,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0200208,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00906154,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0200208,
	"finish__design__instance__count__class:macro": 10,
	"finish__design__instance__area__class:macro": 143946,
	"finish__design__instance__count__class:fill_cell": 93095,
	"finish__design__instance__area__class:fill_cell": 264222,
	"finish__design__instance__count__class:tap_cell": 3451,
	"finish__design__instance__area__class:tap_cell": 917.966,
	"finish__design__instance__count__class:buffer": 11,
	"finish__design__instance__area__class:buffer": 8.778,
	"finish__design__instance__count__class:clock_buffer": 395,
	"finish__design__instance__area__class:clock_buffer": 522.69,
	"finish__design__instance__count__class:timing_repair_buffer": 5968,
	"finish__design__instance__area__class:timing_repair_buffer": 10611.8,
	"finish__design__instance__count__class:inverter": 2262,
	"finish__design__instance__area__class:inverter": 1652.13,
	"finish__design__instance__count__class:clock_inverter": 140,
	"finish__design__instance__area__class:clock_inverter": 294.728,
	"finish__design__instance__count__class:sequential_cell": 8572,
	"finish__design__instance__area__class:sequential_cell": 38763.1,
	"finish__design__instance__count__class:multi_input_combinational_cell": 33794,
	"finish__design__instance__area__class:multi_input_combinational_cell": 55785.3,
	"finish__design__instance__count": 147698,
	"finish__design__instance__area": 516724,
	"finish__timing__setup__tns": -22.169,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -0.222428,
	"finish__timing__hold__ws": 0.0455115,
	"finish__clock__skew__setup": 0.109759,
	"finish__clock__skew__hold": 0.109759,
	"finish__timing__drv__max_slew_limit": 0.135839,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.43252,
	"finish__timing__drv__max_cap": 7,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 109,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0890818,
	"finish__power__switching__total": 0.0327302,
	"finish__power__leakage__total": 0.00937554,
	"finish__power__total": 0.131188,
	"finish__design__io": 3029,
	"finish__design__die__area": 560000,
	"finish__design__core__area": 528365,
	"finish__design__instance__count": 54603,
	"finish__design__instance__area": 252502,
	"finish__design__instance__count__stdcell": 54593,
	"finish__design__instance__area__stdcell": 108556,
	"finish__design__instance__count__macros": 10,
	"finish__design__instance__area__macros": 143946,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.477893,
	"finish__design__instance__utilization__stdcell": 0.28239,
	"finish__design__rows": 1277,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 1277,
	"finish__design__sites": 1401423,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 1401423,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}