

================================================================
== Vivado HLS Report for 'Seuil_calc1_do_gen'
================================================================
* Date:           Thu Mar 25 13:03:00 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FLOAT
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.190 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7| 70.000 ns | 70.000 ns |    7|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        6|        6|         6|          1|          1|  inf |    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     18|       -|      -|    -|
|Expression       |        -|      0|       0|   1218|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     78|    -|
|Register         |        0|      -|     735|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     18|     735|   1328|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |Seuil_calc1_mac_mdEe_U22  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mac_mdEe_U23  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mac_mdEe_U24  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mac_mdEe_U25  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mac_mdEe_U26  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mac_mdEe_U27  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mac_mdEe_U28  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mac_mdEe_U29  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mac_mdEe_U30  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mac_mdEe_U31  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mac_mdEe_U32  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mac_mdEe_U33  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mac_mdEe_U34  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mac_mdEe_U35  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mac_mdEe_U36  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mac_mdEe_U37  |Seuil_calc1_mac_mdEe  | i0 + i1 * i1 |
    |Seuil_calc1_mul_meOg_U38  |Seuil_calc1_mul_meOg  |    i0 * i0   |
    |Seuil_calc1_mul_mfYi_U39  |Seuil_calc1_mul_mfYi  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1352_11_fu_498_p2    |     *    |      0|  0|  42|           8|           8|
    |mul_ln1352_13_fu_516_p2    |     *    |      0|  0|  42|           8|           8|
    |mul_ln1352_15_fu_534_p2    |     *    |      0|  0|  42|           8|           8|
    |mul_ln1352_17_fu_552_p2    |     *    |      0|  0|  42|           8|           8|
    |mul_ln1352_19_fu_570_p2    |     *    |      0|  0|  42|           8|           8|
    |mul_ln1352_21_fu_588_p2    |     *    |      0|  0|  42|           8|           8|
    |mul_ln1352_23_fu_606_p2    |     *    |      0|  0|  42|           8|           8|
    |mul_ln1352_25_fu_624_p2    |     *    |      0|  0|  42|           8|           8|
    |mul_ln1352_27_fu_642_p2    |     *    |      0|  0|  42|           8|           8|
    |mul_ln1352_29_fu_660_p2    |     *    |      0|  0|  42|           8|           8|
    |mul_ln1352_31_fu_677_p2    |     *    |      0|  0|  42|           8|           8|
    |mul_ln1352_3_fu_426_p2     |     *    |      0|  0|  42|           8|           8|
    |mul_ln1352_5_fu_444_p2     |     *    |      0|  0|  42|           8|           8|
    |mul_ln1352_7_fu_462_p2     |     *    |      0|  0|  42|           8|           8|
    |mul_ln1352_9_fu_480_p2     |     *    |      0|  0|  42|           8|           8|
    |mul_ln1352_fu_404_p2       |     *    |      0|  0|  42|           8|           8|
    |add_ln215_1_fu_344_p2      |     +    |      0|  0|  16|           9|           9|
    |add_ln215_2_fu_354_p2      |     +    |      0|  0|  17|          10|          10|
    |add_ln215_3_fu_364_p2      |     +    |      0|  0|  16|           9|           9|
    |add_ln215_4_fu_374_p2      |     +    |      0|  0|  16|           9|           9|
    |add_ln215_5_fu_384_p2      |     +    |      0|  0|  17|          10|          10|
    |add_ln215_fu_334_p2        |     +    |      0|  0|  16|           9|           9|
    |add_ln700_12_fu_901_p2     |     +    |      0|  0|  25|          18|          18|
    |add_ln700_13_fu_911_p2     |     +    |      0|  0|  26|          19|          19|
    |add_ln700_14_fu_1013_p2    |     +    |      0|  0|  20|          20|          20|
    |add_ln700_17_fu_923_p2     |     +    |      0|  0|  25|          18|          18|
    |add_ln700_20_fu_939_p2     |     +    |      0|  0|  25|          18|          18|
    |add_ln700_21_fu_949_p2     |     +    |      0|  0|  26|          19|          19|
    |add_ln700_24_fu_965_p2     |     +    |      0|  0|  25|          18|          18|
    |add_ln700_27_fu_981_p2     |     +    |      0|  0|  25|          18|          18|
    |add_ln700_28_fu_991_p2     |     +    |      0|  0|  26|          19|          19|
    |add_ln700_29_fu_1001_p2    |     +    |      0|  0|  27|          20|          20|
    |add_ln700_2_fu_847_p2      |     +    |      0|  0|  25|          18|          18|
    |add_ln700_30_fu_1019_p2    |     +    |      0|  0|  20|          20|          20|
    |add_ln700_5_fu_863_p2      |     +    |      0|  0|  25|          18|          18|
    |add_ln700_6_fu_873_p2      |     +    |      0|  0|  26|          19|          19|
    |add_ln700_9_fu_885_p2      |     +    |      0|  0|  25|          18|          18|
    |ps_V_fu_394_p2             |     +    |      0|  0|  18|          11|          11|
    |icmp_ln879_fu_1034_p2      |   icmp   |      0|  0|  18|          17|           1|
    |icmp_ln895_fu_1057_p2      |   icmp   |      0|  0|  18|          27|          27|
    |ap_block_pp0_stage0_01001  |    or    |      0|  0|   2|           1|           1|
    |res_2_V_1_fu_1040_p3       |  select  |      0|  0|  17|           1|           5|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |detect_din                 |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|1218|         523|         513|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5  |   9|          2|    1|          2|
    |detect_blk_n             |   9|          2|    1|          2|
    |e_blk_n                  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  78|         17|    8|         17|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln700_10_reg_1436    |  17|   0|   17|          0|
    |add_ln700_11_reg_1441    |  17|   0|   17|          0|
    |add_ln700_13_reg_1491    |  19|   0|   19|          0|
    |add_ln700_15_reg_1446    |  17|   0|   17|          0|
    |add_ln700_16_reg_1451    |  17|   0|   17|          0|
    |add_ln700_18_reg_1456    |  17|   0|   17|          0|
    |add_ln700_19_reg_1461    |  17|   0|   17|          0|
    |add_ln700_1_reg_1411     |  17|   0|   17|          0|
    |add_ln700_22_reg_1466    |  17|   0|   17|          0|
    |add_ln700_23_reg_1471    |  17|   0|   17|          0|
    |add_ln700_25_reg_1476    |  17|   0|   17|          0|
    |add_ln700_26_reg_1481    |  17|   0|   17|          0|
    |add_ln700_29_reg_1496    |  20|   0|   20|          0|
    |add_ln700_3_reg_1416     |  17|   0|   17|          0|
    |add_ln700_4_reg_1421     |  17|   0|   17|          0|
    |add_ln700_6_reg_1486     |  19|   0|   19|          0|
    |add_ln700_7_reg_1426     |  17|   0|   17|          0|
    |add_ln700_8_reg_1431     |  17|   0|   17|          0|
    |add_ln700_reg_1406       |  17|   0|   17|          0|
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |buffer_10_V_fu_112       |   8|   0|    8|          0|
    |buffer_11_V_fu_116       |   8|   0|    8|          0|
    |buffer_12_V_fu_120       |   8|   0|    8|          0|
    |buffer_13_V_fu_124       |   8|   0|    8|          0|
    |buffer_14_V_fu_128       |   8|   0|    8|          0|
    |buffer_15_V_fu_132       |   8|   0|    8|          0|
    |buffer_16_V_fu_136       |   8|   0|    8|          0|
    |buffer_17_V_fu_140       |   8|   0|    8|          0|
    |buffer_18_V_fu_144       |   8|   0|    8|          0|
    |buffer_19_V_fu_148       |   8|   0|    8|          0|
    |buffer_1_V_fu_76         |   8|   0|    8|          0|
    |buffer_20_V_fu_152       |   8|   0|    8|          0|
    |buffer_21_V_fu_156       |   8|   0|    8|          0|
    |buffer_22_V_fu_160       |   8|   0|    8|          0|
    |buffer_23_V_fu_164       |   8|   0|    8|          0|
    |buffer_24_V_fu_168       |   8|   0|    8|          0|
    |buffer_25_V_fu_172       |   8|   0|    8|          0|
    |buffer_26_V_fu_176       |   8|   0|    8|          0|
    |buffer_27_V_fu_180       |   8|   0|    8|          0|
    |buffer_28_V_fu_184       |   8|   0|    8|          0|
    |buffer_29_V_fu_188       |   8|   0|    8|          0|
    |buffer_2_V_fu_80         |   8|   0|    8|          0|
    |buffer_30_V_fu_192       |   8|   0|    8|          0|
    |buffer_3_V_fu_84         |   8|   0|    8|          0|
    |buffer_4_V_fu_88         |   8|   0|    8|          0|
    |buffer_5_V_fu_92         |   8|   0|    8|          0|
    |buffer_6_V_fu_96         |   8|   0|    8|          0|
    |buffer_7_V_fu_100        |   8|   0|    8|          0|
    |buffer_8_V_fu_104        |   8|   0|    8|          0|
    |buffer_9_V_fu_108        |   8|   0|    8|          0|
    |buffer_V_1_01066_fu_72   |   8|   0|    8|          0|
    |mul_ln895_reg_1511       |  27|   0|   27|          0|
    |ps_V_reg_1401            |  11|   0|   11|          0|
    |res_2_V_1_reg_1501       |  17|   0|   17|          0|
    |ret_V_reg_1506           |  22|   0|   22|          0|
    |val_V_reg_1395           |   8|   0|    8|          0|
    |ps_V_reg_1401            |  64|  32|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 735|  32|  682|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------+-----+-----+------------+---------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | Seuil_calc1::do_gen | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | Seuil_calc1::do_gen | return value |
|e_dout         |  in |    8|   ap_fifo  |          e          |    pointer   |
|e_empty_n      |  in |    1|   ap_fifo  |          e          |    pointer   |
|e_read         | out |    1|   ap_fifo  |          e          |    pointer   |
|detect_din     | out |    1|   ap_fifo  |        detect       |    pointer   |
|detect_full_n  |  in |    1|   ap_fifo  |        detect       |    pointer   |
|detect_write   | out |    1|   ap_fifo  |        detect       |    pointer   |
+---------------+-----+-----+------------+---------------------+--------------+

