
<EDKSYSTEM ARCH="virtex2p" EDKVERSION="9.1.02" PART="xc2vp100ff1704-6" SRC="C:/Baseline_9_Working_Folder/K-new-base/system.xmp" TIMESTAMP="Wed Jun 03 15:27:27 2009&#xA;">

  <MODULES>
    <MODULE GROUP="C" HWVERSION="1.00.a" INSTANCE="clock_reset_block" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="ap1000_bp_clock_reset_generation">
      <PORT DIR="O" INMHS="TRUE" NAME="CLKPLB" SIGNAME="CLKPLB"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_CLKFB_90" SIGNAME="DDR1_CLKFB_90"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_CLKPLB_90" SIGNAME="DDR_CLKPLB_90"/>
      <PORT DIR="I" INMHS="TRUE" NAME="ddr_clk_fb" SIGNAME="DDR1_clk_fb"/>
      <PORT DIR="I" INMHS="TRUE" NAME="fpga_opb_clk" SIGNAME="fpga_opb_clk"/>
      <PORT DIR="I" INMHS="TRUE" NAME="fpga_plb_clk" SIGNAME="fpga_plb_clk"/>
      <PORT DIR="I" INMHS="TRUE" NAME="async_fpga_rst_n" SIGNAME="FPGA_rst_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="CLKOPB" SIGNAME="CLKOPB"/>
      <PORT DIR="O" INMHS="TRUE" NAME="CLKCPU" SIGNAME="CLKCPU"/>
      <PORT DIR="O" INMHS="TRUE" NAME="RSTCPU" SIGNAME="RSTCPU"/>
      <PORT DIR="O" INMHS="TRUE" NAME="RSTOPB" SIGNAME="RSTOPB"/>
      <PORT DIR="O" INMHS="TRUE" NAME="RSTPLB" SIGNAME="RSTPLB"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" HWVERSION="2.00.c" INSTANCE="ppc405_i" INTERRUPT_CNTLR="opb_intc_i" IPTYPE="PROCESSOR" IS_PLACED="TRUE" MODCLASS="PROCESSOR" MODTYPE="ppc405">
      <DESCRIPTION TYPE="SHORT">PowerPC 405 Virtex-II Pro</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">A wrapper to instantiate the PowerPC 405 Processor Block primitive</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_ISOCM_DCR_BASEADDR" VALUE="0b1000010000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b1000010011"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DSOCM_DCR_BASEADDR" VALUE="0b1000100000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b1000100011"/>
      <PARAMETER NAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1"/>
      <PARAMETER NAME="C_DETERMINISTIC_MULT" VALUE="0"/>
      <PARAMETER NAME="C_MMU_ENABLE" VALUE="1"/>
      <PARAMETER NAME="C_DCR_RESYNC" VALUE="0"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="0" BUSNAME="dcr_bus" BUSSTD="DCR" NAME="MDCR" ORIENTED="EAST"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="0" BIF_Y="1" BUSNAME="plb_bus" BUSSTD="PLB" NAME="DPLB" ORIENTED="WEST"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="1" BUSNAME="plb_bus" BUSSTD="PLB" NAME="IPLB" ORIENTED="EAST"/>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="0" BIF_Y="0" BUSNAME="jtagppc0" BUSSTD="XIL" NAME="JTAGPPC" ORIENTED="WEST"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RSTC405RESETCORE" SIGNAME="RSTCPU"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RSTC405RESETSYS" SIGNAME="RSTCPU"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RSTC405RESETCHIP" SIGNAME="RSTCPU"/>
      <PORT DIR="I" INMHS="TRUE" NAME="CPMC405CLOCK" SIGIS="CLK" SIGNAME="CLKCPU"/>
      <PORT DIR="I" INMHS="TRUE" NAME="EICC405EXTINPUTIRQ" SIGIS="INTERRUPT" SIGNAME="Irq"/>
      <PORT DIR="I" INMHS="TRUE" NAME="CPMC405JTAGCLKEN" SIGNAME="net_vcc"/>
      <PORT DIR="O" NAME="C405CPMCORESLEEPREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMMSRCE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMMSREE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMTIMERIRQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMTIMERRESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405XXXMACHINECHECK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405CORECLKINACTIVE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405CPUCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405TIMERCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405TIMERTICK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBCPUCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBTIMEREN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCPPCRST" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405RSTCHIPRESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405RSTCORERESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405RSTSYSRESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405PLBICUABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUBE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICURNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUABORT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUBUSLOCK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUU0ATTR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUGUARDED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICULOCKERR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUMSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUORDERED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUPRIORITY" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICURDBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUREQUEST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUTYPE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUWRBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUCACHEABLE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBC405ICUADDRACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDWDADDR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUREARBITRATE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUWRBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUWRDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSBUSYS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUBE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCURNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUABORT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUBUSLOCK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUU0ATTR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUGUARDED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCULOCKERR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUMSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUORDERED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUPRIORITY" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCURDBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUREQUEST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUTYPE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUCACHEABLE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRITETHRU" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBC405DCUADDRACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDWDADDR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUREARBITRATE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUWRBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUWRDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSBUSYS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMDSOCMCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMDSOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSARCVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSCNTLVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMBYTEWRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMISOCMCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMISOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISARCVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISCNTLVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMEVENWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMODDWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMRDABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMWRABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRDBUSOUT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRREAD" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRWRITE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRC405ACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRC405DBUSIN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="EICC405CRITINPUTIRQ" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGCAPTUREDR" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGEXTEST" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGPGMOUT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGSHIFTDR" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGTDO" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405JTGTDOEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405JTGUPDATEDR" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBJTAGEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="JTGC405BNDSCANTDO" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="JTGC405TCK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TDI" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TMS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TRSTNEG" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DBGMSRWE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGSTOPACK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBCOMPLETE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBFULL" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBIAR" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405DEBUGHALT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405EXTBUSHOLDACK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405UNCONDDEBUGEVENT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCCYCLE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCEVENEXECUTIONSTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCODDEXECUTIONSTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRACESTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRIGGEREVENTOUT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRIGGEREVENTTYPE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="TRCC405TRACEDISABLE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="TRCC405TRIGGEREVENTIN" SIGNAME="__NOC__"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="OCM" IS_DATA="TRUE" NAME="DSOCM"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="OCM" IS_INSTRUCTION="TRUE" NAME="ISOCM"/>
    </MODULE>
    <MODULE BUSINDEX="0" BUSSTD="PLB" DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/plbarb_v1_01_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/doc/plb_v34.pdf" HWVERSION="1.02.a" INSTANCE="plb_bus" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="plb_v34">
      <DESCRIPTION TYPE="SHORT">Processor Local Bus (PLB) 3.4</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">'Xilinx 64-bit Processor Local Bus (PLB) consists of a bus control unit, a watchdog timer, and separate address, write, and read data path units with a a three-cycle only arbitration feature'</DESCRIPTION>
      <PARAMETER NAME="C_PLB_NUM_MASTERS" VALUE="4"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_PLB_NUM_SLAVES" VALUE="2"/>
      <PARAMETER NAME="C_PLB_MID_WIDTH" VALUE="2"/>
      <PARAMETER NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER NAME="C_DCR_INTFCE" VALUE="1"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0b0000000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0b0011111111"/>
      <PARAMETER NAME="C_DCR_AWIDTH" VALUE="10"/>
      <PARAMETER NAME="C_DCR_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
      <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="1"/>
      <PARAMETER NAME="C_NUM_OPBCLK_PLB2OPB_REARB" VALUE="5"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="dcr_bus" BUSSTD="DCR" NAME="SDCR"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SYS_Rst" SIGNAME="RSTPLB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="CLKPLB"/>
      <PORT DIR="O" NAME="PLB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_dcrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_dcrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_Read" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_Write" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_abort" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_compress" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_MSize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_priority" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_request" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_size" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_type" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_addrAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_MErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_MBusy" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rdComp" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_rearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_SSize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_wait" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_wrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_wrComp" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_wrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MAddrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MBusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MRdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MRdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MRdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MRdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MRearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MWrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MWrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MSSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_PAValid" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SAValid" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_abort" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_compress" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_masterID" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_MSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_pendPri" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_pendReq" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_rdPrim" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_reqPri" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_size" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_type" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_wrPrim" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SaddrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SMErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SMBusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SrdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SrdComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SrdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SrdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SrdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_Srearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_Sssize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_Swait" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SwrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SwrComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB_SwrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB2OPB_rearb" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ArbAddrVldReg" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Bus_Error_Det" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE GROUP="F" HWVERSION="1.00.c" INSTANCE="plb_ddr_controller_i" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="modified_plb_ddr_controller">
      <PARAMETER NAME="C_DQS_PULLUPS" VALUE="0"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_INCLUDE_BURST_CACHELN_SUPPORT" VALUE="1"/>
      <PARAMETER NAME="C_REG_DIMM" VALUE="0"/>
      <PARAMETER NAME="C_DDR_TMRD" VALUE="15000"/>
      <PARAMETER NAME="C_DDR_TWR" VALUE="15000"/>
      <PARAMETER NAME="C_DDR_TWTR" VALUE="1"/>
      <PARAMETER NAME="C_DDR_TRAS" VALUE="40000"/>
      <PARAMETER NAME="C_DDR_TRC" VALUE="65000"/>
      <PARAMETER NAME="C_DDR_TRFC" VALUE="75000"/>
      <PARAMETER NAME="C_DDR_TRCD" VALUE="20000"/>
      <PARAMETER NAME="C_DDR_TRRD" VALUE="15000"/>
      <PARAMETER NAME="C_DDR_TREFC" VALUE="70000000"/>
      <PARAMETER NAME="C_DDR_TREFI" VALUE="7800000"/>
      <PARAMETER NAME="C_DDR_TRP" VALUE="20000"/>
      <PARAMETER NAME="C_DDR_CAS_LAT" VALUE="2"/>
      <PARAMETER NAME="C_DDR_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_DDR_AWIDTH" VALUE="13"/>
      <PARAMETER NAME="C_DDR_COL_AWIDTH" VALUE="9"/>
      <PARAMETER NAME="C_DDR_BANK_AWIDTH" VALUE="2"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_PLB_CLK_PERIOD_PS" VALUE="12500"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x00000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x1FFFFFFF"/>
      <PARAMETER NAME="C_PLB_NUM_MASTERS" VALUE="2"/>
      <PARAMETER NAME="C_PLB_MID_WIDTH" VALUE="1"/>
      <PARAMETER NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER NAME="C_SIM_INIT_TIME_PS" VALUE="200000000"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="plb_bus" BUSSTD="PLB" NAME="SPLB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="CLKPLB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Clk90_in" SIGNAME="DDR_CLKPLB_90"/>
      <PORT DIR="I" INMHS="TRUE" NAME="DDR_Clk90_in" SIGNAME="DDR1_CLKFB_90"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_Clk" SIGNAME="DDR1_clk"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_Clkn" SIGNAME="DDR1_clk_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_RASn" SIGNAME="DDR1_ras_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_CASn" SIGNAME="DDR1_cas_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_WEn" SIGNAME="DDR1_we_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_CSn" SIGNAME="DDR1_cs_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_CKE" SIGNAME="DDR1_cke"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_Addr" SIGNAME="DDR1_addr"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_BankAddr" SIGNAME="DDR1_ba"/>
      <PORT DIR="O" INMHS="TRUE" NAME="DDR_DM" SIGNAME="DDR1_dm"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="DDR_DQ" SIGNAME="DDR1_dq"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="DDR_DQS" SIGNAME="DDR1_dqs"/>
      <PORT DIR="I" NAME="PLB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_PAValid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_SAValid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_rdPrim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrPrim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_masterID" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_abort" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MSize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_size" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_type" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_compress" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_pendReq" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_pendPri" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_reqPri" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_addrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_SSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wait" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wrComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_MBusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_MErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DDR_Init_done" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLB_Rst" SIGIS="RST" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/doc/plb_bram_if_cntlr.pdf" HWVERSION="1.00.b" INSTANCE="plb_bram_if_cntlr_i" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="MEMORY_CNTLR" MODTYPE="plb_bram_if_cntlr">
      <DESCRIPTION TYPE="SHORT">PLB BRAM Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Attaches BRAM to the PLB bus</DESCRIPTION>
      <PARAMETER NAME="c_num_masters" VALUE="8"/>
      <PARAMETER CHANGEDBY="USER" NAME="c_baseaddr" VALUE="0xFFFF0000"/>
      <PARAMETER CHANGEDBY="USER" NAME="c_highaddr" VALUE="0xFFFFFFFF"/>
      <PARAMETER NAME="c_include_burst_cacheln_support" VALUE="0"/>
      <PARAMETER NAME="c_plb_dwidth" VALUE="64"/>
      <PARAMETER NAME="c_plb_awidth" VALUE="32"/>
      <PARAMETER NAME="c_plb_clk_period_ps" VALUE="40000"/>
      <PARAMETER NAME="c_plb_mid_width" VALUE="3"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="1" BIF_Y="0" BUSNAME="porta" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="PORTA"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSNAME="plb_bus" BUSSTD="PLB" NAME="SPLB"/>
      <PORT DIR="I" NAME="plb_clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_rst" SIGIS="RST" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_abort" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_abus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_be" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_buslock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_compress" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_lockerr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_masterid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_msize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_pavalid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_rnw" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_size" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_type" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_addrack" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_mbusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_merr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_ssize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_wait" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_rdprim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_savalid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_wrprim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_wrburst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_wrdbus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_wrbterm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_wrcomp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_wrdack" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_rdburst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rdbterm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rdcomp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rddack" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rddbus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_rdwdaddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_pendreq" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_pendpri" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="plb_reqpri" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_clk" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_en" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_wen" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_addr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="bram_din" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="bram_dout" SIGNAME="__DEF__"/>
      <PARAMETER NAME="C_BASEADDR" VALUE="0xFFFF0000"/>
      <PARAMETER NAME="C_HIGHADDR" VALUE="0xFFFFFFFF"/>
    </MODULE>
    <MODULE DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/doc/bram_block.pdf" HWVERSION="1.00.a" INSTANCE="bram" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="MEMORY" MODTYPE="bram_block">
      <DESCRIPTION TYPE="SHORT">Block RAM (BRAM) Block</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">The BRAM Block is a configurable memory module that attaches to a variety of BRAM Interface Controllers.</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_MEMSIZE" VALUE="65536"/>
      <PARAMETER NAME="C_PORT_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PORT_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_NUM_WE" VALUE="4"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="1" BIF_Y="0" BUSNAME="porta" BUSSTD="XIL" IS_INTCONN="TRUE" NAME="PORTA"/>
      <PORT DIR="I" NAME="BRAM_Rst_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Clk_A" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_EN_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_WEN_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Addr_A" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Din_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Dout_A" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Rst_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Clk_B" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_EN_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_WEN_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Addr_B" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BRAM_Din_B" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAM_Dout_B" SIGNAME="__DEF__"/>
      <BUSINTERFACE BIFRANK="TARGET" BUSNAME="__NOC__" BUSSTD="XIL" NAME="PORTB"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/plb2opb_v1_00_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/doc/plb2opb_bridge.pdf" HWVERSION="1.01.a" INSTANCE="plb2opb_bridge_i" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="BUS_BRIDGE" MODTYPE="plb2opb_bridge">
      <DESCRIPTION TYPE="SHORT">PLB to OPB Bridge</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Processor Local Bus (PLB) to On-chip Peripheral Bus(OPB) Bridge</DESCRIPTION>
      <PARAMETER NAME="C_NO_PLB_BURST" VALUE="0"/>
      <PARAMETER NAME="C_DCR_INTFCE" VALUE="1"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2p"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_NUM_ADDR_RNG" VALUE="3"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_RNG0_BASEADDR" VALUE="0x20000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_RNG0_HIGHADDR" VALUE="0x27FFFFFF"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_RNG1_BASEADDR" VALUE="0x28000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_RNG1_HIGHADDR" VALUE="0x29FFFFFF"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_RNG2_BASEADDR" VALUE="0x4C000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_RNG2_HIGHADDR" VALUE="0x4FFFFFFF"/>
      <PARAMETER NAME="C_RNG3_BASEADDR" VALUE="0xFFFFFFFF"/>
      <PARAMETER NAME="C_RNG3_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER NAME="C_PLB_NUM_MASTERS" VALUE="4"/>
      <PARAMETER NAME="C_PLB_MID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DCR_BASEADDR" VALUE="0b0100000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_DCR_HIGHADDR" VALUE="0b0111111111"/>
      <PARAMETER NAME="C_DCR_AWIDTH" VALUE="10"/>
      <PARAMETER NAME="C_DCR_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="1"/>
      <PARAMETER NAME="C_BGI_TRANSABORT_CNT" VALUE="31"/>
      <PARAMETER NAME="C_CLK_ASYNC" VALUE="1"/>
      <PARAMETER NAME="C_HIGH_SPEED" VALUE="1"/>
      <PARAMETER NAME="C_INCLUDE_BGI_TRANSABORT" VALUE="1"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="1" BIF_Y="0" BUSNAME="dcr_bus" BUSSTD="DCR" NAME="SDCR"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="1" BUSNAME="opb_bus" BUSSTD="OPB" NAME="MOPB"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSNAME="plb_bus" BUSSTD="PLB" NAME="SPLB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="CLKPLB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="CLKOPB"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Bus_Error_Det" SIGIS="INTERRUPT" SIGNAME="int6"/>
      <PORT DIR="I" NAME="PLB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGI_Trans_Abort" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="BGO_dcrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_dcrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_Read" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCR_Write" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_addrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_MErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_MBusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_rdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_rdComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_rdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_rdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_rdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_rearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_SSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_wait" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_wrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_wrComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_wrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_abort" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_compress" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_masterID" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MSize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_PAValid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_rdPrim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_SAValid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_size" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_type" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrPrim" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="PLB2OPB_rearb" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_request" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_select" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGO_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_MnGrant" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_retry" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_timeout" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_xferAck" SIGNAME="__DEF__"/>
      <INTCCNTLRTRGS>
        <INTCTRG INTCINDEX="0" PRIORITY="14"/>
      </INTCCNTLRTRGS>
    </MODULE>
    <MODULE BUSINDEX="1" BUSSTD="OPB" DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/opbarb_v1_02_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/doc/opb_v20.pdf" HWVERSION="1.10.c" INSTANCE="opb_bus" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="opb_v20">
      <DESCRIPTION TYPE="SHORT">On-chip Peripheral Bus (OPB) 2.0</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">OPB_V20 On-Chip Peripheral Bus V2.0 with OPB Arbiter (OPB_V20)</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x4E000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x4EFFFFFF"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_NUM_MASTERS" VALUE="4"/>
      <PARAMETER NAME="C_NUM_SLAVES" VALUE="4"/>
      <PARAMETER NAME="C_USE_LUT_OR" VALUE="1"/>
      <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="1"/>
      <PARAMETER NAME="C_DYNAM_PRIORITY" VALUE="0"/>
      <PARAMETER NAME="C_PARK" VALUE="0"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_PROC_INTRFCE" VALUE="1"/>
      <PARAMETER NAME="C_REG_GRANTS" VALUE="1"/>
      <PARAMETER NAME="C_DEV_BLK_ID" VALUE="0"/>
      <PARAMETER NAME="C_DEV_MIR_ENABLE" VALUE="0"/>
      <PORT DIR="I" INMHS="TRUE" NAME="SYS_Rst" SIGNAME="RSTOPB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="CLKOPB"/>
      <PORT DIR="O" NAME="OPB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Debug_SYS_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="WDT_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_beXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DBusEn" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_DBusEn32_63" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_dwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_fwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_hwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_request" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_beAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_DBusEn" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_DBusEn32_63" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_dwAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_fwAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_hwAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_retry" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_MRequest" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_beXfer" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_beAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_rdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_dwAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_dwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_fwAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_fwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_hwAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_hwXfer" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_MGrant" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_pendReq" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_timeout" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="OPB_xferAck" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE GROUP="B" HWVERSION="1.00.a" INSTANCE="ap1000_interrupt_interface_i" IPTYPE="PERIPHERAL" MODCLASS="IP" MODTYPE="ap1000_interrupt_interface">
      <PORT DIR="I" INMHS="TRUE" NAME="EXT_sysace_irq" SIGNAME="sysace_irq"/>
      <PORT DIR="O" INMHS="TRUE" NAME="EXT_sysace_irq_internal" SIGIS="INTERRUPT" SIGNAME="int0"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PMC_inta_n" SIGNAME="PMC_inta_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="PMC_inta_n_internal" SIGIS="INTERRUPT" SIGNAME="int3"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PMC_intb_n" SIGNAME="PMC_intb_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="PMC_intb_n_internal" SIGIS="INTERRUPT" SIGNAME="int2"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PMC_intc_n" SIGNAME="PMC_intc_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="PMC_intc_n_internal" SIGIS="INTERRUPT" SIGNAME="int1"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PMC_intd_n" SIGNAME="PMC_intd_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="PMC_intd_n_internal" SIGIS="INTERRUPT" SIGNAME="int13"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PS2_int0_n" SIGNAME="PS2_int0_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="PS2_int0_n_internal" SIGIS="INTERRUPT" SIGNAME="int16"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PS2_int1_n" SIGNAME="PS2_int1_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="PS2_int1_n_internal" SIGIS="INTERRUPT" SIGNAME="int17"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PS2_int2_n" SIGNAME="PS2_int2_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="PS2_int2_n_internal" SIGIS="INTERRUPT" SIGNAME="int18"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PS2_int3_n" SIGNAME="PS2_int3_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="PS2_int3_n_internal" SIGIS="INTERRUPT" SIGNAME="int19"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PS2_int4_n" SIGNAME="PS2_int4_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="PS2_int4_n_internal" SIGIS="INTERRUPT" SIGNAME="int20"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PS2_int5_n" SIGNAME="PS2_int5_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="PS2_int5_n_internal" SIGIS="INTERRUPT" SIGNAME="int21"/>
      <PORT DIR="O" INMHS="TRUE" NAME="dummy1_interrupt" SIGIS="INTERRUPT" SIGNAME="int4"/>
      <PORT DIR="O" INMHS="TRUE" NAME="dummy2_interrupt" SIGIS="INTERRUPT" SIGNAME="int5"/>
      <PORT DIR="O" INMHS="TRUE" NAME="dummy3_interrupt" SIGIS="INTERRUPT" SIGNAME="int8"/>
      <PORT DIR="O" INMHS="TRUE" NAME="dummy4_interrupt" SIGIS="INTERRUPT" SIGNAME="int9"/>
      <PORT DIR="O" INMHS="TRUE" NAME="dummy5_interrupt" SIGIS="INTERRUPT" SIGNAME="int10"/>
      <PORT DIR="O" INMHS="TRUE" NAME="dummy6_interrupt" SIGIS="INTERRUPT" SIGNAME="int11"/>
      <PORT DIR="O" INMHS="TRUE" NAME="dummy7_interrupt" SIGIS="INTERRUPT" SIGNAME="int12"/>
      <PORT DIR="O" INMHS="TRUE" NAME="dummy8_interrupt" SIGIS="INTERRUPT" SIGNAME="int14"/>
      <PORT DIR="O" INMHS="TRUE" NAME="dummy9_interrupt" SIGIS="INTERRUPT" SIGNAME="int15"/>
      <PORT DIR="O" NAME="dummy10_interrupt" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="dummy11_interrupt" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="dummy12_interrupt" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <INTCCNTLRTRGS>
        <INTCTRG INTCINDEX="0" PRIORITY="0"/>
        <INTCTRG INTCINDEX="0" PRIORITY="1"/>
        <INTCTRG INTCINDEX="0" PRIORITY="2"/>
        <INTCTRG INTCINDEX="0" PRIORITY="3"/>
        <INTCTRG INTCINDEX="0" PRIORITY="4"/>
        <INTCTRG INTCINDEX="0" PRIORITY="5"/>
        <INTCTRG INTCINDEX="0" PRIORITY="6"/>
        <INTCTRG INTCINDEX="0" PRIORITY="7"/>
        <INTCTRG INTCINDEX="0" PRIORITY="8"/>
        <INTCTRG INTCINDEX="0" PRIORITY="9"/>
        <INTCTRG INTCINDEX="0" PRIORITY="10"/>
        <INTCTRG INTCINDEX="0" PRIORITY="11"/>
        <INTCTRG INTCINDEX="0" PRIORITY="12"/>
        <INTCTRG INTCINDEX="0" PRIORITY="13"/>
        <INTCTRG INTCINDEX="0" PRIORITY="15"/>
        <INTCTRG INTCINDEX="0" PRIORITY="16"/>
        <INTCTRG INTCINDEX="0" PRIORITY="17"/>
        <INTCTRG INTCINDEX="0" PRIORITY="18"/>
        <INTCTRG INTCINDEX="0" PRIORITY="19"/>
        <INTCTRG INTCINDEX="0" PRIORITY="20"/>
      </INTCCNTLRTRGS>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_00_c/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/doc/opb_intc.pdf" HWVERSION="1.00.c" INSTANCE="opb_intc_i" INTCINDEX="0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="INTERRUPT_CNTLR" MODTYPE="opb_intc" PROCESSOR="ppc405_i">
      <DESCRIPTION TYPE="SHORT">OPB Interrupt Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">intc core attached to the Onchip Peripheral Bus (OPB)</DESCRIPTION>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PARAMETER NAME="C_Y" VALUE="0"/>
      <PARAMETER NAME="C_X" VALUE="0"/>
      <PARAMETER NAME="C_U_SET" VALUE="intc"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x4D000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x4DFFFFFF"/>
      <PARAMETER NAME="C_NUM_INTR_INPUTS" VALUE="2"/>
      <PARAMETER NAME="C_KIND_OF_INTR" VALUE="0b11111111111111111111111111111111"/>
      <PARAMETER NAME="C_KIND_OF_EDGE" VALUE="0b11111111111111111111111111111111"/>
      <PARAMETER NAME="C_KIND_OF_LVL" VALUE="0b11111111111111111111111111111111"/>
      <PARAMETER NAME="C_HAS_IPR" VALUE="1"/>
      <PARAMETER NAME="C_HAS_SIE" VALUE="1"/>
      <PARAMETER NAME="C_HAS_CIE" VALUE="1"/>
      <PARAMETER NAME="C_HAS_IVR" VALUE="1"/>
      <PARAMETER NAME="C_IRQ_IS_LEVEL" VALUE="1"/>
      <PARAMETER NAME="C_IRQ_ACTIVE" VALUE="1"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb_bus" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="CLKOPB"/>
      <PORT DIR="O" INMHS="TRUE" NAME="Irq" SIGIS="INTERRUPT" SIGNAME="Irq"/>
      <PORT DIR="I" INMHS="TRUE" NAME="Intr" SIGIS="INTERRUPT" SIGNAME="int21 &amp; int20 &amp; int19 &amp; int18 &amp; int17 &amp; int16 &amp; int15 &amp; int14 &amp; int13 &amp; int12 &amp; int11 &amp; int10 &amp; int9 &amp; int8 &amp; int6 &amp; int5 &amp; int4 &amp; int3 &amp; int2 &amp; int1 &amp; int0"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IntC_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IntC_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IntC_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IntC_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IntC_xferAck" SIGNAME="__DEF__"/>
      <INTERRUPTSRCS>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="0" SIGNAME="int21"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="1" SIGNAME="int20"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="2" SIGNAME="int19"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="3" SIGNAME="int18"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="4" SIGNAME="int17"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="5" SIGNAME="int16"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="6" SIGNAME="int15"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="7" SIGNAME="int14"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="8" SIGNAME="int13"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="9" SIGNAME="int12"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="10" SIGNAME="int11"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="11" SIGNAME="int10"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="12" SIGNAME="int9"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="13" SIGNAME="int8"/>
        <INTRSRC INSTANCE="plb2opb_bridge_i" PRIORITY="14" SIGNAME="int6"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="15" SIGNAME="int5"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="16" SIGNAME="int4"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="17" SIGNAME="int3"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="18" SIGNAME="int2"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="19" SIGNAME="int1"/>
        <INTRSRC INSTANCE="ap1000_interrupt_interface_i" PRIORITY="20" SIGNAME="int0"/>
      </INTERRUPTSRCS>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_01_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_uartlite_v1_00_b/doc/opb_uartlite.pdf" GROUP="A" HWVERSION="1.00.b" INSTANCE="RS232_1" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="opb_uartlite">
      <DESCRIPTION TYPE="SHORT">OPB UART (Lite)</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Generic UART (Universal Asynchronous Receiver/Transmitter) for OPB bus.</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x4C000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x4C00ffff"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_DATA_BITS" VALUE="8"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_CLK_FREQ" VALUE="40000000"/>
      <PARAMETER NAME="C_BAUDRATE" VALUE="9600"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_USE_PARITY" VALUE="0"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_ODD_PARITY" VALUE="0"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb_bus" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="CLKOPB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="RX" SIGNAME="UART1_sin"/>
      <PORT DIR="O" INMHS="TRUE" NAME="TX" SIGNAME="UART1_sout"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Interrupt" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="UART_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="UART_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="UART_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="UART_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="UART_xferAck" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/generic_v1_00_a/doc/html/api/index.html" GROUP="E" HWVERSION="3.10.a" INSTANCE="opbslave_ext_bridge_i" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="opbslave_ext_bridge">
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER CHANGEDBY="USER" NAME="flash_wait_cycles" VALUE="8"/>
      <PARAMETER CHANGEDBY="USER" NAME="base_cfg_enable" VALUE="1"/>
      <PARAMETER CHANGEDBY="USER" NAME="FPGA_revision" VALUE="0x21050010"/>
      <PARAMETER NAME="ppc1_reset_value" VALUE="0"/>
      <PARAMETER NAME="ppc2_reset_value" VALUE="1"/>
      <PARAMETER NAME="size_of_config_flash" VALUE="4"/>
      <PARAMETER CHANGEDBY="USER" NAME="size_of_protected_area" VALUE="2"/>
      <PARAMETER CHANGEDBY="USER" NAME="ext_dwidth" VALUE="16"/>
      <PARAMETER CHANGEDBY="USER" NAME="ext_awidth" VALUE="25"/>
      <PARAMETER CHANGEDBY="USER" NAME="test_swtch_width" VALUE="8"/>
      <PARAMETER CHANGEDBY="USER" NAME="test_led_width" VALUE="8"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb_bus" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="clk" SIGIS="CLK" SIGNAME="CLKOPB"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="EXT_addr" SIGNAME="lbus_addr"/>
      <PORT DIR="O" INMHS="TRUE" NAME="EXT_sysace_cs_n" SIGNAME="sysace_cs_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="EXT_cpld_bg_n" SIGNAME="cpld_bg_n"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="EXT_we_n" SIGNAME="lbus_we_n"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="EXT_oe_n" SIGNAME="lbus_oe_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="EXT_flash_cs_n" SIGNAME="flash_cs_n"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="EXT_con_flash_cs_n" SIGNAME="con_flash_cs_n"/>
      <PORT DIR="I" INMHS="TRUE" NAME="EXT_cpld_br_n" SIGNAME="cpld_br_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="EXT_cpld_cs_n" SIGNAME="cpld_cs_n"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="EXT_data" SIGNAME="lbus_data"/>
      <PORT DIR="I" INMHS="TRUE" NAME="fpga_test_switch" SIGNAME="fpga_test_switch_7 &amp; fpga_test_switch_6 &amp; fpga_test_switch_5 &amp; fpga_test_switch_4 &amp; fpga_test_switch_3 &amp; fpga_test_switch_2 &amp; fpga_test_switch_1 &amp; fpga_test_switch_0"/>
      <PORT DIR="I" INMHS="TRUE" NAME="fpga_therm" SIGNAME="fpga_therm"/>
      <PORT DIR="I" NAME="reset" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="opb_abus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="opb_be" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="opb_rnw" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="opb_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="opb_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="opb_dbusm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_dbus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_errack" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_toutsup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="sl_xferack" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="fpga_test_led" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="RSTCPU1" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="RSTCPU2" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="ppc1_sw_reset" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="ppc2_sw_reset" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="opb_ext_bridge_debug_bus" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE GROUP="G" HWVERSION="1.00.a" INSTANCE="plb_psb_bridge_i" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="plb_psb_bridge">
      <PARAMETER NAME="PLB_MASTER_BASEADDR1" VALUE="0x00000000"/>
      <PARAMETER NAME="PLB_MASTER_LSB_DECODE1" VALUE="2"/>
      <PARAMETER NAME="PLB_MASTER_BASEADDR2" VALUE="0x20000000"/>
      <PARAMETER NAME="PLB_MASTER_LSB_DECODE2" VALUE="3"/>
      <PARAMETER NAME="C_PLB_PRIORITY" VALUE="0x0"/>
      <PARAMETER NAME="C_BASEADDR" VALUE="0x30000000"/>
      <PARAMETER NAME="C_HIGHADDR" VALUE="0x3FFFFFFF"/>
      <PARAMETER NAME="PLB_SLAVE_LSB_DECODE" VALUE="3"/>
      <PARAMETER NAME="C_PLB_NUM_MASTERS" VALUE="16"/>
      <PARAMETER NAME="C_PLB_MID_WIDTH" VALUE="4"/>
      <PARAMETER NAME="PLB_PSB_FPGA_REG_BASEADDR" VALUE="0x30002000"/>
      <PARAMETER NAME="PLB_PSB_FPGA_REG_LSB_DECODE" VALUE="18"/>
      <PARAMETER NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2p"/>
      <BUSINTERFACE BIFRANK="MASTER" BIF_X="1" BIF_Y="0" BUSNAME="plb_bus" BUSSTD="PLB" NAME="MPLB"/>
      <BUSINTERFACE BIFRANK="SLAVE" BIF_X="0" BIF_Y="0" BUSNAME="plb_bus" BUSSTD="PLB" NAME="SPLB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="clk" SIGIS="CLK" SIGNAME="CLKPLB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PSB_dbg_n" SIGNAME="PSB_dbg_n"/>
      <PORT DIR="O" INMHS="TRUE" NAME="PSB_br_n" SIGNAME="PSB_br_n"/>
      <PORT DIR="I" INMHS="TRUE" NAME="PSB_bg_n" SIGNAME="PSB_bg_n"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="PSB_abb_n" SIGNAME="PSB_abb_n"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="PSB_tbst_n" SIGNAME="PSB_tbst_n"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="PSB_tsiz" SIGNAME="PSB_tsiz"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="PSB_ts_n" SIGNAME="PSB_ts_n"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="PSB_tt" SIGNAME="PSB_tt"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="PSB_aack_n" SIGNAME="PSB_aack_n"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="PSB_artry_n" SIGNAME="PSB_artry_n"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="PSB_d" SIGNAME="PSB_d"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="PSB_ta_n" SIGNAME="PSB_ta_n"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="PSB_tea_n" SIGNAME="PSB_tea_n"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="PSB_dbb_n" SIGNAME="PSB_dbb_n"/>
      <PORT DIR="IO" INMHS="TRUE" NAME="PSB_a" SIGNAME="PSB_a"/>
      <PORT DIR="O" NAME="debug_bus" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="reset" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBma_RdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBma_RdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBma_AddrAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBma_RdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBma_WrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBma_rearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBma_Busy" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBma_Err" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBma_RdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBma_WrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBma_sSize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBma_pendReq" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBma_pendPri" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBma_reqPri" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_request" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_size" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_type" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_priority" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_abort" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_mSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_compress" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGIma_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_PAValid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_SAValid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_rdPrim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_wrPrim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_masterID" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_abort" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_MSize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_size" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_type" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_compress" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBsl_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGOsl_addrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGOsl_SSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGOsl_wait" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGOsl_rearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGOsl_wrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGOsl_wrComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGOsl_wrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGOsl_rdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGOsl_rdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGOsl_rdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGOsl_rdComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGOsl_rdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGOsl_MBusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="BGOsl_MErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ppc0_uart_to_reg_bus" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="ppc0_reg_to_uart_bus" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="host0_uart_to_reg_bus" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="host0_reg_to_uart_bus" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="ppc1_uart_to_reg_bus" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="ppc1_reg_to_uart_bus" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="host1_uart_to_reg_bus" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="host1_reg_to_uart_bus" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE BUSSTD="DCR" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/dcr_v29_v1_00_a/doc/dcr_v29.pdf" HWVERSION="1.00.a" INSTANCE="dcr_bus" IPTYPE="BUS" IS_PLACED="TRUE" MODCLASS="BUS" MODTYPE="dcr_v29">
      <DESCRIPTION TYPE="SHORT">Device Control Register (DCR) Bus 2.9</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">32-Bit Xilinx implementation of IBM 32-Bit Device Control Register Bus (DCR) Architecture Specification</DESCRIPTION>
      <PARAMETER NAME="C_DCR_NUM_SLAVES" VALUE="4"/>
      <PARAMETER NAME="C_DCR_AWIDTH" VALUE="10"/>
      <PARAMETER NAME="C_DCR_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_USE_LUT_OR" VALUE="1"/>
      <PORT DIR="I" NAME="M_dcrABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_dcrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_dcrRead" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="M_dcrWrite" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCR_M_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCR_Ack" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCR_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCR_Sl_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCR_Read" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DCR_Write" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_dcrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="Sl_dcrAck" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/doc/ppc405.pdf" HWVERSION="2.00.c" INSTANCE="ppc405_ppcjtag_chain" IPTYPE="PROCESSOR" IS_PLACED="TRUE" MODCLASS="PROCESSOR" MODTYPE="ppc405">
      <DESCRIPTION TYPE="SHORT">PowerPC 405 Virtex-II Pro</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">A wrapper to instantiate the PowerPC 405 Processor Block primitive</DESCRIPTION>
      <PARAMETER NAME="C_ISOCM_DCR_BASEADDR" VALUE="0b0000010000"/>
      <PARAMETER NAME="C_ISOCM_DCR_HIGHADDR" VALUE="0b0000010011"/>
      <PARAMETER NAME="C_DSOCM_DCR_BASEADDR" VALUE="0b0000100000"/>
      <PARAMETER NAME="C_DSOCM_DCR_HIGHADDR" VALUE="0b0000100011"/>
      <PARAMETER NAME="C_DISABLE_OPERAND_FORWARDING" VALUE="1"/>
      <PARAMETER NAME="C_DETERMINISTIC_MULT" VALUE="0"/>
      <PARAMETER NAME="C_MMU_ENABLE" VALUE="1"/>
      <PARAMETER NAME="C_DCR_RESYNC" VALUE="0"/>
      <BUSINTERFACE BIFRANK="TARGET" BIF_X="0" BIF_Y="0" BUSNAME="jtagppc1" BUSSTD="XIL" NAME="JTAGPPC" ORIENTED="WEST"/>
      <PORT DIR="O" NAME="C405CPMCORESLEEPREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMMSRCE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMMSREE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMTIMERIRQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405CPMTIMERRESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405XXXMACHINECHECK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405CLOCK" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405CORECLKINACTIVE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405CPUCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405JTAGCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405TIMERCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CPMC405TIMERTICK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBCPUCLKEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBTIMEREN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCPPCRST" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRCLK" SIGIS="CLK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405RSTCHIPRESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405RSTCORERESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405RSTSYSRESETREQ" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="RSTC405RESETCHIP" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="RSTC405RESETCORE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="RSTC405RESETSYS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405PLBICUABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUBE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICURNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUABORT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUBUSLOCK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUU0ATTR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUGUARDED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICULOCKERR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUMSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUORDERED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUPRIORITY" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICURDBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUREQUEST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUTYPE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUWRBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBICUCACHEABLE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBC405ICUADDRACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICURDWDADDR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUREARBITRATE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUWRBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUWRDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405ICUSBUSYS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUBE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCURNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUABORT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUBUSLOCK" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUU0ATTR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUGUARDED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCULOCKERR" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUMSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUORDERED" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUPRIORITY" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCURDBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUREQUEST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUTYPE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRBURST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405PLBDCUCACHEABLE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405PLBDCUWRITETHRU" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="PLBC405DCUADDRACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCURDWDADDR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUREARBITRATE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUWRBTERM" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUWRDACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSSIZE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSERR" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLBC405DCUSBUSYS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMDSOCMCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMDSOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSARCVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DSCNTLVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMBYTEWRITE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="DSOCMBUSY" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMISOCMCLK" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="BRAMISOCMRDDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISARCVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="ISCNTLVALUE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMEVENWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMODDWRITEEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMRDABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMWRABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="ISOCMBRAMWRDBUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRABUS" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRDBUSOUT" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRREAD" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DCRWRITE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRC405ACK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="DCRC405DBUSIN" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="EICC405CRITINPUTIRQ" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="EICC405EXTINPUTIRQ" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGCAPTUREDR" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGEXTEST" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGPGMOUT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGSHIFTDR" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405JTGTDO" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405JTGTDOEN" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405JTGUPDATEDR" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="MCBJTAGEN" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="JTGC405BNDSCANTDO" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="JTGC405TCK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TDI" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TMS" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="JTGC405TRSTNEG" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="C405DBGMSRWE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGSTOPACK" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBCOMPLETE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBFULL" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405DBGWBIAR" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405DEBUGHALT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405EXTBUSHOLDACK" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="DBGC405UNCONDDEBUGEVENT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCCYCLE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCEVENEXECUTIONSTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCODDEXECUTIONSTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRACESTATUS" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRIGGEREVENTOUT" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="C405TRCTRIGGEREVENTTYPE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="TRCC405TRACEDISABLE" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="TRCC405TRIGGEREVENTIN" SIGNAME="__NOC__"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="DCR" NAME="MDCR"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="PLB" NAME="DPLB"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="PLB" NAME="IPLB"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="OCM" IS_DATA="TRUE" NAME="DSOCM"/>
      <BUSINTERFACE BIFRANK="MASTER" BUSNAME="__NOC__" BUSSTD="OCM" IS_INSTRUCTION="TRUE" NAME="ISOCM"/>
    </MODULE>
    <MODULE DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/doc/jtagppc_cntlr.pdf" HWVERSION="2.00.a" INSTANCE="jtagppc_0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="jtagppc_cntlr">
      <DESCRIPTION TYPE="SHORT">PowerPC JTAG Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">JTAGPPC wrapper allows the PowerPC to connect to the JTAG chain of the FPGA.</DESCRIPTION>
      <PARAMETER NAME="C_DEVICE" VALUE="X2VP4"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="0" BIF_Y="0" BUSNAME="jtagppc0" BUSSTD="XIL" NAME="JTAGPPC0" ORIENTED="EAST"/>
      <BUSINTERFACE BIFRANK="INITIATOR" BIF_X="1" BIF_Y="0" BUSNAME="jtagppc1" BUSSTD="XIL" NAME="JTAGPPC1" ORIENTED="WEST"/>
      <PORT DIR="I" NAME="TRSTNEG" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="HALTNEG0" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DBGC405DEBUGHALT0" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="HALTNEG1" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="DBGC405DEBUGHALT1" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="C405JTGTDO0" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="C405JTGTDOEN0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TCK0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TDI0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TMS0" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TRSTNEG0" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="C405JTGTDO1" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="C405JTGTDOEN1" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TCK1" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TDI1" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TMS1" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="JTGC405TRSTNEG1" SIGNAME="__DEF__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/emc_v2_00_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_emc_v2_00_a/doc/plb_emc.pdf" HWVERSION="2.00.a" INSTANCE="plb_emc_0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="plb_emc">
      <DESCRIPTION TYPE="SHORT">PLB External Memory Controller</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Processor Local Bus External Memory Controller for SRAM and flash</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_NUM_BANKS_MEM" VALUE="1"/>
      <PARAMETER NAME="C_INCLUDE_NEGEDGE_IOREGS" VALUE="0"/>
      <PARAMETER NAME="C_NUM_MASTERS" VALUE="8"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_MEM0_BASEADDR" VALUE="0x50000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_MEM0_HIGHADDR" VALUE="0x50ffffff"/>
      <PARAMETER NAME="C_MEM1_BASEADDR" VALUE="0xffffffff"/>
      <PARAMETER NAME="C_MEM1_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_MEM2_BASEADDR" VALUE="0xffffffff"/>
      <PARAMETER NAME="C_MEM2_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER NAME="C_MEM3_BASEADDR" VALUE="0xffffffff"/>
      <PARAMETER NAME="C_MEM3_HIGHADDR" VALUE="0x00000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_MEM0_WIDTH" VALUE="32"/>
      <PARAMETER NAME="C_MEM1_WIDTH" VALUE="64"/>
      <PARAMETER NAME="C_MEM2_WIDTH" VALUE="64"/>
      <PARAMETER NAME="C_MEM3_WIDTH" VALUE="64"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_MAX_MEM_WIDTH" VALUE="32"/>
      <PARAMETER NAME="C_INCLUDE_DATAWIDTH_MATCHING_0" VALUE="1"/>
      <PARAMETER NAME="C_INCLUDE_DATAWIDTH_MATCHING_1" VALUE="1"/>
      <PARAMETER NAME="C_INCLUDE_DATAWIDTH_MATCHING_2" VALUE="1"/>
      <PARAMETER NAME="C_INCLUDE_DATAWIDTH_MATCHING_3" VALUE="1"/>
      <PARAMETER NAME="C_SYNCH_MEM_0" VALUE="0"/>
      <PARAMETER NAME="C_SYNCH_PIPEDELAY_0" VALUE="2"/>
      <PARAMETER NAME="C_TCEDV_PS_MEM_0" VALUE="15000"/>
      <PARAMETER NAME="C_TAVDV_PS_MEM_0" VALUE="15000"/>
      <PARAMETER NAME="C_THZCE_PS_MEM_0" VALUE="8000"/>
      <PARAMETER NAME="C_THZOE_PS_MEM_0" VALUE="8000"/>
      <PARAMETER NAME="C_TWC_PS_MEM_0" VALUE="15000"/>
      <PARAMETER NAME="C_TWP_PS_MEM_0" VALUE="12000"/>
      <PARAMETER NAME="C_TLZWE_PS_MEM_0" VALUE="5000"/>
      <PARAMETER NAME="C_SYNCH_MEM_1" VALUE="0"/>
      <PARAMETER NAME="C_SYNCH_PIPEDELAY_1" VALUE="2"/>
      <PARAMETER NAME="C_TCEDV_PS_MEM_1" VALUE="15000"/>
      <PARAMETER NAME="C_TAVDV_PS_MEM_1" VALUE="15000"/>
      <PARAMETER NAME="C_THZCE_PS_MEM_1" VALUE="8000"/>
      <PARAMETER NAME="C_THZOE_PS_MEM_1" VALUE="8000"/>
      <PARAMETER NAME="C_TWC_PS_MEM_1" VALUE="15000"/>
      <PARAMETER NAME="C_TWP_PS_MEM_1" VALUE="12000"/>
      <PARAMETER NAME="C_TLZWE_PS_MEM_1" VALUE="5000"/>
      <PARAMETER NAME="C_SYNCH_MEM_2" VALUE="0"/>
      <PARAMETER NAME="C_SYNCH_PIPEDELAY_2" VALUE="2"/>
      <PARAMETER NAME="C_TCEDV_PS_MEM_2" VALUE="15000"/>
      <PARAMETER NAME="C_TAVDV_PS_MEM_2" VALUE="15000"/>
      <PARAMETER NAME="C_THZCE_PS_MEM_2" VALUE="8000"/>
      <PARAMETER NAME="C_THZOE_PS_MEM_2" VALUE="8000"/>
      <PARAMETER NAME="C_TWC_PS_MEM_2" VALUE="15000"/>
      <PARAMETER NAME="C_TWP_PS_MEM_2" VALUE="12000"/>
      <PARAMETER NAME="C_TLZWE_PS_MEM_2" VALUE="5000"/>
      <PARAMETER NAME="C_SYNCH_MEM_3" VALUE="0"/>
      <PARAMETER NAME="C_SYNCH_PIPEDELAY_3" VALUE="2"/>
      <PARAMETER NAME="C_TCEDV_PS_MEM_3" VALUE="15000"/>
      <PARAMETER NAME="C_TAVDV_PS_MEM_3" VALUE="15000"/>
      <PARAMETER NAME="C_THZCE_PS_MEM_3" VALUE="8000"/>
      <PARAMETER NAME="C_THZOE_PS_MEM_3" VALUE="8000"/>
      <PARAMETER NAME="C_TWC_PS_MEM_3" VALUE="15000"/>
      <PARAMETER NAME="C_TWP_PS_MEM_3" VALUE="12000"/>
      <PARAMETER NAME="C_TLZWE_PS_MEM_3" VALUE="5000"/>
      <PARAMETER NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PLB_CLK_PERIOD_PS" VALUE="10000"/>
      <PARAMETER NAME="C_INCLUDE_BURST_CACHELN_SUPPORT" VALUE="0"/>
      <PARAMETER NAME="C_PLB_MID_WIDTH" VALUE="3"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="plb_bus" BUSSTD="PLB" NAME="SPLB"/>
      <PORT DIR="I" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_Rst" SIGIS="RST" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_abort" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_compress" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_masterID" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MSize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_PAValid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_size" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_type" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_addrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_MBusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_MErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_SSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wait" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_rdPrim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_SAValid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrPrim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wrComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_pendReq" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_pendPri" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_reqPri" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Mem_A" SIGNAME="__NOC__"/>
      <PORT DIR="IO" NAME="Mem_DQ" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Mem_CEN" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Mem_OEN" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Mem_WEN" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Mem_QWEN" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Mem_BEN" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Mem_RPN" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Mem_CE" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Mem_ADV_LDN" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Mem_LBON" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Mem_CKEN" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Mem_RNW" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="Mem_DQ_I" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Mem_DQ_O" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Mem_DQ_T" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_01_a/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_gpio_v3_01_b/doc/opb_gpio.pdf" HWVERSION="3.01.b" INSTANCE="opb_gpio_0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="opb_gpio">
      <DESCRIPTION TYPE="SHORT">OPB General Purpose IO</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">General Purpose Input/Output (GPIO) core for the On-Chip Peripheral Bus (OPB) bus.</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x29000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x29ffffff"/>
      <PARAMETER NAME="C_USER_ID_CODE" VALUE="3"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_GPIO_WIDTH" VALUE="8"/>
      <PARAMETER NAME="C_ALL_INPUTS" VALUE="0"/>
      <PARAMETER NAME="C_INTERRUPT_PRESENT" VALUE="0"/>
      <PARAMETER NAME="C_IS_BIDIR" VALUE="1"/>
      <PARAMETER NAME="C_DOUT_DEFAULT" VALUE="0x00000000"/>
      <PARAMETER NAME="C_TRI_DEFAULT" VALUE="0xffffffff"/>
      <PARAMETER NAME="C_IS_DUAL" VALUE="0"/>
      <PARAMETER NAME="C_ALL_INPUTS_2" VALUE="0"/>
      <PARAMETER NAME="C_IS_BIDIR_2" VALUE="1"/>
      <PARAMETER NAME="C_DOUT_DEFAULT_2" VALUE="0x00000000"/>
      <PARAMETER NAME="C_TRI_DEFAULT_2" VALUE="0xffffffff"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb_bus" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGIS="RST" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sln_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IP2INTC_Irpt" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="IO" NAME="GPIO_IO" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="GPIO_in" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_d_out" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_t_out" SIGNAME="__NOC__"/>
      <PORT DIR="IO" NAME="GPIO2_IO" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="GPIO2_in" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_d_out" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_t_out" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="GPIO_IO_I" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_IO_O" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO_IO_T" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="GPIO2_IO_I" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_IO_O" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GPIO2_IO_T" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_00_b/doc/html/api/index.html" DOC_IP="C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_timer_v1_00_b/doc/opb_timer.pdf" HWVERSION="1.00.b" INSTANCE="opb_timer_0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="opb_timer">
      <DESCRIPTION TYPE="SHORT">OPB Timer/Counter</DESCRIPTION>
      <DESCRIPTION TYPE="LONG">Timer counter with OPB interface</DESCRIPTION>
      <PARAMETER NAME="C_FAMILY" VALUE="nofamily"/>
      <PARAMETER NAME="C_COUNT_WIDTH" VALUE="32"/>
      <PARAMETER NAME="C_ONE_TIMER_ONLY" VALUE="0"/>
      <PARAMETER NAME="C_TRIG0_ASSERT" VALUE="1"/>
      <PARAMETER NAME="C_TRIG1_ASSERT" VALUE="1"/>
      <PARAMETER NAME="C_GEN0_ASSERT" VALUE="1"/>
      <PARAMETER NAME="C_GEN1_ASSERT" VALUE="1"/>
      <PARAMETER NAME="C_OPB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_OPB_DWIDTH" VALUE="32"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x4fff0000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x4fffffff"/>
      <BUSINTERFACE BIFRANK="SLAVE" BUSNAME="opb_bus" BUSSTD="OPB" NAME="SOPB"/>
      <PORT DIR="I" NAME="OPB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_Rst" SIGIS="RST" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_select" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="OPB_seqAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="TC_DBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="TC_errAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="TC_retry" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="TC_toutSup" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="TC_xferAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="CaptureTrig0" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="CaptureTrig1" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GenerateOut0" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="GenerateOut1" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="PWM0" SIGNAME="__NOC__"/>
      <PORT DIR="O" NAME="Interrupt" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
      <PORT DIR="I" NAME="Freeze" SIGNAME="__NOC__"/>
    </MODULE>
    <MODULE DOC_DRIVER="C:/Baseline_9_Working_Folder/K-new-base/drivers/hwrtos_v1_00_a/doc/html/api/index.html" GROUP="D" HWVERSION="1.00.a" INSTANCE="hwrtos_0" IPTYPE="PERIPHERAL" IS_PLACED="TRUE" MODCLASS="PERIPHERAL" MODTYPE="hwrtos">
      <DESCRIPTION TYPE="SHORT">HWRTOS</DESCRIPTION>
      <PARAMETER CHANGEDBY="USER" NAME="C_BASEADDR" VALUE="0x40000000"/>
      <PARAMETER CHANGEDBY="USER" NAME="C_HIGHADDR" VALUE="0x4000ffff"/>
      <PARAMETER NAME="C_PLB_AWIDTH" VALUE="32"/>
      <PARAMETER NAME="C_PLB_DWIDTH" VALUE="64"/>
      <PARAMETER NAME="C_PLB_NUM_MASTERS" VALUE="8"/>
      <PARAMETER NAME="C_PLB_MID_WIDTH" VALUE="3"/>
      <PARAMETER NAME="C_USER_ID_CODE" VALUE="3"/>
      <PARAMETER NAME="C_FAMILY" VALUE="virtex2p"/>
      <BUSINTERFACE BIFRANK="MASTER_SLAVE" BIF_X="1" BIF_Y="0" BUSNAME="plb_bus" BUSSTD="PLB" NAME="MSPLB"/>
      <PORT DIR="I" INMHS="TRUE" NAME="LED_IN" SIGNAME="fpga_test_switch_0 &amp; fpga_test_switch_1 &amp; fpga_test_switch_2 &amp; fpga_test_switch_3 &amp; fpga_test_switch_4 &amp; fpga_test_switch_5 &amp; fpga_test_switch_6 &amp; fpga_test_switch_7"/>
      <PORT DIR="O" INMHS="TRUE" NAME="LED_OUT" SIGNAME="fpga_test_led"/>
      <PORT DIR="I" NAME="PLB_Clk" SIGIS="CLK" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_Rst" SIGIS="RST" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_addrAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_MBusy" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_MErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_rearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_SSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wait" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wrComp" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="Sl_wrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_abort" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_BE" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_compress" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_masterID" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MSize" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_PAValid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_pendPri" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_pendReq" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_rdPrim" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_reqPri" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_SAValid" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_size" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_type" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_wrPrim" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_abort" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_ABus" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_BE" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_busLock" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_compress" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_guarded" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_lockErr" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_MSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_ordered" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_priority" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_rdBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_request" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_RNW" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_size" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_type" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_wrBurst" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="M_wrDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MBusy" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MErr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MWrBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MWrDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MAddrAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MRdBTerm" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MRdDAck" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MRdDBus" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MRdWdAddr" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MRearbitrate" SIGNAME="__DEF__"/>
      <PORT DIR="I" NAME="PLB_MSSize" SIGNAME="__DEF__"/>
      <PORT DIR="O" NAME="IP2INTC_Irpt" SIGIS="INTERRUPT" SIGNAME="__NOC__"/>
    </MODULE>
  </MODULES>

  <EXTERNALPORTS>
    <PORT DIR="I" GROUP="C" INDEX="24" NAME="fpga_rst_n" SIGNAME="FPGA_rst_n"/>
    <PORT DIR="I" GROUP="C" INDEX="22" NAME="fpga_opb_clk" SIGNAME="fpga_opb_clk"/>
    <PORT DIR="I" GROUP="C" INDEX="23" NAME="fpga_plb_clk" SIGNAME="fpga_plb_clk"/>
    <PORT DIR="O" ENDIAN="LITTLE" GROUP="D" INDEX="25" LSB="0" MSB="7" NAME="fpga_test_led" SIGNAME="fpga_test_led"/>
    <PORT DIR="I" GROUP="GLB" INDEX="0" NAME="fpga_test_switch_0" SIGNAME="fpga_test_switch_0"/>
    <PORT DIR="I" GROUP="GLB" INDEX="1" NAME="fpga_test_switch_1" SIGNAME="fpga_test_switch_1"/>
    <PORT DIR="I" GROUP="GLB" INDEX="2" NAME="fpga_test_switch_2" SIGNAME="fpga_test_switch_2"/>
    <PORT DIR="I" GROUP="GLB" INDEX="3" NAME="fpga_test_switch_3" SIGNAME="fpga_test_switch_3"/>
    <PORT DIR="I" GROUP="GLB" INDEX="4" NAME="fpga_test_switch_4" SIGNAME="fpga_test_switch_4"/>
    <PORT DIR="I" GROUP="GLB" INDEX="5" NAME="fpga_test_switch_5" SIGNAME="fpga_test_switch_5"/>
    <PORT DIR="I" GROUP="GLB" INDEX="6" NAME="fpga_test_switch_6" SIGNAME="fpga_test_switch_6"/>
    <PORT DIR="I" GROUP="GLB" INDEX="7" NAME="fpga_test_switch_7" SIGNAME="fpga_test_switch_7"/>
    <PORT DIR="IO" ENDIAN="LITTLE" GROUP="E" INDEX="29" LSB="0" MSB="24" NAME="lbus_addr" SIGNAME="lbus_addr"/>
    <PORT DIR="IO" ENDIAN="LITTLE" GROUP="E" INDEX="30" LSB="0" MSB="15" NAME="lbus_data" SIGNAME="lbus_data"/>
    <PORT DIR="IO" GROUP="E" INDEX="31" NAME="lbus_oe_n" SIGNAME="lbus_oe_n"/>
    <PORT DIR="IO" GROUP="E" INDEX="32" NAME="lbus_we_n" SIGNAME="lbus_we_n"/>
    <PORT DIR="O" GROUP="E" INDEX="35" NAME="flash_cs_n" SIGNAME="flash_cs_n"/>
    <PORT DIR="IO" GROUP="E" INDEX="28" NAME="fpga_config_flash_cs_n" SIGNAME="con_flash_cs_n"/>
    <PORT DIR="I" GROUP="E" INDEX="26" NAME="cpld_br_n" SIGNAME="cpld_br_n"/>
    <PORT DIR="O" GROUP="E" INDEX="33" NAME="cpld_bg_n" SIGNAME="cpld_bg_n"/>
    <PORT DIR="O" GROUP="E" INDEX="34" NAME="cpld_cs_n" SIGNAME="cpld_cs_n"/>
    <PORT DIR="I" GROUP="B" INDEX="20" NAME="sysace_irq" SIGNAME="sysace_irq"/>
    <PORT DIR="O" GROUP="E" INDEX="36" NAME="sysace_cs_n" SIGNAME="sysace_cs_n"/>
    <PORT DIR="I" GROUP="A" INDEX="8" NAME="uart1_sin" SIGNAME="UART1_sin"/>
    <PORT DIR="O" GROUP="A" INDEX="9" NAME="uart1_sout" SIGNAME="UART1_sout"/>
    <PORT DIR="I" GROUP="C" INDEX="21" NAME="ddr1_clk_fb" SIGNAME="DDR1_clk_fb"/>
    <PORT DIR="O" GROUP="F" INDEX="43" NAME="ddr1_clk" SIGNAME="DDR1_clk"/>
    <PORT DIR="O" GROUP="F" INDEX="44" NAME="ddr1_clk_n" SIGNAME="DDR1_clk_n"/>
    <PORT DIR="O" ENDIAN="LITTLE" GROUP="F" INDEX="39" LSB="1" MSB="13" NAME="ddr1_addr" SIGNAME="DDR1_addr"/>
    <PORT DIR="O" ENDIAN="LITTLE" GROUP="F" INDEX="40" LSB="0" MSB="1" NAME="ddr1_ba" SIGNAME="DDR1_ba"/>
    <PORT DIR="O" GROUP="F" INDEX="47" NAME="ddr1_ras_n" SIGNAME="DDR1_ras_n"/>
    <PORT DIR="O" GROUP="F" INDEX="41" NAME="ddr1_cas_n" SIGNAME="DDR1_cas_n"/>
    <PORT DIR="O" GROUP="F" INDEX="48" NAME="ddr1_we_n" SIGNAME="DDR1_we_n"/>
    <PORT DIR="O" GROUP="F" INDEX="45" NAME="ddr1_cs_n" SIGNAME="DDR1_cs_n"/>
    <PORT DIR="O" GROUP="F" INDEX="42" NAME="ddr1_cke" SIGNAME="DDR1_cke"/>
    <PORT DIR="O" ENDIAN="LITTLE" GROUP="F" INDEX="46" LSB="0" MSB="3" NAME="ddr1_dm" SIGNAME="DDR1_dm"/>
    <PORT DIR="IO" ENDIAN="LITTLE" GROUP="F" INDEX="38" LSB="0" MSB="3" NAME="ddr1_dqs" SIGNAME="DDR1_dqs"/>
    <PORT DIR="IO" ENDIAN="LITTLE" GROUP="F" INDEX="37" LSB="0" MSB="31" NAME="ddr1_dq" SIGNAME="DDR1_dq"/>
    <PORT DIR="I" GROUP="G" INDEX="49" NAME="psb_bg_n" SIGNAME="PSB_bg_n"/>
    <PORT DIR="I" GROUP="G" INDEX="50" NAME="psb_dbg_n" SIGNAME="PSB_dbg_n"/>
    <PORT DIR="I" GROUP="B" INDEX="14" NAME="ps2_int0_n" SIGNAME="PS2_int0_n"/>
    <PORT DIR="I" GROUP="B" INDEX="15" NAME="ps2_int1_n" SIGNAME="PS2_int1_n"/>
    <PORT DIR="I" GROUP="B" INDEX="16" NAME="ps2_int2_n" SIGNAME="PS2_int2_n"/>
    <PORT DIR="I" GROUP="B" INDEX="17" NAME="ps2_int3_n" SIGNAME="PS2_int3_n"/>
    <PORT DIR="I" GROUP="B" INDEX="18" NAME="ps2_int4_n" SIGNAME="PS2_int4_n"/>
    <PORT DIR="I" GROUP="B" INDEX="19" NAME="ps2_int5_n" SIGNAME="PS2_int5_n"/>
    <PORT DIR="O" GROUP="G" INDEX="63" NAME="psb_br_n" SIGNAME="PSB_br_n"/>
    <PORT DIR="IO" ENDIAN="LITTLE" GROUP="G" INDEX="51" LSB="0" MSB="31" NAME="psb_a" SIGNAME="PSB_a"/>
    <PORT DIR="IO" GROUP="G" INDEX="53" NAME="psb_abb_n" SIGNAME="PSB_abb_n"/>
    <PORT DIR="IO" GROUP="G" INDEX="54" NAME="psb_artry_n" SIGNAME="PSB_artry_n"/>
    <PORT DIR="IO" GROUP="G" INDEX="52" NAME="psb_aack_n" SIGNAME="PSB_aack_n"/>
    <PORT DIR="IO" GROUP="G" INDEX="58" NAME="psb_tbst_n" SIGNAME="PSB_tbst_n"/>
    <PORT DIR="IO" GROUP="G" INDEX="56" NAME="psb_dbb_n" SIGNAME="PSB_dbb_n"/>
    <PORT DIR="IO" GROUP="G" INDEX="60" NAME="psb_ts_n" SIGNAME="PSB_ts_n"/>
    <PORT DIR="IO" GROUP="G" INDEX="57" NAME="psb_ta_n" SIGNAME="PSB_ta_n"/>
    <PORT DIR="IO" GROUP="G" INDEX="59" NAME="psb_tea_n" SIGNAME="PSB_tea_n"/>
    <PORT DIR="IO" ENDIAN="LITTLE" GROUP="G" INDEX="61" LSB="0" MSB="3" NAME="psb_tsiz" SIGNAME="PSB_tsiz"/>
    <PORT DIR="IO" ENDIAN="LITTLE" GROUP="G" INDEX="62" LSB="0" MSB="4" NAME="psb_tt" SIGNAME="PSB_tt"/>
    <PORT DIR="IO" ENDIAN="LITTLE" GROUP="G" INDEX="55" LSB="0" MSB="63" NAME="psb_data" SIGNAME="PSB_d"/>
    <PORT DIR="I" GROUP="B" INDEX="10" NAME="pmc_inta_n" SIGNAME="PMC_inta_n"/>
    <PORT DIR="I" GROUP="B" INDEX="11" NAME="pmc_intb_n" SIGNAME="PMC_intb_n"/>
    <PORT DIR="I" GROUP="B" INDEX="12" NAME="pmc_intc_n" SIGNAME="PMC_intc_n"/>
    <PORT DIR="I" GROUP="B" INDEX="13" NAME="pmc_intd_n" SIGNAME="PMC_intd_n"/>
    <PORT DIR="I" GROUP="E" INDEX="27" NAME="fpga_therm" SIGNAME="fpga_therm"/>
  </EXTERNALPORTS>

  <BLKDSHAPES STACK_HORIZ_WIDTH="7">
    <PROCSHAPES>
      <MODULE BIFS_H="2" BIFS_W="2" INSTANCE="ppc405_i" IS_ABVSBS="TRUE" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="2"/>
      <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="ppc405_ppcjtag_chain" IS_ABVSBS="TRUE" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="4"/>
    </PROCSHAPES>
    <IPBUCKET MODS_H="1" MODS_W="2">
      <MODULE INSTANCE="clock_reset_block" IS_PLACED="TRUE" MODTYPE="ap1000_bp_clock_reset_generation"/>
      <MODULE INSTANCE="ap1000_interrupt_interface_i" IS_PLACED="TRUE" MODTYPE="ap1000_interrupt_interface"/>
    </IPBUCKET>
    <SBSSHAPES>
      <MODULE INSTANCE="plb_bus"/>
      <MODULE INSTANCE="opb_bus"/>
    </SBSSHAPES>
    <SBSBUCKETS>
      <SBSBUCKET BUSINDEX="0" BUSNAME="plb_bus" BUSSTD="PLB" IS_BLWSBS="TRUE" MODS_H="1" MODS_W="2" SHAPE_VERTI_INDEX="2" STACK_HORIZ_INDEX="2">
        <MODULE INSTANCE="plb_ddr_controller_i" MODTYPE="modified_plb_ddr_controller"/>
        <MODULE INSTANCE="plb_emc_0" MODTYPE="plb_emc"/>
      </SBSBUCKET>
      <SBSBUCKET BUSINDEX="1" BUSNAME="opb_bus" BUSSTD="OPB" IS_ABVSBS="TRUE" MODS_H="2" MODS_W="3" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="6">
        <MODULE INSTANCE="opb_intc_i" MODTYPE="opb_intc"/>
        <MODULE INSTANCE="RS232_1" MODTYPE="opb_uartlite"/>
        <MODULE INSTANCE="opbslave_ext_bridge_i" MODTYPE="opbslave_ext_bridge"/>
        <MODULE INSTANCE="opb_gpio_0" MODTYPE="opb_gpio"/>
        <MODULE INSTANCE="opb_timer_0" MODTYPE="opb_timer"/>
      </SBSBUCKET>
    </SBSBUCKETS>
    <P2PSHAPES>
      <MODULE INSTANCE="dcr_bus"/>
    </P2PSHAPES>
    <CMPLXSHAPES>
      <CMPLXSHAPE IS_BLWSBS="TRUE" MODCLASS="MEMORY_UNIT" MODS_H="2" MODS_W="1" SHAPE_ID="0" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="5">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="plb_bram_if_cntlr_i" MODCLASS="MEMORY_CNTLR" ORIENTED="CENTER"/>
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="bram" MODCLASS="MEMORY"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_BLWSBS="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" SHAPE_ID="1" SHAPE_VERTI_INDEX="1" STACK_HORIZ_INDEX="2">
        <MODULE BIFS_H="2" BIFS_W="2" INSTANCE="plb2opb_bridge_i" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_ABVSBS="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" SHAPE_ID="2" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="0">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="plb_psb_bridge_i" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_BLWSBS="TRUE" IS_MULTISTK="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" SHAPE_ID="3" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="3">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="jtagppc_0" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
      <CMPLXSHAPE IS_ABVSBS="TRUE" MODCLASS="PERIPHERAL" MODS_H="1" MODS_W="1" SHAPE_ID="4" SHAPE_VERTI_INDEX="0" STACK_HORIZ_INDEX="1">
        <MODULE BIFS_H="1" BIFS_W="2" INSTANCE="hwrtos_0" MODCLASS="PERIPHERAL"/>
      </CMPLXSHAPE>
    </CMPLXSHAPES>
    <BCLANESPACES>
      <BCLANESPACE BUSLANES_W="3" EAST="0">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="plb_bus" BUSSTD="PLB" IS_SBSCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="0" BUSINTERFACE="SPLB" INSTANCE="plb_psb_bridge_i"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="3" EAST="1" WEST="0">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="plb_bus" BUSSTD="PLB" IS_SBSCONN="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="0">
          <BUSCONN BIF_Y="0" BUSINTERFACE="MPLB" INSTANCE="plb_psb_bridge_i"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="7" EAST="2" WEST="1">
        <BUSCONNLANE BUSLANE_X="5" BUSNAME="plb_bus" BUSSTD="PLB" IS_SBSCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="2">
          <BUSCONN BIF_Y="1" BUSINTERFACE="DPLB" INSTANCE="ppc405_i" IS_PROCONN="TRUE"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="2" BUSNAME="jtagppc0" BUSSTD="XIL">
          <BUSCONN BIF_Y="0" BUSINTERFACE="JTAGPPC" INSTANCE="ppc405_i" IS_PROCONN="TRUE" IS_SPLITCONN="TRUE"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="3" BUSNAME="plb_bus" BUSSTD="PLB" IS_BKTCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="2">
          <BUSCONN BIFRANK="SLAVE" BUSINTERFACE="SPLB"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="plb_bus" BUSSTD="PLB" IS_SBSCONN="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="1">
          <BUSCONN BIF_Y="0" BUSINTERFACE="MSPLB" INSTANCE="hwrtos_0"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="4" BUSNAME="plb_bus" BUSSTD="PLB" IS_SBSCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="2">
          <BUSCONN BIF_Y="0" BUSINTERFACE="SPLB" INSTANCE="plb2opb_bridge_i"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="5" EAST="3" WEST="2">
        <BUSCONNLANE BUSLANE_X="2" BUSNAME="dcr_bus" BUSSTD="DCR" IS_BLWSBS="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="2">
          <BUSCONN BIF_Y="0" BUSINTERFACE="MDCR" INSTANCE="ppc405_i" IS_PROCONN="TRUE"/>
          <BUSCONN BUSINTERFACE="SDCR" BUSSTD="DCR" INSTANCE="plb2opb_bridge_i"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="plb_bus" BUSSTD="PLB" IS_SBSCONN="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="2">
          <BUSCONN BIF_Y="1" BUSINTERFACE="IPLB" INSTANCE="ppc405_i" IS_PROCONN="TRUE"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSNAME="jtagppc0" BUSSTD="XIL" ORIENTED="EAST" STACK_HORIZ_INDEX="3">
          <BUSCONN BIF_Y="0" BUSINTERFACE="JTAGPPC0" INSTANCE="jtagppc_0" IS_SPLITCONN="TRUE"/>
        </BUSCONNLANE>
        <BUSCONNLANE BUSLANE_X="3" BUSNAME="opb_bus" BUSSTD="OPB" IS_SBSCONN="TRUE" ORIENTED="WEST" STACK_HORIZ_INDEX="2">
          <BUSCONN BIF_Y="1" BUSINTERFACE="MOPB" INSTANCE="plb2opb_bridge_i"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="3" EAST="4" WEST="3">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="jtagppc1" BUSSTD="XIL" IS_MULTISTK="TRUE">
          <BUSCONN BIF_Y="0" BUSINTERFACE="JTAGPPC" INSTANCE="ppc405_ppcjtag_chain" IS_PROCONN="TRUE"/>
          <BUSCONN BUSINTERFACE="JTAGPPC1" BUSSTD="XIL" INSTANCE="jtagppc_0"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="3" EAST="5" WEST="4">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="plb_bus" BUSSTD="PLB" IS_SBSCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="5">
          <BUSCONN BIF_Y="0" BUSINTERFACE="SPLB" INSTANCE="plb_bram_if_cntlr_i"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="3" EAST="6" WEST="5">
        <BUSCONNLANE BUSLANE_X="1" BUSNAME="opb_bus" BUSSTD="OPB" IS_BKTCONN="TRUE" ORIENTED="EAST" STACK_HORIZ_INDEX="6">
          <BUSCONN BIFRANK="SLAVE" BUSINTERFACE="SOPB"/>
        </BUSCONNLANE>
      </BCLANESPACE>
      <BCLANESPACE BUSLANES_W="2" WEST="6"/>
    </BCLANESPACES>
  </BLKDSHAPES>

</EDKSYSTEM>