# Reading D:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do Assignment3_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {Assignment3.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# 
# vlog -vlog01compat -work work +incdir+C:/Users/hw/Desktop/Quartus_File/Assignment3 {C:/Users/hw/Desktop/Quartus_File/Assignment3/Controller_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Controller_tb
# 
# Top level modules:
# 	Controller_tb
# 
# vsim -t 1ps -L cycloneii_ver -L gate_work -L work -voptargs="+acc"  Controller_tb
# vsim -L cycloneii_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps Controller_tb 
# Loading work.Controller_tb
# Loading work.Controller
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# init:bcd=0000
# 
# input1:bcd=2040
# 
# clear:bcd=0000
# 
# input2:bcd=0510
# 
# timeover:buzzer=1
# 
# sleep:rbi=1
# 
# ** Note: $finish    : C:/Users/hw/Desktop/Quartus_File/Assignment3/Controller_tb.v(56)
#    Time: 25 sec  Iteration: 0  Instance: /Controller_tb
# 1
# Break in Module Controller_tb at C:/Users/hw/Desktop/Quartus_File/Assignment3/Controller_tb.v line 56
# Simulation Breakpoint: 1
# Break in Module Controller_tb at C:/Users/hw/Desktop/Quartus_File/Assignment3/Controller_tb.v line 56
# MACRO ./Assignment3_run_msim_gate_verilog.do PAUSED at line 17
