# Reading pref.tcl
# do add_isa_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/trin.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:11 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/trin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity trin
# -- Compiling architecture Behavior of trin
# End time: 09:11:11 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/regN.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:11 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/regN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regN
# -- Compiling architecture behavior of regN
# End time: 09:11:11 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/mux2to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:11 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/mux2to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2to1
# -- Compiling architecture LogicFunc of mux2to1
# End time: 09:11:11 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/fulladd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:11 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/fulladd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladd
# -- Compiling architecture LogicFunc of fulladd
# End time: 09:11:11 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/dec2to4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:11 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/dec2to4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dec2to4
# -- Compiling architecture LogicFunc of dec2to4
# End time: 09:11:11 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/components.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:11 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling package components
# End time: 09:11:11 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ripple_carry.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:11 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ripple_carry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity ripple_carry
# -- Compiling architecture struc_behaviour of ripple_carry
# End time: 09:11:11 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/register_file.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:11 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/register_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity register_file
# -- Compiling architecture struc_behaviour of register_file
# End time: 09:11:12 on Apr 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/mux4to1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:12 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/mux4to1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity mux4to1
# -- Compiling architecture struc_behaviour of mux4to1
# End time: 09:11:12 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:12 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity instruction_memory
# -- Compiling architecture struc_behaviour of instruction_memory
# End time: 09:11:12 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:12 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity instruction_decode
# -- Compiling architecture struc_behaviour of instruction_decode
# End time: 09:11:12 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/dec4to16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:12 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/dec4to16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity dec4to16
# -- Compiling architecture struc_behaviour of dec4to16
# End time: 09:11:12 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:12 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity ALU
# -- Compiling architecture behaviour of ALU
# End time: 09:11:12 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/DataMemory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:12 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/DataMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity DataMemory
# -- Compiling architecture struc_behaviour of DataMemory
# End time: 09:11:12 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:12 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/pipeline.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity pipeline
# -- Compiling architecture behaviour of pipeline
# End time: 09:11:12 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:13 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity Reg1bit
# -- Compiling architecture behavior of Reg1bit
# End time: 09:11:13 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg2bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:13 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg2bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity Reg2bit
# -- Compiling architecture behavior of Reg2bit
# End time: 09:11:13 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:13 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg4bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity Reg4bit
# -- Compiling architecture behavior of Reg4bit
# End time: 09:11:13 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:13 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/Reg32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity Reg32bit
# -- Compiling architecture behavior of Reg32bit
# End time: 09:11:13 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/output_files/Forwarding_Unit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:11:13 on Apr 23,2024
# vcom -reportprogress 300 -93 -work work C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/output_files/Forwarding_Unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package components
# -- Compiling entity Forwarding_Unit
# -- Compiling architecture behavior of Forwarding_Unit
# End time: 09:11:13 on Apr 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.pipeline
# vsim work.pipeline 
# Start time: 09:11:19 on Apr 23,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.components
# Loading work.pipeline(behaviour)
# Loading work.mux2to1(logicfunc)
# Loading work.regn(behavior)
# Loading work.ripple_carry(struc_behaviour)
# Loading work.fulladd(logicfunc)
# Loading ieee.numeric_std(body)
# Loading work.instruction_memory(struc_behaviour)
# Loading work.dec4to16(struc_behaviour)
# Loading work.dec2to4(logicfunc)
# Loading work.trin(behavior)
# Loading work.reg4bit(behavior)
# Loading work.reg32bit(behavior)
# Loading work.instruction_decode(struc_behaviour)
# Loading work.register_file(struc_behaviour)
# Loading work.mux4to1(struc_behaviour)
# Loading work.reg1bit(behavior)
# Loading work.reg2bit(behavior)
# Loading work.forwarding_unit(behavior)
# Loading work.alu(behaviour)
# Loading work.datamemory(struc_behaviour)
# ** Warning: Design size of 10469 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
do {C:/Users/yolky/OneDrive/Documents/Homework/Spring 2024/ECE 374/Lab 8/mips-add-vhdl/simulation/modelsim/wave.do}
# .main_pane.wave.interior.cs.body.pw.wf
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
# 0
add wave -position insertpoint  \
sim:/pipeline/current_pc \
sim:/pipeline/result
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yolky  Hostname: ASHTONS_LEGION  ProcessID: 17036
#           Attempting to use alternate WLF file "./wlftez5bcy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftez5bcy
run
# End time: 09:13:23 on Apr 23,2024, Elapsed time: 0:02:04
# Errors: 0, Warnings: 3
