// Seed: 625453188
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_5;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    output supply0 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input uwire id_5,
    output logic id_6
);
  always begin : LABEL_0
    id_6 <= 1;
  end
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
