# ===================================================================
# FPGA Project Configuration File
# ===================================================================
# Edit this file when starting a new project. All build scripts will
# automatically use these settings.
# ===================================================================

# Project name (will be used for Vivado project directory name)
set PROJECT_NAME "cmod_a7_project"

# Top module name (the main Verilog module to synthesize)
# Active target for ESP32 display UART integration:
#   recorder_top -> 6-byte frame: AA 55 result rms flags checksum @ 1,000,000 baud
set TOP_MODULE "recorder_top"

# Target board
# Must match a directory name under boards/ (e.g. cmod_a7, basys3, arty_a7_35t, nexys_a7_100t)
# PART_NAME and flash parameters are loaded automatically from boards/<BOARD>/board.tcl
set BOARD "cmod_a7"

# Source files configuration
# NOTE: Files are now loaded from src_main/ (for personal projects)
#       Template examples remain in src/ folder
# Option 1: Specific file (recommended for single-file projects)
# set SOURCE_FILES [list "my_module.v"]

# Option 2: Multiple specific files (uncomment and edit as needed)
# set SOURCE_FILES [list "top_module.v" "submodule.v"]

# Option 3: All .v files in src_main/ (uncomment to use all Verilog files)
# set SOURCE_FILES "*.v"
# Keep this list explicit to avoid accidentally building legacy src/top_module.v.
set SOURCE_FILES [list "recorder_top.v" "i2s_receiver.v" "uart_tx.v"]

# Constraint files configuration
# Option 1: Use all XDC files in constraints/ directory (default)
# set CONSTRAINT_FILES "*.xdc"

# Option 2: Specific constraint file (uncomment and edit as needed)
# recorder.xdc maps uart_tx to edge Pin 18 (PACKAGE_PIN N3) for CMOD A7 -> ESP32 RX wiring.
set CONSTRAINT_FILES [list "recorder.xdc"]

# ===================================================================
# Advanced Settings (usually don't need to change)
# ===================================================================

# Build output directory name
# Using a local path outside OneDrive to avoid file-locking issues
set BUILD_DIR "C:/fpga_build"

# Synthesis strategy (default: Vivado Synthesis Defaults)
# Options: "Vivado Synthesis Defaults", "Flow_PerfOptimized_high", etc.
set SYNTH_STRATEGY "Vivado Synthesis Defaults"

# Implementation strategy (default: Vivado Implementation Defaults)
# Options: "Vivado Implementation Defaults", "Performance_ExplorePostRoutePhysOpt", etc.
set IMPL_STRATEGY "Vivado Implementation Defaults"

# ===================================================================
# DO NOT EDIT BELOW THIS LINE
# ===================================================================
puts "INFO: Loaded configuration for project: $PROJECT_NAME"
puts "INFO: Top module: $TOP_MODULE"
puts "INFO: Target board: $BOARD"
