// Seed: 3403375027
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout supply1 id_2;
  input wire id_1;
  assign id_2 = -1'b0;
  bit id_5, id_6, id_7;
  logic id_8;
  wire  id_9;
  assign id_8 = -1;
  parameter id_10 = 1;
  assign module_1.id_2 = 0;
  wire id_11;
  wire id_12;
  always_comb begin : LABEL_0
    id_5 = id_5;
  end
  assign id_4 = !id_1;
  parameter id_13 = id_10;
  tri1 id_14 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    inout tri0 id_2,
    input supply1 id_3,
    output wand id_4,
    output wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    output tri id_8,
    input wor id_9,
    input supply1 id_10
    , id_17,
    input supply1 id_11,
    input wand id_12,
    input supply0 id_13,
    input supply0 id_14,
    input wor id_15
);
  logic id_18;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18
  );
  always begin : LABEL_0
    if (1) @(~id_6);
  end
  assign id_4 = id_0;
  wire id_19;
endmodule
