// Generated from java-escape by ANTLR 4.13.0
package com.alchitry.labs2.parsers.grammar

package com.alchitry.labs.parsers.verilog;


import org.antlr.v4.kotlinruntime.ParserRuleContext
import org.antlr.v4.kotlinruntime.tree.ErrorNode
import org.antlr.v4.kotlinruntime.tree.TerminalNode

/**
 * This class provides an empty implementation of {@link Verilog2001Listener},
 * which can be extended to create a listener which only needs to handle a subset
 * of the available methods.
 */
open class Verilog2001BaseListener : Verilog2001Listener {
    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConfig_declaration(ctx: Verilog2001Parser.Config_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConfig_declaration(ctx: Verilog2001Parser.Config_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDesign_statement(ctx: Verilog2001Parser.Design_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDesign_statement(ctx: Verilog2001Parser.Design_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConfig_rule_statement(ctx: Verilog2001Parser.Config_rule_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConfig_rule_statement(ctx: Verilog2001Parser.Config_rule_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDefault_clause(ctx: Verilog2001Parser.Default_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDefault_clause(ctx: Verilog2001Parser.Default_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInst_clause(ctx: Verilog2001Parser.Inst_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInst_clause(ctx: Verilog2001Parser.Inst_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInst_name(ctx: Verilog2001Parser.Inst_nameContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInst_name(ctx: Verilog2001Parser.Inst_nameContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLiblist_clause(ctx: Verilog2001Parser.Liblist_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLiblist_clause(ctx: Verilog2001Parser.Liblist_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCell_clause(ctx: Verilog2001Parser.Cell_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCell_clause(ctx: Verilog2001Parser.Cell_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUse_clause(ctx: Verilog2001Parser.Use_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUse_clause(ctx: Verilog2001Parser.Use_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSource_text(ctx: Verilog2001Parser.Source_textContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSource_text(ctx: Verilog2001Parser.Source_textContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDescription(ctx: Verilog2001Parser.DescriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDescription(ctx: Verilog2001Parser.DescriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_declaration(ctx: Verilog2001Parser.Module_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_declaration(ctx: Verilog2001Parser.Module_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_keyword(ctx: Verilog2001Parser.Module_keywordContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_keyword(ctx: Verilog2001Parser.Module_keywordContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_parameter_port_list(ctx: Verilog2001Parser.Module_parameter_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_parameter_port_list(ctx: Verilog2001Parser.Module_parameter_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_ports(ctx: Verilog2001Parser.List_of_portsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_ports(ctx: Verilog2001Parser.List_of_portsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_port_declarations(ctx: Verilog2001Parser.List_of_port_declarationsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_port_declarations(ctx: Verilog2001Parser.List_of_port_declarationsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPort(ctx: Verilog2001Parser.PortContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPort(ctx: Verilog2001Parser.PortContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPort_expression(ctx: Verilog2001Parser.Port_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPort_expression(ctx: Verilog2001Parser.Port_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPort_reference(ctx: Verilog2001Parser.Port_referenceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPort_reference(ctx: Verilog2001Parser.Port_referenceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPort_declaration(ctx: Verilog2001Parser.Port_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPort_declaration(ctx: Verilog2001Parser.Port_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_item(ctx: Verilog2001Parser.Module_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_item(ctx: Verilog2001Parser.Module_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_or_generate_item(ctx: Verilog2001Parser.Module_or_generate_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_or_generate_item(ctx: Verilog2001Parser.Module_or_generate_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNon_port_module_item(ctx: Verilog2001Parser.Non_port_module_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNon_port_module_item(ctx: Verilog2001Parser.Non_port_module_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_or_generate_item_declaration(ctx: Verilog2001Parser.Module_or_generate_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_or_generate_item_declaration(ctx: Verilog2001Parser.Module_or_generate_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParameter_override(ctx: Verilog2001Parser.Parameter_overrideContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParameter_override(ctx: Verilog2001Parser.Parameter_overrideContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLocal_parameter_declaration(ctx: Verilog2001Parser.Local_parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLocal_parameter_declaration(ctx: Verilog2001Parser.Local_parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParameter_declaration(ctx: Verilog2001Parser.Parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParameter_declaration(ctx: Verilog2001Parser.Parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParameter_declaration_(ctx: Verilog2001Parser.Parameter_declaration_Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParameter_declaration_(ctx: Verilog2001Parser.Parameter_declaration_Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSpecparam_declaration(ctx: Verilog2001Parser.Specparam_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSpecparam_declaration(ctx: Verilog2001Parser.Specparam_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInout_declaration(ctx: Verilog2001Parser.Inout_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInout_declaration(ctx: Verilog2001Parser.Inout_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInput_declaration(ctx: Verilog2001Parser.Input_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInput_declaration(ctx: Verilog2001Parser.Input_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOutput_declaration(ctx: Verilog2001Parser.Output_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOutput_declaration(ctx: Verilog2001Parser.Output_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEvent_declaration(ctx: Verilog2001Parser.Event_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEvent_declaration(ctx: Verilog2001Parser.Event_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenvar_declaration(ctx: Verilog2001Parser.Genvar_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenvar_declaration(ctx: Verilog2001Parser.Genvar_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInteger_declaration(ctx: Verilog2001Parser.Integer_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInteger_declaration(ctx: Verilog2001Parser.Integer_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTime_declaration(ctx: Verilog2001Parser.Time_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTime_declaration(ctx: Verilog2001Parser.Time_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterReal_declaration(ctx: Verilog2001Parser.Real_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitReal_declaration(ctx: Verilog2001Parser.Real_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterRealtime_declaration(ctx: Verilog2001Parser.Realtime_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitRealtime_declaration(ctx: Verilog2001Parser.Realtime_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterReg_declaration(ctx: Verilog2001Parser.Reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitReg_declaration(ctx: Verilog2001Parser.Reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNet_declaration(ctx: Verilog2001Parser.Net_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNet_declaration(ctx: Verilog2001Parser.Net_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNet_type(ctx: Verilog2001Parser.Net_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNet_type(ctx: Verilog2001Parser.Net_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOutput_variable_type(ctx: Verilog2001Parser.Output_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOutput_variable_type(ctx: Verilog2001Parser.Output_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterReal_type(ctx: Verilog2001Parser.Real_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitReal_type(ctx: Verilog2001Parser.Real_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterVariable_type(ctx: Verilog2001Parser.Variable_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitVariable_type(ctx: Verilog2001Parser.Variable_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDrive_strength(ctx: Verilog2001Parser.Drive_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDrive_strength(ctx: Verilog2001Parser.Drive_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterStrength0(ctx: Verilog2001Parser.Strength0Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitStrength0(ctx: Verilog2001Parser.Strength0Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterStrength1(ctx: Verilog2001Parser.Strength1Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitStrength1(ctx: Verilog2001Parser.Strength1Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCharge_strength(ctx: Verilog2001Parser.Charge_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCharge_strength(ctx: Verilog2001Parser.Charge_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelay3(ctx: Verilog2001Parser.Delay3Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelay3(ctx: Verilog2001Parser.Delay3Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelay2(ctx: Verilog2001Parser.Delay2Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelay2(ctx: Verilog2001Parser.Delay2Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelay_value(ctx: Verilog2001Parser.Delay_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelay_value(ctx: Verilog2001Parser.Delay_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_event_identifiers(ctx: Verilog2001Parser.List_of_event_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_event_identifiers(ctx: Verilog2001Parser.List_of_event_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_net_identifiers(ctx: Verilog2001Parser.List_of_net_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_net_identifiers(ctx: Verilog2001Parser.List_of_net_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_genvar_identifiers(ctx: Verilog2001Parser.List_of_genvar_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_genvar_identifiers(ctx: Verilog2001Parser.List_of_genvar_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_port_identifiers(ctx: Verilog2001Parser.List_of_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_port_identifiers(ctx: Verilog2001Parser.List_of_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_net_decl_assignments(ctx: Verilog2001Parser.List_of_net_decl_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_net_decl_assignments(ctx: Verilog2001Parser.List_of_net_decl_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_param_assignments(ctx: Verilog2001Parser.List_of_param_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_param_assignments(ctx: Verilog2001Parser.List_of_param_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_specparam_assignments(ctx: Verilog2001Parser.List_of_specparam_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_specparam_assignments(ctx: Verilog2001Parser.List_of_specparam_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_real_identifiers(ctx: Verilog2001Parser.List_of_real_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_real_identifiers(ctx: Verilog2001Parser.List_of_real_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_variable_identifiers(ctx: Verilog2001Parser.List_of_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_variable_identifiers(ctx: Verilog2001Parser.List_of_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_variable_port_identifiers(ctx: Verilog2001Parser.List_of_variable_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_variable_port_identifiers(ctx: Verilog2001Parser.List_of_variable_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNet_decl_assignment(ctx: Verilog2001Parser.Net_decl_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNet_decl_assignment(ctx: Verilog2001Parser.Net_decl_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParam_assignment(ctx: Verilog2001Parser.Param_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParam_assignment(ctx: Verilog2001Parser.Param_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSpecparam_assignment(ctx: Verilog2001Parser.Specparam_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSpecparam_assignment(ctx: Verilog2001Parser.Specparam_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPulse_control_specparam(ctx: Verilog2001Parser.Pulse_control_specparamContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPulse_control_specparam(ctx: Verilog2001Parser.Pulse_control_specparamContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterError_limit_value(ctx: Verilog2001Parser.Error_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitError_limit_value(ctx: Verilog2001Parser.Error_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterReject_limit_value(ctx: Verilog2001Parser.Reject_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitReject_limit_value(ctx: Verilog2001Parser.Reject_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLimit_value(ctx: Verilog2001Parser.Limit_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLimit_value(ctx: Verilog2001Parser.Limit_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDimension(ctx: Verilog2001Parser.DimensionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDimension(ctx: Verilog2001Parser.DimensionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterRange(ctx: Verilog2001Parser.RangeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitRange(ctx: Verilog2001Parser.RangeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_declaration(ctx: Verilog2001Parser.Function_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_declaration(ctx: Verilog2001Parser.Function_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_item_declaration(ctx: Verilog2001Parser.Function_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_item_declaration(ctx: Verilog2001Parser.Function_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_port_list(ctx: Verilog2001Parser.Function_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_port_list(ctx: Verilog2001Parser.Function_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_port(ctx: Verilog2001Parser.Function_portContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_port(ctx: Verilog2001Parser.Function_portContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterRange_or_type(ctx: Verilog2001Parser.Range_or_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitRange_or_type(ctx: Verilog2001Parser.Range_or_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTask_declaration(ctx: Verilog2001Parser.Task_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTask_declaration(ctx: Verilog2001Parser.Task_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTask_item_declaration(ctx: Verilog2001Parser.Task_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTask_item_declaration(ctx: Verilog2001Parser.Task_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTask_port_list(ctx: Verilog2001Parser.Task_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTask_port_list(ctx: Verilog2001Parser.Task_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTask_port_item(ctx: Verilog2001Parser.Task_port_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTask_port_item(ctx: Verilog2001Parser.Task_port_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTf_decl_header(ctx: Verilog2001Parser.Tf_decl_headerContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTf_decl_header(ctx: Verilog2001Parser.Tf_decl_headerContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTf_declaration(ctx: Verilog2001Parser.Tf_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTf_declaration(ctx: Verilog2001Parser.Tf_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTask_port_type(ctx: Verilog2001Parser.Task_port_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTask_port_type(ctx: Verilog2001Parser.Task_port_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBlock_item_declaration(ctx: Verilog2001Parser.Block_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBlock_item_declaration(ctx: Verilog2001Parser.Block_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBlock_reg_declaration(ctx: Verilog2001Parser.Block_reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBlock_reg_declaration(ctx: Verilog2001Parser.Block_reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_block_variable_identifiers(ctx: Verilog2001Parser.List_of_block_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_block_variable_identifiers(ctx: Verilog2001Parser.List_of_block_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBlock_variable_type(ctx: Verilog2001Parser.Block_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBlock_variable_type(ctx: Verilog2001Parser.Block_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGate_instantiation(ctx: Verilog2001Parser.Gate_instantiationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGate_instantiation(ctx: Verilog2001Parser.Gate_instantiationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCmos_switch_instance(ctx: Verilog2001Parser.Cmos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCmos_switch_instance(ctx: Verilog2001Parser.Cmos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEnable_gate_instance(ctx: Verilog2001Parser.Enable_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEnable_gate_instance(ctx: Verilog2001Parser.Enable_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterMos_switch_instance(ctx: Verilog2001Parser.Mos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitMos_switch_instance(ctx: Verilog2001Parser.Mos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterN_input_gate_instance(ctx: Verilog2001Parser.N_input_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitN_input_gate_instance(ctx: Verilog2001Parser.N_input_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterN_output_gate_instance(ctx: Verilog2001Parser.N_output_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitN_output_gate_instance(ctx: Verilog2001Parser.N_output_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPass_switch_instance(ctx: Verilog2001Parser.Pass_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPass_switch_instance(ctx: Verilog2001Parser.Pass_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPass_enable_switch_instance(ctx: Verilog2001Parser.Pass_enable_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPass_enable_switch_instance(ctx: Verilog2001Parser.Pass_enable_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPull_gate_instance(ctx: Verilog2001Parser.Pull_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPull_gate_instance(ctx: Verilog2001Parser.Pull_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterName_of_gate_instance(ctx: Verilog2001Parser.Name_of_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitName_of_gate_instance(ctx: Verilog2001Parser.Name_of_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPulldown_strength(ctx: Verilog2001Parser.Pulldown_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPulldown_strength(ctx: Verilog2001Parser.Pulldown_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPullup_strength(ctx: Verilog2001Parser.Pullup_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPullup_strength(ctx: Verilog2001Parser.Pullup_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEnable_terminal(ctx: Verilog2001Parser.Enable_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEnable_terminal(ctx: Verilog2001Parser.Enable_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNcontrol_terminal(ctx: Verilog2001Parser.Ncontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNcontrol_terminal(ctx: Verilog2001Parser.Ncontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPcontrol_terminal(ctx: Verilog2001Parser.Pcontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPcontrol_terminal(ctx: Verilog2001Parser.Pcontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInput_terminal(ctx: Verilog2001Parser.Input_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInput_terminal(ctx: Verilog2001Parser.Input_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInout_terminal(ctx: Verilog2001Parser.Inout_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInout_terminal(ctx: Verilog2001Parser.Inout_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOutput_terminal(ctx: Verilog2001Parser.Output_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOutput_terminal(ctx: Verilog2001Parser.Output_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCmos_switchtype(ctx: Verilog2001Parser.Cmos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCmos_switchtype(ctx: Verilog2001Parser.Cmos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEnable_gatetype(ctx: Verilog2001Parser.Enable_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEnable_gatetype(ctx: Verilog2001Parser.Enable_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterMos_switchtype(ctx: Verilog2001Parser.Mos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitMos_switchtype(ctx: Verilog2001Parser.Mos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterN_input_gatetype(ctx: Verilog2001Parser.N_input_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitN_input_gatetype(ctx: Verilog2001Parser.N_input_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterN_output_gatetype(ctx: Verilog2001Parser.N_output_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitN_output_gatetype(ctx: Verilog2001Parser.N_output_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPass_en_switchtype(ctx: Verilog2001Parser.Pass_en_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPass_en_switchtype(ctx: Verilog2001Parser.Pass_en_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPass_switchtype(ctx: Verilog2001Parser.Pass_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPass_switchtype(ctx: Verilog2001Parser.Pass_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_instantiation(ctx: Verilog2001Parser.Module_instantiationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_instantiation(ctx: Verilog2001Parser.Module_instantiationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParameter_value_assignment(ctx: Verilog2001Parser.Parameter_value_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParameter_value_assignment(ctx: Verilog2001Parser.Parameter_value_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_parameter_assignments(ctx: Verilog2001Parser.List_of_parameter_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_parameter_assignments(ctx: Verilog2001Parser.List_of_parameter_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOrdered_parameter_assignment(ctx: Verilog2001Parser.Ordered_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOrdered_parameter_assignment(ctx: Verilog2001Parser.Ordered_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNamed_parameter_assignment(ctx: Verilog2001Parser.Named_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNamed_parameter_assignment(ctx: Verilog2001Parser.Named_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_instance(ctx: Verilog2001Parser.Module_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_instance(ctx: Verilog2001Parser.Module_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterName_of_instance(ctx: Verilog2001Parser.Name_of_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitName_of_instance(ctx: Verilog2001Parser.Name_of_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_port_connections(ctx: Verilog2001Parser.List_of_port_connectionsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_port_connections(ctx: Verilog2001Parser.List_of_port_connectionsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOrdered_port_connection(ctx: Verilog2001Parser.Ordered_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOrdered_port_connection(ctx: Verilog2001Parser.Ordered_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNamed_port_connection(ctx: Verilog2001Parser.Named_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNamed_port_connection(ctx: Verilog2001Parser.Named_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenerated_instantiation(ctx: Verilog2001Parser.Generated_instantiationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenerated_instantiation(ctx: Verilog2001Parser.Generated_instantiationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenerate_item_or_null(ctx: Verilog2001Parser.Generate_item_or_nullContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenerate_item_or_null(ctx: Verilog2001Parser.Generate_item_or_nullContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenerate_item(ctx: Verilog2001Parser.Generate_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenerate_item(ctx: Verilog2001Parser.Generate_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenerate_conditional_statement(ctx: Verilog2001Parser.Generate_conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenerate_conditional_statement(ctx: Verilog2001Parser.Generate_conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenerate_case_statement(ctx: Verilog2001Parser.Generate_case_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenerate_case_statement(ctx: Verilog2001Parser.Generate_case_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenvar_case_item(ctx: Verilog2001Parser.Genvar_case_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenvar_case_item(ctx: Verilog2001Parser.Genvar_case_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenerate_loop_statement(ctx: Verilog2001Parser.Generate_loop_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenerate_loop_statement(ctx: Verilog2001Parser.Generate_loop_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenvar_assignment(ctx: Verilog2001Parser.Genvar_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenvar_assignment(ctx: Verilog2001Parser.Genvar_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenerate_block(ctx: Verilog2001Parser.Generate_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenerate_block(ctx: Verilog2001Parser.Generate_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterContinuous_assign(ctx: Verilog2001Parser.Continuous_assignContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitContinuous_assign(ctx: Verilog2001Parser.Continuous_assignContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_net_assignments(ctx: Verilog2001Parser.List_of_net_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_net_assignments(ctx: Verilog2001Parser.List_of_net_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNet_assignment(ctx: Verilog2001Parser.Net_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNet_assignment(ctx: Verilog2001Parser.Net_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInitial_construct(ctx: Verilog2001Parser.Initial_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInitial_construct(ctx: Verilog2001Parser.Initial_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterAlways_construct(ctx: Verilog2001Parser.Always_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitAlways_construct(ctx: Verilog2001Parser.Always_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBlocking_assignment(ctx: Verilog2001Parser.Blocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBlocking_assignment(ctx: Verilog2001Parser.Blocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNonblocking_assignment(ctx: Verilog2001Parser.Nonblocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNonblocking_assignment(ctx: Verilog2001Parser.Nonblocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterProcedural_continuous_assignments(ctx: Verilog2001Parser.Procedural_continuous_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitProcedural_continuous_assignments(ctx: Verilog2001Parser.Procedural_continuous_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_blocking_assignment(ctx: Verilog2001Parser.Function_blocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_blocking_assignment(ctx: Verilog2001Parser.Function_blocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_statement_or_null(ctx: Verilog2001Parser.Function_statement_or_nullContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_statement_or_null(ctx: Verilog2001Parser.Function_statement_or_nullContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_seq_block(ctx: Verilog2001Parser.Function_seq_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_seq_block(ctx: Verilog2001Parser.Function_seq_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterVariable_assignment(ctx: Verilog2001Parser.Variable_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitVariable_assignment(ctx: Verilog2001Parser.Variable_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPar_block(ctx: Verilog2001Parser.Par_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPar_block(ctx: Verilog2001Parser.Par_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSeq_block(ctx: Verilog2001Parser.Seq_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSeq_block(ctx: Verilog2001Parser.Seq_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterStatement(ctx: Verilog2001Parser.StatementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitStatement(ctx: Verilog2001Parser.StatementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterStatement_or_null(ctx: Verilog2001Parser.Statement_or_nullContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitStatement_or_null(ctx: Verilog2001Parser.Statement_or_nullContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_statement(ctx: Verilog2001Parser.Function_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_statement(ctx: Verilog2001Parser.Function_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelay_or_event_control(ctx: Verilog2001Parser.Delay_or_event_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelay_or_event_control(ctx: Verilog2001Parser.Delay_or_event_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelay_control(ctx: Verilog2001Parser.Delay_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelay_control(ctx: Verilog2001Parser.Delay_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDisable_statement(ctx: Verilog2001Parser.Disable_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDisable_statement(ctx: Verilog2001Parser.Disable_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEvent_control(ctx: Verilog2001Parser.Event_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEvent_control(ctx: Verilog2001Parser.Event_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEvent_trigger(ctx: Verilog2001Parser.Event_triggerContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEvent_trigger(ctx: Verilog2001Parser.Event_triggerContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEvent_expression(ctx: Verilog2001Parser.Event_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEvent_expression(ctx: Verilog2001Parser.Event_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEvent_primary(ctx: Verilog2001Parser.Event_primaryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEvent_primary(ctx: Verilog2001Parser.Event_primaryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterProcedural_timing_control_statement(ctx: Verilog2001Parser.Procedural_timing_control_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitProcedural_timing_control_statement(ctx: Verilog2001Parser.Procedural_timing_control_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterWait_statement(ctx: Verilog2001Parser.Wait_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitWait_statement(ctx: Verilog2001Parser.Wait_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConditional_statement(ctx: Verilog2001Parser.Conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConditional_statement(ctx: Verilog2001Parser.Conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterIf_else_if_statement(ctx: Verilog2001Parser.If_else_if_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitIf_else_if_statement(ctx: Verilog2001Parser.If_else_if_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_conditional_statement(ctx: Verilog2001Parser.Function_conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_conditional_statement(ctx: Verilog2001Parser.Function_conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_if_else_if_statement(ctx: Verilog2001Parser.Function_if_else_if_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_if_else_if_statement(ctx: Verilog2001Parser.Function_if_else_if_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCase_statement(ctx: Verilog2001Parser.Case_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCase_statement(ctx: Verilog2001Parser.Case_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCase_item(ctx: Verilog2001Parser.Case_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCase_item(ctx: Verilog2001Parser.Case_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_case_statement(ctx: Verilog2001Parser.Function_case_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_case_statement(ctx: Verilog2001Parser.Function_case_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_case_item(ctx: Verilog2001Parser.Function_case_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_case_item(ctx: Verilog2001Parser.Function_case_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_loop_statement(ctx: Verilog2001Parser.Function_loop_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_loop_statement(ctx: Verilog2001Parser.Function_loop_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLoop_statement(ctx: Verilog2001Parser.Loop_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLoop_statement(ctx: Verilog2001Parser.Loop_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSystem_task_enable(ctx: Verilog2001Parser.System_task_enableContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSystem_task_enable(ctx: Verilog2001Parser.System_task_enableContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTask_enable(ctx: Verilog2001Parser.Task_enableContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTask_enable(ctx: Verilog2001Parser.Task_enableContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSpecify_block(ctx: Verilog2001Parser.Specify_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSpecify_block(ctx: Verilog2001Parser.Specify_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSpecify_item(ctx: Verilog2001Parser.Specify_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSpecify_item(ctx: Verilog2001Parser.Specify_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPulsestyle_declaration(ctx: Verilog2001Parser.Pulsestyle_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPulsestyle_declaration(ctx: Verilog2001Parser.Pulsestyle_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterShowcancelled_declaration(ctx: Verilog2001Parser.Showcancelled_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitShowcancelled_declaration(ctx: Verilog2001Parser.Showcancelled_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPath_declaration(ctx: Verilog2001Parser.Path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPath_declaration(ctx: Verilog2001Parser.Path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSimple_path_declaration(ctx: Verilog2001Parser.Simple_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSimple_path_declaration(ctx: Verilog2001Parser.Simple_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParallel_path_description(ctx: Verilog2001Parser.Parallel_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParallel_path_description(ctx: Verilog2001Parser.Parallel_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFull_path_description(ctx: Verilog2001Parser.Full_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFull_path_description(ctx: Verilog2001Parser.Full_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_path_inputs(ctx: Verilog2001Parser.List_of_path_inputsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_path_inputs(ctx: Verilog2001Parser.List_of_path_inputsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_path_outputs(ctx: Verilog2001Parser.List_of_path_outputsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_path_outputs(ctx: Verilog2001Parser.List_of_path_outputsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSpecify_input_terminal_descriptor(ctx: Verilog2001Parser.Specify_input_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSpecify_input_terminal_descriptor(ctx: Verilog2001Parser.Specify_input_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSpecify_output_terminal_descriptor(ctx: Verilog2001Parser.Specify_output_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSpecify_output_terminal_descriptor(ctx: Verilog2001Parser.Specify_output_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInput_identifier(ctx: Verilog2001Parser.Input_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInput_identifier(ctx: Verilog2001Parser.Input_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOutput_identifier(ctx: Verilog2001Parser.Output_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOutput_identifier(ctx: Verilog2001Parser.Output_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPath_delay_value(ctx: Verilog2001Parser.Path_delay_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPath_delay_value(ctx: Verilog2001Parser.Path_delay_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterList_of_path_delay_expressions(ctx: Verilog2001Parser.List_of_path_delay_expressionsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitList_of_path_delay_expressions(ctx: Verilog2001Parser.List_of_path_delay_expressionsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterT_path_delay_expression(ctx: Verilog2001Parser.T_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitT_path_delay_expression(ctx: Verilog2001Parser.T_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTrise_path_delay_expression(ctx: Verilog2001Parser.Trise_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTrise_path_delay_expression(ctx: Verilog2001Parser.Trise_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTfall_path_delay_expression(ctx: Verilog2001Parser.Tfall_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTfall_path_delay_expression(ctx: Verilog2001Parser.Tfall_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTz_path_delay_expression(ctx: Verilog2001Parser.Tz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTz_path_delay_expression(ctx: Verilog2001Parser.Tz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterT01_path_delay_expression(ctx: Verilog2001Parser.T01_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitT01_path_delay_expression(ctx: Verilog2001Parser.T01_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterT10_path_delay_expression(ctx: Verilog2001Parser.T10_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitT10_path_delay_expression(ctx: Verilog2001Parser.T10_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterT0z_path_delay_expression(ctx: Verilog2001Parser.T0z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitT0z_path_delay_expression(ctx: Verilog2001Parser.T0z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTz1_path_delay_expression(ctx: Verilog2001Parser.Tz1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTz1_path_delay_expression(ctx: Verilog2001Parser.Tz1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterT1z_path_delay_expression(ctx: Verilog2001Parser.T1z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitT1z_path_delay_expression(ctx: Verilog2001Parser.T1z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTz0_path_delay_expression(ctx: Verilog2001Parser.Tz0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTz0_path_delay_expression(ctx: Verilog2001Parser.Tz0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterT0x_path_delay_expression(ctx: Verilog2001Parser.T0x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitT0x_path_delay_expression(ctx: Verilog2001Parser.T0x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTx1_path_delay_expression(ctx: Verilog2001Parser.Tx1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTx1_path_delay_expression(ctx: Verilog2001Parser.Tx1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterT1x_path_delay_expression(ctx: Verilog2001Parser.T1x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitT1x_path_delay_expression(ctx: Verilog2001Parser.T1x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTx0_path_delay_expression(ctx: Verilog2001Parser.Tx0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTx0_path_delay_expression(ctx: Verilog2001Parser.Tx0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTxz_path_delay_expression(ctx: Verilog2001Parser.Txz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTxz_path_delay_expression(ctx: Verilog2001Parser.Txz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTzx_path_delay_expression(ctx: Verilog2001Parser.Tzx_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTzx_path_delay_expression(ctx: Verilog2001Parser.Tzx_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPath_delay_expression(ctx: Verilog2001Parser.Path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPath_delay_expression(ctx: Verilog2001Parser.Path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEdge_sensitive_path_declaration(ctx: Verilog2001Parser.Edge_sensitive_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEdge_sensitive_path_declaration(ctx: Verilog2001Parser.Edge_sensitive_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParallel_edge_sensitive_path_description(ctx: Verilog2001Parser.Parallel_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParallel_edge_sensitive_path_description(ctx: Verilog2001Parser.Parallel_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFull_edge_sensitive_path_description(ctx: Verilog2001Parser.Full_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFull_edge_sensitive_path_description(ctx: Verilog2001Parser.Full_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterData_source_expression(ctx: Verilog2001Parser.Data_source_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitData_source_expression(ctx: Verilog2001Parser.Data_source_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEdge_identifier(ctx: Verilog2001Parser.Edge_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEdge_identifier(ctx: Verilog2001Parser.Edge_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterState_dependent_path_declaration(ctx: Verilog2001Parser.State_dependent_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitState_dependent_path_declaration(ctx: Verilog2001Parser.State_dependent_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPolarity_operator(ctx: Verilog2001Parser.Polarity_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPolarity_operator(ctx: Verilog2001Parser.Polarity_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterChecktime_condition(ctx: Verilog2001Parser.Checktime_conditionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitChecktime_condition(ctx: Verilog2001Parser.Checktime_conditionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelayed_data(ctx: Verilog2001Parser.Delayed_dataContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelayed_data(ctx: Verilog2001Parser.Delayed_dataContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDelayed_reference(ctx: Verilog2001Parser.Delayed_referenceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDelayed_reference(ctx: Verilog2001Parser.Delayed_referenceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEnd_edge_offset(ctx: Verilog2001Parser.End_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEnd_edge_offset(ctx: Verilog2001Parser.End_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEvent_based_flag(ctx: Verilog2001Parser.Event_based_flagContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEvent_based_flag(ctx: Verilog2001Parser.Event_based_flagContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNotify_reg(ctx: Verilog2001Parser.Notify_regContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNotify_reg(ctx: Verilog2001Parser.Notify_regContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterRemain_active_flag(ctx: Verilog2001Parser.Remain_active_flagContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitRemain_active_flag(ctx: Verilog2001Parser.Remain_active_flagContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterStamptime_condition(ctx: Verilog2001Parser.Stamptime_conditionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitStamptime_condition(ctx: Verilog2001Parser.Stamptime_conditionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterStart_edge_offset(ctx: Verilog2001Parser.Start_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitStart_edge_offset(ctx: Verilog2001Parser.Start_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterThreshold(ctx: Verilog2001Parser.ThresholdContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitThreshold(ctx: Verilog2001Parser.ThresholdContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTiming_check_limit(ctx: Verilog2001Parser.Timing_check_limitContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTiming_check_limit(ctx: Verilog2001Parser.Timing_check_limitContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConcatenation(ctx: Verilog2001Parser.ConcatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConcatenation(ctx: Verilog2001Parser.ConcatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_concatenation(ctx: Verilog2001Parser.Constant_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_concatenation(ctx: Verilog2001Parser.Constant_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_multiple_concatenation(ctx: Verilog2001Parser.Constant_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_multiple_concatenation(ctx: Verilog2001Parser.Constant_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_path_concatenation(ctx: Verilog2001Parser.Module_path_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_path_concatenation(ctx: Verilog2001Parser.Module_path_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_path_multiple_concatenation(ctx: Verilog2001Parser.Module_path_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_path_multiple_concatenation(ctx: Verilog2001Parser.Module_path_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterMultiple_concatenation(ctx: Verilog2001Parser.Multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitMultiple_concatenation(ctx: Verilog2001Parser.Multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNet_concatenation(ctx: Verilog2001Parser.Net_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNet_concatenation(ctx: Verilog2001Parser.Net_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNet_concatenation_value(ctx: Verilog2001Parser.Net_concatenation_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNet_concatenation_value(ctx: Verilog2001Parser.Net_concatenation_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterVariable_concatenation(ctx: Verilog2001Parser.Variable_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitVariable_concatenation(ctx: Verilog2001Parser.Variable_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterVariable_concatenation_value(ctx: Verilog2001Parser.Variable_concatenation_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitVariable_concatenation_value(ctx: Verilog2001Parser.Variable_concatenation_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_function_call(ctx: Verilog2001Parser.Constant_function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_function_call(ctx: Verilog2001Parser.Constant_function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_call(ctx: Verilog2001Parser.Function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_call(ctx: Verilog2001Parser.Function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSystem_function_call(ctx: Verilog2001Parser.System_function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSystem_function_call(ctx: Verilog2001Parser.System_function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenvar_function_call(ctx: Verilog2001Parser.Genvar_function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenvar_function_call(ctx: Verilog2001Parser.Genvar_function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBase_expression(ctx: Verilog2001Parser.Base_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBase_expression(ctx: Verilog2001Parser.Base_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_base_expression(ctx: Verilog2001Parser.Constant_base_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_base_expression(ctx: Verilog2001Parser.Constant_base_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_expression(ctx: Verilog2001Parser.Constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_expression(ctx: Verilog2001Parser.Constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_mintypmax_expression(ctx: Verilog2001Parser.Constant_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_mintypmax_expression(ctx: Verilog2001Parser.Constant_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_range_expression(ctx: Verilog2001Parser.Constant_range_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_range_expression(ctx: Verilog2001Parser.Constant_range_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterDimension_constant_expression(ctx: Verilog2001Parser.Dimension_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitDimension_constant_expression(ctx: Verilog2001Parser.Dimension_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterExpression(ctx: Verilog2001Parser.ExpressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitExpression(ctx: Verilog2001Parser.ExpressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTerm(ctx: Verilog2001Parser.TermContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTerm(ctx: Verilog2001Parser.TermContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLsb_constant_expression(ctx: Verilog2001Parser.Lsb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLsb_constant_expression(ctx: Verilog2001Parser.Lsb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterMintypmax_expression(ctx: Verilog2001Parser.Mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitMintypmax_expression(ctx: Verilog2001Parser.Mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_path_conditional_expression(ctx: Verilog2001Parser.Module_path_conditional_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_path_conditional_expression(ctx: Verilog2001Parser.Module_path_conditional_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_path_expression(ctx: Verilog2001Parser.Module_path_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_path_expression(ctx: Verilog2001Parser.Module_path_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_path_mintypmax_expression(ctx: Verilog2001Parser.Module_path_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_path_mintypmax_expression(ctx: Verilog2001Parser.Module_path_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterMsb_constant_expression(ctx: Verilog2001Parser.Msb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitMsb_constant_expression(ctx: Verilog2001Parser.Msb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterRange_expression(ctx: Verilog2001Parser.Range_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitRange_expression(ctx: Verilog2001Parser.Range_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterWidth_constant_expression(ctx: Verilog2001Parser.Width_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitWidth_constant_expression(ctx: Verilog2001Parser.Width_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConstant_primary(ctx: Verilog2001Parser.Constant_primaryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConstant_primary(ctx: Verilog2001Parser.Constant_primaryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_path_primary(ctx: Verilog2001Parser.Module_path_primaryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_path_primary(ctx: Verilog2001Parser.Module_path_primaryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPrimary(ctx: Verilog2001Parser.PrimaryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPrimary(ctx: Verilog2001Parser.PrimaryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNet_lvalue(ctx: Verilog2001Parser.Net_lvalueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNet_lvalue(ctx: Verilog2001Parser.Net_lvalueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterVariable_lvalue(ctx: Verilog2001Parser.Variable_lvalueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitVariable_lvalue(ctx: Verilog2001Parser.Variable_lvalueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUnary_operator(ctx: Verilog2001Parser.Unary_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUnary_operator(ctx: Verilog2001Parser.Unary_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBinary_operator(ctx: Verilog2001Parser.Binary_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBinary_operator(ctx: Verilog2001Parser.Binary_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUnary_module_path_operator(ctx: Verilog2001Parser.Unary_module_path_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUnary_module_path_operator(ctx: Verilog2001Parser.Unary_module_path_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBinary_module_path_operator(ctx: Verilog2001Parser.Binary_module_path_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBinary_module_path_operator(ctx: Verilog2001Parser.Binary_module_path_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNumber(ctx: Verilog2001Parser.NumberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNumber(ctx: Verilog2001Parser.NumberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterAttribute_instance(ctx: Verilog2001Parser.Attribute_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitAttribute_instance(ctx: Verilog2001Parser.Attribute_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterAttr_spec(ctx: Verilog2001Parser.Attr_specContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitAttr_spec(ctx: Verilog2001Parser.Attr_specContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterAttr_name(ctx: Verilog2001Parser.Attr_nameContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitAttr_name(ctx: Verilog2001Parser.Attr_nameContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterArrayed_identifier(ctx: Verilog2001Parser.Arrayed_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitArrayed_identifier(ctx: Verilog2001Parser.Arrayed_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterBlock_identifier(ctx: Verilog2001Parser.Block_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitBlock_identifier(ctx: Verilog2001Parser.Block_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterCell_identifier(ctx: Verilog2001Parser.Cell_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitCell_identifier(ctx: Verilog2001Parser.Cell_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterConfig_identifier(ctx: Verilog2001Parser.Config_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitConfig_identifier(ctx: Verilog2001Parser.Config_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEscaped_arrayed_identifier(ctx: Verilog2001Parser.Escaped_arrayed_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEscaped_arrayed_identifier(ctx: Verilog2001Parser.Escaped_arrayed_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEscaped_hierarchical_identifier(ctx: Verilog2001Parser.Escaped_hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEscaped_hierarchical_identifier(ctx: Verilog2001Parser.Escaped_hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEvent_identifier(ctx: Verilog2001Parser.Event_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEvent_identifier(ctx: Verilog2001Parser.Event_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterFunction_identifier(ctx: Verilog2001Parser.Function_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitFunction_identifier(ctx: Verilog2001Parser.Function_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGate_instance_identifier(ctx: Verilog2001Parser.Gate_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGate_instance_identifier(ctx: Verilog2001Parser.Gate_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenerate_block_identifier(ctx: Verilog2001Parser.Generate_block_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenerate_block_identifier(ctx: Verilog2001Parser.Generate_block_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenvar_function_identifier(ctx: Verilog2001Parser.Genvar_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenvar_function_identifier(ctx: Verilog2001Parser.Genvar_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterGenvar_identifier(ctx: Verilog2001Parser.Genvar_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitGenvar_identifier(ctx: Verilog2001Parser.Genvar_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterHierarchical_block_identifier(ctx: Verilog2001Parser.Hierarchical_block_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitHierarchical_block_identifier(ctx: Verilog2001Parser.Hierarchical_block_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterHierarchical_event_identifier(ctx: Verilog2001Parser.Hierarchical_event_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitHierarchical_event_identifier(ctx: Verilog2001Parser.Hierarchical_event_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterHierarchical_function_identifier(ctx: Verilog2001Parser.Hierarchical_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitHierarchical_function_identifier(ctx: Verilog2001Parser.Hierarchical_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterHierarchical_identifier(ctx: Verilog2001Parser.Hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitHierarchical_identifier(ctx: Verilog2001Parser.Hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterHierarchical_net_identifier(ctx: Verilog2001Parser.Hierarchical_net_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitHierarchical_net_identifier(ctx: Verilog2001Parser.Hierarchical_net_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterHierarchical_variable_identifier(ctx: Verilog2001Parser.Hierarchical_variable_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitHierarchical_variable_identifier(ctx: Verilog2001Parser.Hierarchical_variable_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterHierarchical_task_identifier(ctx: Verilog2001Parser.Hierarchical_task_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitHierarchical_task_identifier(ctx: Verilog2001Parser.Hierarchical_task_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterIdentifier(ctx: Verilog2001Parser.IdentifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitIdentifier(ctx: Verilog2001Parser.IdentifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInout_port_identifier(ctx: Verilog2001Parser.Inout_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInout_port_identifier(ctx: Verilog2001Parser.Inout_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInput_port_identifier(ctx: Verilog2001Parser.Input_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInput_port_identifier(ctx: Verilog2001Parser.Input_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterInstance_identifier(ctx: Verilog2001Parser.Instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitInstance_identifier(ctx: Verilog2001Parser.Instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterLibrary_identifier(ctx: Verilog2001Parser.Library_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitLibrary_identifier(ctx: Verilog2001Parser.Library_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterMemory_identifier(ctx: Verilog2001Parser.Memory_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitMemory_identifier(ctx: Verilog2001Parser.Memory_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_identifier(ctx: Verilog2001Parser.Module_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_identifier(ctx: Verilog2001Parser.Module_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterModule_instance_identifier(ctx: Verilog2001Parser.Module_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitModule_instance_identifier(ctx: Verilog2001Parser.Module_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterNet_identifier(ctx: Verilog2001Parser.Net_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitNet_identifier(ctx: Verilog2001Parser.Net_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterOutput_port_identifier(ctx: Verilog2001Parser.Output_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitOutput_port_identifier(ctx: Verilog2001Parser.Output_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterParameter_identifier(ctx: Verilog2001Parser.Parameter_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitParameter_identifier(ctx: Verilog2001Parser.Parameter_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterPort_identifier(ctx: Verilog2001Parser.Port_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitPort_identifier(ctx: Verilog2001Parser.Port_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterReal_identifier(ctx: Verilog2001Parser.Real_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitReal_identifier(ctx: Verilog2001Parser.Real_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSimple_arrayed_identifier(ctx: Verilog2001Parser.Simple_arrayed_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSimple_arrayed_identifier(ctx: Verilog2001Parser.Simple_arrayed_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSimple_hierarchical_identifier(ctx: Verilog2001Parser.Simple_hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSimple_hierarchical_identifier(ctx: Verilog2001Parser.Simple_hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSpecparam_identifier(ctx: Verilog2001Parser.Specparam_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSpecparam_identifier(ctx: Verilog2001Parser.Specparam_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSystem_function_identifier(ctx: Verilog2001Parser.System_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSystem_function_identifier(ctx: Verilog2001Parser.System_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSystem_task_identifier(ctx: Verilog2001Parser.System_task_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSystem_task_identifier(ctx: Verilog2001Parser.System_task_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTask_identifier(ctx: Verilog2001Parser.Task_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTask_identifier(ctx: Verilog2001Parser.Task_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTerminal_identifier(ctx: Verilog2001Parser.Terminal_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTerminal_identifier(ctx: Verilog2001Parser.Terminal_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterText_macro_identifier(ctx: Verilog2001Parser.Text_macro_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitText_macro_identifier(ctx: Verilog2001Parser.Text_macro_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterTopmodule_identifier(ctx: Verilog2001Parser.Topmodule_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitTopmodule_identifier(ctx: Verilog2001Parser.Topmodule_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUdp_identifier(ctx: Verilog2001Parser.Udp_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUdp_identifier(ctx: Verilog2001Parser.Udp_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterUdp_instance_identifier(ctx: Verilog2001Parser.Udp_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitUdp_instance_identifier(ctx: Verilog2001Parser.Udp_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterVariable_identifier(ctx: Verilog2001Parser.Variable_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitVariable_identifier(ctx: Verilog2001Parser.Variable_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterSimple_hierarchical_branch(ctx: Verilog2001Parser.Simple_hierarchical_branchContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitSimple_hierarchical_branch(ctx: Verilog2001Parser.Simple_hierarchical_branchContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEscaped_hierarchical_branch(ctx: Verilog2001Parser.Escaped_hierarchical_branchContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEscaped_hierarchical_branch(ctx: Verilog2001Parser.Escaped_hierarchical_branchContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun enterEveryRule(ctx: ParserRuleContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun exitEveryRule(ctx: ParserRuleContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun visitTerminal(node: TerminalNode) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override fun visitErrorNode(node: ErrorNode) {}
}

/**
 * This class provides an empty implementation of {@link Verilog2001Listener},
 * which can be extended to create a listener which only needs to handle a subset
 * of the available methods.
 */
open class SuspendVerilog2001BaseListener : SuspendVerilog2001Listener {
    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConfig_declaration(ctx: Verilog2001Parser.Config_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConfig_declaration(ctx: Verilog2001Parser.Config_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDesign_statement(ctx: Verilog2001Parser.Design_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDesign_statement(ctx: Verilog2001Parser.Design_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConfig_rule_statement(ctx: Verilog2001Parser.Config_rule_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConfig_rule_statement(ctx: Verilog2001Parser.Config_rule_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDefault_clause(ctx: Verilog2001Parser.Default_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDefault_clause(ctx: Verilog2001Parser.Default_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInst_clause(ctx: Verilog2001Parser.Inst_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInst_clause(ctx: Verilog2001Parser.Inst_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInst_name(ctx: Verilog2001Parser.Inst_nameContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInst_name(ctx: Verilog2001Parser.Inst_nameContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLiblist_clause(ctx: Verilog2001Parser.Liblist_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLiblist_clause(ctx: Verilog2001Parser.Liblist_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCell_clause(ctx: Verilog2001Parser.Cell_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCell_clause(ctx: Verilog2001Parser.Cell_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUse_clause(ctx: Verilog2001Parser.Use_clauseContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUse_clause(ctx: Verilog2001Parser.Use_clauseContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSource_text(ctx: Verilog2001Parser.Source_textContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSource_text(ctx: Verilog2001Parser.Source_textContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDescription(ctx: Verilog2001Parser.DescriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDescription(ctx: Verilog2001Parser.DescriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_declaration(ctx: Verilog2001Parser.Module_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_declaration(ctx: Verilog2001Parser.Module_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_keyword(ctx: Verilog2001Parser.Module_keywordContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_keyword(ctx: Verilog2001Parser.Module_keywordContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_parameter_port_list(ctx: Verilog2001Parser.Module_parameter_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_parameter_port_list(ctx: Verilog2001Parser.Module_parameter_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_ports(ctx: Verilog2001Parser.List_of_portsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_ports(ctx: Verilog2001Parser.List_of_portsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_port_declarations(ctx: Verilog2001Parser.List_of_port_declarationsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_port_declarations(ctx: Verilog2001Parser.List_of_port_declarationsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPort(ctx: Verilog2001Parser.PortContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPort(ctx: Verilog2001Parser.PortContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPort_expression(ctx: Verilog2001Parser.Port_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPort_expression(ctx: Verilog2001Parser.Port_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPort_reference(ctx: Verilog2001Parser.Port_referenceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPort_reference(ctx: Verilog2001Parser.Port_referenceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPort_declaration(ctx: Verilog2001Parser.Port_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPort_declaration(ctx: Verilog2001Parser.Port_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_item(ctx: Verilog2001Parser.Module_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_item(ctx: Verilog2001Parser.Module_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_or_generate_item(ctx: Verilog2001Parser.Module_or_generate_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_or_generate_item(ctx: Verilog2001Parser.Module_or_generate_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNon_port_module_item(ctx: Verilog2001Parser.Non_port_module_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNon_port_module_item(ctx: Verilog2001Parser.Non_port_module_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_or_generate_item_declaration(ctx: Verilog2001Parser.Module_or_generate_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_or_generate_item_declaration(ctx: Verilog2001Parser.Module_or_generate_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParameter_override(ctx: Verilog2001Parser.Parameter_overrideContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParameter_override(ctx: Verilog2001Parser.Parameter_overrideContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLocal_parameter_declaration(ctx: Verilog2001Parser.Local_parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLocal_parameter_declaration(ctx: Verilog2001Parser.Local_parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParameter_declaration(ctx: Verilog2001Parser.Parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParameter_declaration(ctx: Verilog2001Parser.Parameter_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParameter_declaration_(ctx: Verilog2001Parser.Parameter_declaration_Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParameter_declaration_(ctx: Verilog2001Parser.Parameter_declaration_Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSpecparam_declaration(ctx: Verilog2001Parser.Specparam_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSpecparam_declaration(ctx: Verilog2001Parser.Specparam_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInout_declaration(ctx: Verilog2001Parser.Inout_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInout_declaration(ctx: Verilog2001Parser.Inout_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInput_declaration(ctx: Verilog2001Parser.Input_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInput_declaration(ctx: Verilog2001Parser.Input_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOutput_declaration(ctx: Verilog2001Parser.Output_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOutput_declaration(ctx: Verilog2001Parser.Output_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEvent_declaration(ctx: Verilog2001Parser.Event_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEvent_declaration(ctx: Verilog2001Parser.Event_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenvar_declaration(ctx: Verilog2001Parser.Genvar_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenvar_declaration(ctx: Verilog2001Parser.Genvar_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInteger_declaration(ctx: Verilog2001Parser.Integer_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInteger_declaration(ctx: Verilog2001Parser.Integer_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTime_declaration(ctx: Verilog2001Parser.Time_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTime_declaration(ctx: Verilog2001Parser.Time_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterReal_declaration(ctx: Verilog2001Parser.Real_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitReal_declaration(ctx: Verilog2001Parser.Real_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterRealtime_declaration(ctx: Verilog2001Parser.Realtime_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitRealtime_declaration(ctx: Verilog2001Parser.Realtime_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterReg_declaration(ctx: Verilog2001Parser.Reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitReg_declaration(ctx: Verilog2001Parser.Reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNet_declaration(ctx: Verilog2001Parser.Net_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNet_declaration(ctx: Verilog2001Parser.Net_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNet_type(ctx: Verilog2001Parser.Net_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNet_type(ctx: Verilog2001Parser.Net_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOutput_variable_type(ctx: Verilog2001Parser.Output_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOutput_variable_type(ctx: Verilog2001Parser.Output_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterReal_type(ctx: Verilog2001Parser.Real_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitReal_type(ctx: Verilog2001Parser.Real_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterVariable_type(ctx: Verilog2001Parser.Variable_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitVariable_type(ctx: Verilog2001Parser.Variable_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDrive_strength(ctx: Verilog2001Parser.Drive_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDrive_strength(ctx: Verilog2001Parser.Drive_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterStrength0(ctx: Verilog2001Parser.Strength0Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitStrength0(ctx: Verilog2001Parser.Strength0Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterStrength1(ctx: Verilog2001Parser.Strength1Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitStrength1(ctx: Verilog2001Parser.Strength1Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCharge_strength(ctx: Verilog2001Parser.Charge_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCharge_strength(ctx: Verilog2001Parser.Charge_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelay3(ctx: Verilog2001Parser.Delay3Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelay3(ctx: Verilog2001Parser.Delay3Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelay2(ctx: Verilog2001Parser.Delay2Context) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelay2(ctx: Verilog2001Parser.Delay2Context) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelay_value(ctx: Verilog2001Parser.Delay_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelay_value(ctx: Verilog2001Parser.Delay_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_event_identifiers(ctx: Verilog2001Parser.List_of_event_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_event_identifiers(ctx: Verilog2001Parser.List_of_event_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_net_identifiers(ctx: Verilog2001Parser.List_of_net_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_net_identifiers(ctx: Verilog2001Parser.List_of_net_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_genvar_identifiers(ctx: Verilog2001Parser.List_of_genvar_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_genvar_identifiers(ctx: Verilog2001Parser.List_of_genvar_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_port_identifiers(ctx: Verilog2001Parser.List_of_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_port_identifiers(ctx: Verilog2001Parser.List_of_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_net_decl_assignments(ctx: Verilog2001Parser.List_of_net_decl_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_net_decl_assignments(ctx: Verilog2001Parser.List_of_net_decl_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_param_assignments(ctx: Verilog2001Parser.List_of_param_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_param_assignments(ctx: Verilog2001Parser.List_of_param_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_specparam_assignments(ctx: Verilog2001Parser.List_of_specparam_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_specparam_assignments(ctx: Verilog2001Parser.List_of_specparam_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_real_identifiers(ctx: Verilog2001Parser.List_of_real_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_real_identifiers(ctx: Verilog2001Parser.List_of_real_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_variable_identifiers(ctx: Verilog2001Parser.List_of_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_variable_identifiers(ctx: Verilog2001Parser.List_of_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_variable_port_identifiers(ctx: Verilog2001Parser.List_of_variable_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_variable_port_identifiers(ctx: Verilog2001Parser.List_of_variable_port_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNet_decl_assignment(ctx: Verilog2001Parser.Net_decl_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNet_decl_assignment(ctx: Verilog2001Parser.Net_decl_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParam_assignment(ctx: Verilog2001Parser.Param_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParam_assignment(ctx: Verilog2001Parser.Param_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSpecparam_assignment(ctx: Verilog2001Parser.Specparam_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSpecparam_assignment(ctx: Verilog2001Parser.Specparam_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPulse_control_specparam(ctx: Verilog2001Parser.Pulse_control_specparamContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPulse_control_specparam(ctx: Verilog2001Parser.Pulse_control_specparamContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterError_limit_value(ctx: Verilog2001Parser.Error_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitError_limit_value(ctx: Verilog2001Parser.Error_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterReject_limit_value(ctx: Verilog2001Parser.Reject_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitReject_limit_value(ctx: Verilog2001Parser.Reject_limit_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLimit_value(ctx: Verilog2001Parser.Limit_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLimit_value(ctx: Verilog2001Parser.Limit_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDimension(ctx: Verilog2001Parser.DimensionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDimension(ctx: Verilog2001Parser.DimensionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterRange(ctx: Verilog2001Parser.RangeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitRange(ctx: Verilog2001Parser.RangeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_declaration(ctx: Verilog2001Parser.Function_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_declaration(ctx: Verilog2001Parser.Function_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_item_declaration(ctx: Verilog2001Parser.Function_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_item_declaration(ctx: Verilog2001Parser.Function_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_port_list(ctx: Verilog2001Parser.Function_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_port_list(ctx: Verilog2001Parser.Function_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_port(ctx: Verilog2001Parser.Function_portContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_port(ctx: Verilog2001Parser.Function_portContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterRange_or_type(ctx: Verilog2001Parser.Range_or_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitRange_or_type(ctx: Verilog2001Parser.Range_or_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTask_declaration(ctx: Verilog2001Parser.Task_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTask_declaration(ctx: Verilog2001Parser.Task_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTask_item_declaration(ctx: Verilog2001Parser.Task_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTask_item_declaration(ctx: Verilog2001Parser.Task_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTask_port_list(ctx: Verilog2001Parser.Task_port_listContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTask_port_list(ctx: Verilog2001Parser.Task_port_listContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTask_port_item(ctx: Verilog2001Parser.Task_port_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTask_port_item(ctx: Verilog2001Parser.Task_port_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTf_decl_header(ctx: Verilog2001Parser.Tf_decl_headerContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTf_decl_header(ctx: Verilog2001Parser.Tf_decl_headerContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTf_declaration(ctx: Verilog2001Parser.Tf_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTf_declaration(ctx: Verilog2001Parser.Tf_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTask_port_type(ctx: Verilog2001Parser.Task_port_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTask_port_type(ctx: Verilog2001Parser.Task_port_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBlock_item_declaration(ctx: Verilog2001Parser.Block_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBlock_item_declaration(ctx: Verilog2001Parser.Block_item_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBlock_reg_declaration(ctx: Verilog2001Parser.Block_reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBlock_reg_declaration(ctx: Verilog2001Parser.Block_reg_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_block_variable_identifiers(ctx: Verilog2001Parser.List_of_block_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_block_variable_identifiers(ctx: Verilog2001Parser.List_of_block_variable_identifiersContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBlock_variable_type(ctx: Verilog2001Parser.Block_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBlock_variable_type(ctx: Verilog2001Parser.Block_variable_typeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGate_instantiation(ctx: Verilog2001Parser.Gate_instantiationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGate_instantiation(ctx: Verilog2001Parser.Gate_instantiationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCmos_switch_instance(ctx: Verilog2001Parser.Cmos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCmos_switch_instance(ctx: Verilog2001Parser.Cmos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEnable_gate_instance(ctx: Verilog2001Parser.Enable_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEnable_gate_instance(ctx: Verilog2001Parser.Enable_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterMos_switch_instance(ctx: Verilog2001Parser.Mos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitMos_switch_instance(ctx: Verilog2001Parser.Mos_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterN_input_gate_instance(ctx: Verilog2001Parser.N_input_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitN_input_gate_instance(ctx: Verilog2001Parser.N_input_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterN_output_gate_instance(ctx: Verilog2001Parser.N_output_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitN_output_gate_instance(ctx: Verilog2001Parser.N_output_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPass_switch_instance(ctx: Verilog2001Parser.Pass_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPass_switch_instance(ctx: Verilog2001Parser.Pass_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPass_enable_switch_instance(ctx: Verilog2001Parser.Pass_enable_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPass_enable_switch_instance(ctx: Verilog2001Parser.Pass_enable_switch_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPull_gate_instance(ctx: Verilog2001Parser.Pull_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPull_gate_instance(ctx: Verilog2001Parser.Pull_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterName_of_gate_instance(ctx: Verilog2001Parser.Name_of_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitName_of_gate_instance(ctx: Verilog2001Parser.Name_of_gate_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPulldown_strength(ctx: Verilog2001Parser.Pulldown_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPulldown_strength(ctx: Verilog2001Parser.Pulldown_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPullup_strength(ctx: Verilog2001Parser.Pullup_strengthContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPullup_strength(ctx: Verilog2001Parser.Pullup_strengthContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEnable_terminal(ctx: Verilog2001Parser.Enable_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEnable_terminal(ctx: Verilog2001Parser.Enable_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNcontrol_terminal(ctx: Verilog2001Parser.Ncontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNcontrol_terminal(ctx: Verilog2001Parser.Ncontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPcontrol_terminal(ctx: Verilog2001Parser.Pcontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPcontrol_terminal(ctx: Verilog2001Parser.Pcontrol_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInput_terminal(ctx: Verilog2001Parser.Input_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInput_terminal(ctx: Verilog2001Parser.Input_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInout_terminal(ctx: Verilog2001Parser.Inout_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInout_terminal(ctx: Verilog2001Parser.Inout_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOutput_terminal(ctx: Verilog2001Parser.Output_terminalContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOutput_terminal(ctx: Verilog2001Parser.Output_terminalContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCmos_switchtype(ctx: Verilog2001Parser.Cmos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCmos_switchtype(ctx: Verilog2001Parser.Cmos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEnable_gatetype(ctx: Verilog2001Parser.Enable_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEnable_gatetype(ctx: Verilog2001Parser.Enable_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterMos_switchtype(ctx: Verilog2001Parser.Mos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitMos_switchtype(ctx: Verilog2001Parser.Mos_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterN_input_gatetype(ctx: Verilog2001Parser.N_input_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitN_input_gatetype(ctx: Verilog2001Parser.N_input_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterN_output_gatetype(ctx: Verilog2001Parser.N_output_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitN_output_gatetype(ctx: Verilog2001Parser.N_output_gatetypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPass_en_switchtype(ctx: Verilog2001Parser.Pass_en_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPass_en_switchtype(ctx: Verilog2001Parser.Pass_en_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPass_switchtype(ctx: Verilog2001Parser.Pass_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPass_switchtype(ctx: Verilog2001Parser.Pass_switchtypeContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_instantiation(ctx: Verilog2001Parser.Module_instantiationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_instantiation(ctx: Verilog2001Parser.Module_instantiationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParameter_value_assignment(ctx: Verilog2001Parser.Parameter_value_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParameter_value_assignment(ctx: Verilog2001Parser.Parameter_value_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_parameter_assignments(ctx: Verilog2001Parser.List_of_parameter_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_parameter_assignments(ctx: Verilog2001Parser.List_of_parameter_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOrdered_parameter_assignment(ctx: Verilog2001Parser.Ordered_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOrdered_parameter_assignment(ctx: Verilog2001Parser.Ordered_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNamed_parameter_assignment(ctx: Verilog2001Parser.Named_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNamed_parameter_assignment(ctx: Verilog2001Parser.Named_parameter_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_instance(ctx: Verilog2001Parser.Module_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_instance(ctx: Verilog2001Parser.Module_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterName_of_instance(ctx: Verilog2001Parser.Name_of_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitName_of_instance(ctx: Verilog2001Parser.Name_of_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_port_connections(ctx: Verilog2001Parser.List_of_port_connectionsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_port_connections(ctx: Verilog2001Parser.List_of_port_connectionsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOrdered_port_connection(ctx: Verilog2001Parser.Ordered_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOrdered_port_connection(ctx: Verilog2001Parser.Ordered_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNamed_port_connection(ctx: Verilog2001Parser.Named_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNamed_port_connection(ctx: Verilog2001Parser.Named_port_connectionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenerated_instantiation(ctx: Verilog2001Parser.Generated_instantiationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenerated_instantiation(ctx: Verilog2001Parser.Generated_instantiationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenerate_item_or_null(ctx: Verilog2001Parser.Generate_item_or_nullContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenerate_item_or_null(ctx: Verilog2001Parser.Generate_item_or_nullContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenerate_item(ctx: Verilog2001Parser.Generate_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenerate_item(ctx: Verilog2001Parser.Generate_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenerate_conditional_statement(ctx: Verilog2001Parser.Generate_conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenerate_conditional_statement(ctx: Verilog2001Parser.Generate_conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenerate_case_statement(ctx: Verilog2001Parser.Generate_case_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenerate_case_statement(ctx: Verilog2001Parser.Generate_case_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenvar_case_item(ctx: Verilog2001Parser.Genvar_case_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenvar_case_item(ctx: Verilog2001Parser.Genvar_case_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenerate_loop_statement(ctx: Verilog2001Parser.Generate_loop_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenerate_loop_statement(ctx: Verilog2001Parser.Generate_loop_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenvar_assignment(ctx: Verilog2001Parser.Genvar_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenvar_assignment(ctx: Verilog2001Parser.Genvar_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenerate_block(ctx: Verilog2001Parser.Generate_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenerate_block(ctx: Verilog2001Parser.Generate_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterContinuous_assign(ctx: Verilog2001Parser.Continuous_assignContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitContinuous_assign(ctx: Verilog2001Parser.Continuous_assignContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_net_assignments(ctx: Verilog2001Parser.List_of_net_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_net_assignments(ctx: Verilog2001Parser.List_of_net_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNet_assignment(ctx: Verilog2001Parser.Net_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNet_assignment(ctx: Verilog2001Parser.Net_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInitial_construct(ctx: Verilog2001Parser.Initial_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInitial_construct(ctx: Verilog2001Parser.Initial_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterAlways_construct(ctx: Verilog2001Parser.Always_constructContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitAlways_construct(ctx: Verilog2001Parser.Always_constructContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBlocking_assignment(ctx: Verilog2001Parser.Blocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBlocking_assignment(ctx: Verilog2001Parser.Blocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNonblocking_assignment(ctx: Verilog2001Parser.Nonblocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNonblocking_assignment(ctx: Verilog2001Parser.Nonblocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterProcedural_continuous_assignments(ctx: Verilog2001Parser.Procedural_continuous_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitProcedural_continuous_assignments(ctx: Verilog2001Parser.Procedural_continuous_assignmentsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_blocking_assignment(ctx: Verilog2001Parser.Function_blocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_blocking_assignment(ctx: Verilog2001Parser.Function_blocking_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_statement_or_null(ctx: Verilog2001Parser.Function_statement_or_nullContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_statement_or_null(ctx: Verilog2001Parser.Function_statement_or_nullContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_seq_block(ctx: Verilog2001Parser.Function_seq_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_seq_block(ctx: Verilog2001Parser.Function_seq_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterVariable_assignment(ctx: Verilog2001Parser.Variable_assignmentContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitVariable_assignment(ctx: Verilog2001Parser.Variable_assignmentContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPar_block(ctx: Verilog2001Parser.Par_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPar_block(ctx: Verilog2001Parser.Par_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSeq_block(ctx: Verilog2001Parser.Seq_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSeq_block(ctx: Verilog2001Parser.Seq_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterStatement(ctx: Verilog2001Parser.StatementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitStatement(ctx: Verilog2001Parser.StatementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterStatement_or_null(ctx: Verilog2001Parser.Statement_or_nullContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitStatement_or_null(ctx: Verilog2001Parser.Statement_or_nullContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_statement(ctx: Verilog2001Parser.Function_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_statement(ctx: Verilog2001Parser.Function_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelay_or_event_control(ctx: Verilog2001Parser.Delay_or_event_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelay_or_event_control(ctx: Verilog2001Parser.Delay_or_event_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelay_control(ctx: Verilog2001Parser.Delay_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelay_control(ctx: Verilog2001Parser.Delay_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDisable_statement(ctx: Verilog2001Parser.Disable_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDisable_statement(ctx: Verilog2001Parser.Disable_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEvent_control(ctx: Verilog2001Parser.Event_controlContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEvent_control(ctx: Verilog2001Parser.Event_controlContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEvent_trigger(ctx: Verilog2001Parser.Event_triggerContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEvent_trigger(ctx: Verilog2001Parser.Event_triggerContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEvent_expression(ctx: Verilog2001Parser.Event_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEvent_expression(ctx: Verilog2001Parser.Event_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEvent_primary(ctx: Verilog2001Parser.Event_primaryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEvent_primary(ctx: Verilog2001Parser.Event_primaryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterProcedural_timing_control_statement(ctx: Verilog2001Parser.Procedural_timing_control_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitProcedural_timing_control_statement(ctx: Verilog2001Parser.Procedural_timing_control_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterWait_statement(ctx: Verilog2001Parser.Wait_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitWait_statement(ctx: Verilog2001Parser.Wait_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConditional_statement(ctx: Verilog2001Parser.Conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConditional_statement(ctx: Verilog2001Parser.Conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterIf_else_if_statement(ctx: Verilog2001Parser.If_else_if_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitIf_else_if_statement(ctx: Verilog2001Parser.If_else_if_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_conditional_statement(ctx: Verilog2001Parser.Function_conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_conditional_statement(ctx: Verilog2001Parser.Function_conditional_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_if_else_if_statement(ctx: Verilog2001Parser.Function_if_else_if_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_if_else_if_statement(ctx: Verilog2001Parser.Function_if_else_if_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCase_statement(ctx: Verilog2001Parser.Case_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCase_statement(ctx: Verilog2001Parser.Case_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCase_item(ctx: Verilog2001Parser.Case_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCase_item(ctx: Verilog2001Parser.Case_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_case_statement(ctx: Verilog2001Parser.Function_case_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_case_statement(ctx: Verilog2001Parser.Function_case_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_case_item(ctx: Verilog2001Parser.Function_case_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_case_item(ctx: Verilog2001Parser.Function_case_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_loop_statement(ctx: Verilog2001Parser.Function_loop_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_loop_statement(ctx: Verilog2001Parser.Function_loop_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLoop_statement(ctx: Verilog2001Parser.Loop_statementContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLoop_statement(ctx: Verilog2001Parser.Loop_statementContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSystem_task_enable(ctx: Verilog2001Parser.System_task_enableContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSystem_task_enable(ctx: Verilog2001Parser.System_task_enableContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTask_enable(ctx: Verilog2001Parser.Task_enableContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTask_enable(ctx: Verilog2001Parser.Task_enableContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSpecify_block(ctx: Verilog2001Parser.Specify_blockContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSpecify_block(ctx: Verilog2001Parser.Specify_blockContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSpecify_item(ctx: Verilog2001Parser.Specify_itemContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSpecify_item(ctx: Verilog2001Parser.Specify_itemContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPulsestyle_declaration(ctx: Verilog2001Parser.Pulsestyle_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPulsestyle_declaration(ctx: Verilog2001Parser.Pulsestyle_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterShowcancelled_declaration(ctx: Verilog2001Parser.Showcancelled_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitShowcancelled_declaration(ctx: Verilog2001Parser.Showcancelled_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPath_declaration(ctx: Verilog2001Parser.Path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPath_declaration(ctx: Verilog2001Parser.Path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSimple_path_declaration(ctx: Verilog2001Parser.Simple_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSimple_path_declaration(ctx: Verilog2001Parser.Simple_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParallel_path_description(ctx: Verilog2001Parser.Parallel_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParallel_path_description(ctx: Verilog2001Parser.Parallel_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFull_path_description(ctx: Verilog2001Parser.Full_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFull_path_description(ctx: Verilog2001Parser.Full_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_path_inputs(ctx: Verilog2001Parser.List_of_path_inputsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_path_inputs(ctx: Verilog2001Parser.List_of_path_inputsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_path_outputs(ctx: Verilog2001Parser.List_of_path_outputsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_path_outputs(ctx: Verilog2001Parser.List_of_path_outputsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSpecify_input_terminal_descriptor(ctx: Verilog2001Parser.Specify_input_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSpecify_input_terminal_descriptor(ctx: Verilog2001Parser.Specify_input_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSpecify_output_terminal_descriptor(ctx: Verilog2001Parser.Specify_output_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSpecify_output_terminal_descriptor(ctx: Verilog2001Parser.Specify_output_terminal_descriptorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInput_identifier(ctx: Verilog2001Parser.Input_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInput_identifier(ctx: Verilog2001Parser.Input_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOutput_identifier(ctx: Verilog2001Parser.Output_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOutput_identifier(ctx: Verilog2001Parser.Output_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPath_delay_value(ctx: Verilog2001Parser.Path_delay_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPath_delay_value(ctx: Verilog2001Parser.Path_delay_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterList_of_path_delay_expressions(ctx: Verilog2001Parser.List_of_path_delay_expressionsContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitList_of_path_delay_expressions(ctx: Verilog2001Parser.List_of_path_delay_expressionsContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterT_path_delay_expression(ctx: Verilog2001Parser.T_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitT_path_delay_expression(ctx: Verilog2001Parser.T_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTrise_path_delay_expression(ctx: Verilog2001Parser.Trise_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTrise_path_delay_expression(ctx: Verilog2001Parser.Trise_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTfall_path_delay_expression(ctx: Verilog2001Parser.Tfall_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTfall_path_delay_expression(ctx: Verilog2001Parser.Tfall_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTz_path_delay_expression(ctx: Verilog2001Parser.Tz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTz_path_delay_expression(ctx: Verilog2001Parser.Tz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterT01_path_delay_expression(ctx: Verilog2001Parser.T01_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitT01_path_delay_expression(ctx: Verilog2001Parser.T01_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterT10_path_delay_expression(ctx: Verilog2001Parser.T10_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitT10_path_delay_expression(ctx: Verilog2001Parser.T10_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterT0z_path_delay_expression(ctx: Verilog2001Parser.T0z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitT0z_path_delay_expression(ctx: Verilog2001Parser.T0z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTz1_path_delay_expression(ctx: Verilog2001Parser.Tz1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTz1_path_delay_expression(ctx: Verilog2001Parser.Tz1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterT1z_path_delay_expression(ctx: Verilog2001Parser.T1z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitT1z_path_delay_expression(ctx: Verilog2001Parser.T1z_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTz0_path_delay_expression(ctx: Verilog2001Parser.Tz0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTz0_path_delay_expression(ctx: Verilog2001Parser.Tz0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterT0x_path_delay_expression(ctx: Verilog2001Parser.T0x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitT0x_path_delay_expression(ctx: Verilog2001Parser.T0x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTx1_path_delay_expression(ctx: Verilog2001Parser.Tx1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTx1_path_delay_expression(ctx: Verilog2001Parser.Tx1_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterT1x_path_delay_expression(ctx: Verilog2001Parser.T1x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitT1x_path_delay_expression(ctx: Verilog2001Parser.T1x_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTx0_path_delay_expression(ctx: Verilog2001Parser.Tx0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTx0_path_delay_expression(ctx: Verilog2001Parser.Tx0_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTxz_path_delay_expression(ctx: Verilog2001Parser.Txz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTxz_path_delay_expression(ctx: Verilog2001Parser.Txz_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTzx_path_delay_expression(ctx: Verilog2001Parser.Tzx_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTzx_path_delay_expression(ctx: Verilog2001Parser.Tzx_path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPath_delay_expression(ctx: Verilog2001Parser.Path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPath_delay_expression(ctx: Verilog2001Parser.Path_delay_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEdge_sensitive_path_declaration(ctx: Verilog2001Parser.Edge_sensitive_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEdge_sensitive_path_declaration(ctx: Verilog2001Parser.Edge_sensitive_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParallel_edge_sensitive_path_description(ctx: Verilog2001Parser.Parallel_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParallel_edge_sensitive_path_description(ctx: Verilog2001Parser.Parallel_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFull_edge_sensitive_path_description(ctx: Verilog2001Parser.Full_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFull_edge_sensitive_path_description(ctx: Verilog2001Parser.Full_edge_sensitive_path_descriptionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterData_source_expression(ctx: Verilog2001Parser.Data_source_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitData_source_expression(ctx: Verilog2001Parser.Data_source_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEdge_identifier(ctx: Verilog2001Parser.Edge_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEdge_identifier(ctx: Verilog2001Parser.Edge_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterState_dependent_path_declaration(ctx: Verilog2001Parser.State_dependent_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitState_dependent_path_declaration(ctx: Verilog2001Parser.State_dependent_path_declarationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPolarity_operator(ctx: Verilog2001Parser.Polarity_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPolarity_operator(ctx: Verilog2001Parser.Polarity_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterChecktime_condition(ctx: Verilog2001Parser.Checktime_conditionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitChecktime_condition(ctx: Verilog2001Parser.Checktime_conditionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelayed_data(ctx: Verilog2001Parser.Delayed_dataContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelayed_data(ctx: Verilog2001Parser.Delayed_dataContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDelayed_reference(ctx: Verilog2001Parser.Delayed_referenceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDelayed_reference(ctx: Verilog2001Parser.Delayed_referenceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEnd_edge_offset(ctx: Verilog2001Parser.End_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEnd_edge_offset(ctx: Verilog2001Parser.End_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEvent_based_flag(ctx: Verilog2001Parser.Event_based_flagContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEvent_based_flag(ctx: Verilog2001Parser.Event_based_flagContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNotify_reg(ctx: Verilog2001Parser.Notify_regContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNotify_reg(ctx: Verilog2001Parser.Notify_regContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterRemain_active_flag(ctx: Verilog2001Parser.Remain_active_flagContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitRemain_active_flag(ctx: Verilog2001Parser.Remain_active_flagContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterStamptime_condition(ctx: Verilog2001Parser.Stamptime_conditionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitStamptime_condition(ctx: Verilog2001Parser.Stamptime_conditionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterStart_edge_offset(ctx: Verilog2001Parser.Start_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitStart_edge_offset(ctx: Verilog2001Parser.Start_edge_offsetContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterThreshold(ctx: Verilog2001Parser.ThresholdContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitThreshold(ctx: Verilog2001Parser.ThresholdContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTiming_check_limit(ctx: Verilog2001Parser.Timing_check_limitContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTiming_check_limit(ctx: Verilog2001Parser.Timing_check_limitContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConcatenation(ctx: Verilog2001Parser.ConcatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConcatenation(ctx: Verilog2001Parser.ConcatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_concatenation(ctx: Verilog2001Parser.Constant_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_concatenation(ctx: Verilog2001Parser.Constant_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_multiple_concatenation(ctx: Verilog2001Parser.Constant_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_multiple_concatenation(ctx: Verilog2001Parser.Constant_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_path_concatenation(ctx: Verilog2001Parser.Module_path_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_path_concatenation(ctx: Verilog2001Parser.Module_path_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_path_multiple_concatenation(ctx: Verilog2001Parser.Module_path_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_path_multiple_concatenation(ctx: Verilog2001Parser.Module_path_multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterMultiple_concatenation(ctx: Verilog2001Parser.Multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitMultiple_concatenation(ctx: Verilog2001Parser.Multiple_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNet_concatenation(ctx: Verilog2001Parser.Net_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNet_concatenation(ctx: Verilog2001Parser.Net_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNet_concatenation_value(ctx: Verilog2001Parser.Net_concatenation_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNet_concatenation_value(ctx: Verilog2001Parser.Net_concatenation_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterVariable_concatenation(ctx: Verilog2001Parser.Variable_concatenationContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitVariable_concatenation(ctx: Verilog2001Parser.Variable_concatenationContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterVariable_concatenation_value(ctx: Verilog2001Parser.Variable_concatenation_valueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitVariable_concatenation_value(ctx: Verilog2001Parser.Variable_concatenation_valueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_function_call(ctx: Verilog2001Parser.Constant_function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_function_call(ctx: Verilog2001Parser.Constant_function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_call(ctx: Verilog2001Parser.Function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_call(ctx: Verilog2001Parser.Function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSystem_function_call(ctx: Verilog2001Parser.System_function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSystem_function_call(ctx: Verilog2001Parser.System_function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenvar_function_call(ctx: Verilog2001Parser.Genvar_function_callContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenvar_function_call(ctx: Verilog2001Parser.Genvar_function_callContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBase_expression(ctx: Verilog2001Parser.Base_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBase_expression(ctx: Verilog2001Parser.Base_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_base_expression(ctx: Verilog2001Parser.Constant_base_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_base_expression(ctx: Verilog2001Parser.Constant_base_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_expression(ctx: Verilog2001Parser.Constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_expression(ctx: Verilog2001Parser.Constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_mintypmax_expression(ctx: Verilog2001Parser.Constant_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_mintypmax_expression(ctx: Verilog2001Parser.Constant_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_range_expression(ctx: Verilog2001Parser.Constant_range_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_range_expression(ctx: Verilog2001Parser.Constant_range_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterDimension_constant_expression(ctx: Verilog2001Parser.Dimension_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitDimension_constant_expression(ctx: Verilog2001Parser.Dimension_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterExpression(ctx: Verilog2001Parser.ExpressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitExpression(ctx: Verilog2001Parser.ExpressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTerm(ctx: Verilog2001Parser.TermContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTerm(ctx: Verilog2001Parser.TermContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLsb_constant_expression(ctx: Verilog2001Parser.Lsb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLsb_constant_expression(ctx: Verilog2001Parser.Lsb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterMintypmax_expression(ctx: Verilog2001Parser.Mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitMintypmax_expression(ctx: Verilog2001Parser.Mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_path_conditional_expression(ctx: Verilog2001Parser.Module_path_conditional_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_path_conditional_expression(ctx: Verilog2001Parser.Module_path_conditional_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_path_expression(ctx: Verilog2001Parser.Module_path_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_path_expression(ctx: Verilog2001Parser.Module_path_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_path_mintypmax_expression(ctx: Verilog2001Parser.Module_path_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_path_mintypmax_expression(ctx: Verilog2001Parser.Module_path_mintypmax_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterMsb_constant_expression(ctx: Verilog2001Parser.Msb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitMsb_constant_expression(ctx: Verilog2001Parser.Msb_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterRange_expression(ctx: Verilog2001Parser.Range_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitRange_expression(ctx: Verilog2001Parser.Range_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterWidth_constant_expression(ctx: Verilog2001Parser.Width_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitWidth_constant_expression(ctx: Verilog2001Parser.Width_constant_expressionContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConstant_primary(ctx: Verilog2001Parser.Constant_primaryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConstant_primary(ctx: Verilog2001Parser.Constant_primaryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_path_primary(ctx: Verilog2001Parser.Module_path_primaryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_path_primary(ctx: Verilog2001Parser.Module_path_primaryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPrimary(ctx: Verilog2001Parser.PrimaryContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPrimary(ctx: Verilog2001Parser.PrimaryContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNet_lvalue(ctx: Verilog2001Parser.Net_lvalueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNet_lvalue(ctx: Verilog2001Parser.Net_lvalueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterVariable_lvalue(ctx: Verilog2001Parser.Variable_lvalueContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitVariable_lvalue(ctx: Verilog2001Parser.Variable_lvalueContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUnary_operator(ctx: Verilog2001Parser.Unary_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUnary_operator(ctx: Verilog2001Parser.Unary_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBinary_operator(ctx: Verilog2001Parser.Binary_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBinary_operator(ctx: Verilog2001Parser.Binary_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUnary_module_path_operator(ctx: Verilog2001Parser.Unary_module_path_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUnary_module_path_operator(ctx: Verilog2001Parser.Unary_module_path_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBinary_module_path_operator(ctx: Verilog2001Parser.Binary_module_path_operatorContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBinary_module_path_operator(ctx: Verilog2001Parser.Binary_module_path_operatorContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNumber(ctx: Verilog2001Parser.NumberContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNumber(ctx: Verilog2001Parser.NumberContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterAttribute_instance(ctx: Verilog2001Parser.Attribute_instanceContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitAttribute_instance(ctx: Verilog2001Parser.Attribute_instanceContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterAttr_spec(ctx: Verilog2001Parser.Attr_specContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitAttr_spec(ctx: Verilog2001Parser.Attr_specContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterAttr_name(ctx: Verilog2001Parser.Attr_nameContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitAttr_name(ctx: Verilog2001Parser.Attr_nameContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterArrayed_identifier(ctx: Verilog2001Parser.Arrayed_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitArrayed_identifier(ctx: Verilog2001Parser.Arrayed_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterBlock_identifier(ctx: Verilog2001Parser.Block_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitBlock_identifier(ctx: Verilog2001Parser.Block_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterCell_identifier(ctx: Verilog2001Parser.Cell_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitCell_identifier(ctx: Verilog2001Parser.Cell_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterConfig_identifier(ctx: Verilog2001Parser.Config_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitConfig_identifier(ctx: Verilog2001Parser.Config_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEscaped_arrayed_identifier(ctx: Verilog2001Parser.Escaped_arrayed_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEscaped_arrayed_identifier(ctx: Verilog2001Parser.Escaped_arrayed_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEscaped_hierarchical_identifier(ctx: Verilog2001Parser.Escaped_hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEscaped_hierarchical_identifier(ctx: Verilog2001Parser.Escaped_hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEvent_identifier(ctx: Verilog2001Parser.Event_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEvent_identifier(ctx: Verilog2001Parser.Event_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterFunction_identifier(ctx: Verilog2001Parser.Function_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitFunction_identifier(ctx: Verilog2001Parser.Function_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGate_instance_identifier(ctx: Verilog2001Parser.Gate_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGate_instance_identifier(ctx: Verilog2001Parser.Gate_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenerate_block_identifier(ctx: Verilog2001Parser.Generate_block_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenerate_block_identifier(ctx: Verilog2001Parser.Generate_block_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenvar_function_identifier(ctx: Verilog2001Parser.Genvar_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenvar_function_identifier(ctx: Verilog2001Parser.Genvar_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterGenvar_identifier(ctx: Verilog2001Parser.Genvar_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitGenvar_identifier(ctx: Verilog2001Parser.Genvar_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterHierarchical_block_identifier(ctx: Verilog2001Parser.Hierarchical_block_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitHierarchical_block_identifier(ctx: Verilog2001Parser.Hierarchical_block_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterHierarchical_event_identifier(ctx: Verilog2001Parser.Hierarchical_event_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitHierarchical_event_identifier(ctx: Verilog2001Parser.Hierarchical_event_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterHierarchical_function_identifier(ctx: Verilog2001Parser.Hierarchical_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitHierarchical_function_identifier(ctx: Verilog2001Parser.Hierarchical_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterHierarchical_identifier(ctx: Verilog2001Parser.Hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitHierarchical_identifier(ctx: Verilog2001Parser.Hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterHierarchical_net_identifier(ctx: Verilog2001Parser.Hierarchical_net_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitHierarchical_net_identifier(ctx: Verilog2001Parser.Hierarchical_net_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterHierarchical_variable_identifier(ctx: Verilog2001Parser.Hierarchical_variable_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitHierarchical_variable_identifier(ctx: Verilog2001Parser.Hierarchical_variable_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterHierarchical_task_identifier(ctx: Verilog2001Parser.Hierarchical_task_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitHierarchical_task_identifier(ctx: Verilog2001Parser.Hierarchical_task_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterIdentifier(ctx: Verilog2001Parser.IdentifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitIdentifier(ctx: Verilog2001Parser.IdentifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInout_port_identifier(ctx: Verilog2001Parser.Inout_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInout_port_identifier(ctx: Verilog2001Parser.Inout_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInput_port_identifier(ctx: Verilog2001Parser.Input_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInput_port_identifier(ctx: Verilog2001Parser.Input_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterInstance_identifier(ctx: Verilog2001Parser.Instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitInstance_identifier(ctx: Verilog2001Parser.Instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterLibrary_identifier(ctx: Verilog2001Parser.Library_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitLibrary_identifier(ctx: Verilog2001Parser.Library_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterMemory_identifier(ctx: Verilog2001Parser.Memory_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitMemory_identifier(ctx: Verilog2001Parser.Memory_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_identifier(ctx: Verilog2001Parser.Module_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_identifier(ctx: Verilog2001Parser.Module_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterModule_instance_identifier(ctx: Verilog2001Parser.Module_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitModule_instance_identifier(ctx: Verilog2001Parser.Module_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterNet_identifier(ctx: Verilog2001Parser.Net_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitNet_identifier(ctx: Verilog2001Parser.Net_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterOutput_port_identifier(ctx: Verilog2001Parser.Output_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitOutput_port_identifier(ctx: Verilog2001Parser.Output_port_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterParameter_identifier(ctx: Verilog2001Parser.Parameter_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitParameter_identifier(ctx: Verilog2001Parser.Parameter_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterPort_identifier(ctx: Verilog2001Parser.Port_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitPort_identifier(ctx: Verilog2001Parser.Port_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterReal_identifier(ctx: Verilog2001Parser.Real_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitReal_identifier(ctx: Verilog2001Parser.Real_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSimple_arrayed_identifier(ctx: Verilog2001Parser.Simple_arrayed_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSimple_arrayed_identifier(ctx: Verilog2001Parser.Simple_arrayed_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSimple_hierarchical_identifier(ctx: Verilog2001Parser.Simple_hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSimple_hierarchical_identifier(ctx: Verilog2001Parser.Simple_hierarchical_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSpecparam_identifier(ctx: Verilog2001Parser.Specparam_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSpecparam_identifier(ctx: Verilog2001Parser.Specparam_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSystem_function_identifier(ctx: Verilog2001Parser.System_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSystem_function_identifier(ctx: Verilog2001Parser.System_function_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSystem_task_identifier(ctx: Verilog2001Parser.System_task_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSystem_task_identifier(ctx: Verilog2001Parser.System_task_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTask_identifier(ctx: Verilog2001Parser.Task_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTask_identifier(ctx: Verilog2001Parser.Task_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTerminal_identifier(ctx: Verilog2001Parser.Terminal_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTerminal_identifier(ctx: Verilog2001Parser.Terminal_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterText_macro_identifier(ctx: Verilog2001Parser.Text_macro_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitText_macro_identifier(ctx: Verilog2001Parser.Text_macro_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterTopmodule_identifier(ctx: Verilog2001Parser.Topmodule_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitTopmodule_identifier(ctx: Verilog2001Parser.Topmodule_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUdp_identifier(ctx: Verilog2001Parser.Udp_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUdp_identifier(ctx: Verilog2001Parser.Udp_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterUdp_instance_identifier(ctx: Verilog2001Parser.Udp_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitUdp_instance_identifier(ctx: Verilog2001Parser.Udp_instance_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterVariable_identifier(ctx: Verilog2001Parser.Variable_identifierContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitVariable_identifier(ctx: Verilog2001Parser.Variable_identifierContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterSimple_hierarchical_branch(ctx: Verilog2001Parser.Simple_hierarchical_branchContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitSimple_hierarchical_branch(ctx: Verilog2001Parser.Simple_hierarchical_branchContext) {}

    /**
     * {@inheritDoc}
     *f
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEscaped_hierarchical_branch(ctx: Verilog2001Parser.Escaped_hierarchical_branchContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEscaped_hierarchical_branch(ctx: Verilog2001Parser.Escaped_hierarchical_branchContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun enterEveryRule(ctx: ParserRuleContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun exitEveryRule(ctx: ParserRuleContext) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun visitTerminal(node: TerminalNode) {}

    /**
     * {@inheritDoc}
     *
     * <p>The default implementation does nothing.</p>
     */
    override suspend fun visitErrorNode(node: ErrorNode) {}
}