verilog xil_defaultlib --include "../../../../hdmi_vga_zybo.srcs/sources_1/bd/hdmi_vga/ipshared/4868" \
"../../../bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/sim/hdmi_vga_xlconstant_0_0.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_1/sim/hdmi_vga_xlconstant_0_1.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_bounding_box_0/src/vis_bounding_box.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/vis_bounding_box_0/sim/vis_bounding_box_0.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/bounding_box_0/src/bounding_box.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/bounding_box_0/sim/bounding_box_0.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delayLineBRAM/sim/delayLineBRAM.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delay.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delayLinieBRAM_WP.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/delay_line.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/src/median5x5.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/median5x5_0/sim/median5x5_0.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_1/src/delay_line.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_1/src/rgb2ycbcr.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/rgb2ycbcr_0_1/sim/rgb2ycbcr_0.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0/src/divider_32_20_0/src/divider_32_20.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0/src/divider_32_20_0/sim/divider_32_20_0.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0/src/centroid.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/src/centroid_0/sim/centroid_0.v" \
"../../../bd/hdmi_vga/ipshared/9efc/src/vp.v" \
"../../../bd/hdmi_vga/ip/hdmi_vga_vp_0_0/sim/hdmi_vga_vp_0_0.v" \
"../../../bd/hdmi_vga/sim/hdmi_vga.v" \

verilog xil_defaultlib "glbl.v"

nosort
