Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Dec  5 23:40:23 2018
| Host         : eecs-digital-19 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file nexys4_fft_demo_control_sets_placed.rpt
| Design       : nexys4_fft_demo
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   326 |
| Unused register locations in slices containing registers |  1003 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3886 |         1006 |
| No           | No                    | Yes                    |             122 |           43 |
| No           | Yes                   | No                     |            1039 |          322 |
| Yes          | No                    | No                     |            8315 |         1911 |
| Yes          | No                    | Yes                    |             131 |           24 |
| Yes          | Yes                   | No                     |             744 |          217 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal       |                                                                                                 Enable Signal                                                                                                |                                                                                            Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clockgen/inst/clk_out1   | db0/genblk1[12].new_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                           | probey/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                           |                1 |              1 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                  |                1 |              1 |
|  clockgen/inst/clk_out1   | db0/genblk1[7].new_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                       |                1 |              1 |
|  clockgen/inst/clk_out1   | db0/genblk1[8].new_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                       |                1 |              1 |
|  clockgen/inst/clk_out1   | db0/genblk1[9].new_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                       |                1 |              1 |
|  clockgen/inst/clk_out1   | db0/genblk1[4].new_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                       |                1 |              1 |
|  clockgen/inst/clk_out1   | db0/genblk1[5].new_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                       |                1 |              1 |
|  clockgen/inst/clk_out1   | db0/genblk1[6].new_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                       |                1 |              1 |
|  clockgen/inst/clk_out1   | db0/genblk1[16].new_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                       |                1 |              1 |
|  clockgen/inst/clk_out1   | db0/genblk1[17].new_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                       |                1 |              1 |
|  clockgen/inst/clk_out1   | db0/genblk1[18].new_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                       |                1 |              1 |
|  clockgen/inst/clk_out1   | db0/genblk1[13].new_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                       |                1 |              1 |
|  clockgen/inst/clk_out1   | db0/genblk1[14].new_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                       |                1 |              1 |
|  clockgen/inst/clk_out1   | db0/genblk1[15].new_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                       |                1 |              1 |
|  clockgen/inst/clk_out1   | db0/genblk1[10].new_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                       |                1 |              1 |
|  clockgen/inst/clk_out1   | db0/genblk1[11].new_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                       |                1 |              1 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                    |                1 |              1 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                             | probey/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                           |                1 |              1 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                           | probey/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                           |                1 |              1 |
|  clockgen/inst/clk_out2   |                                                                                                                                                                                                              | display/strobe[0]_i_1_n_0                                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp |                                                                                                                                                                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                1 |              1 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  clockgen/inst/clk_out3   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                |                                                                                                                                                                                                       |                1 |              1 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              2 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              2 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              2 |
|  clockgen/inst/clk_out2   |                                                                                                                                                                                                              | display/counter_reg[11]                                                                                                                                                                               |                1 |              2 |
|  clockgen/inst/clk_out2   |                                                                                                                                                                                                              | display/strobe[6]_i_1_n_0                                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                2 |              3 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              3 |
|  clockgen/inst/clk_out3   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                       |                1 |              3 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                    | probey/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                             |                2 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]_0[0]                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                    | probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[15]_i_1_n_0                                                                                                                           |                1 |              4 |
|  clockgen/inst/clk_out3   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                                |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/clear                                                                                                                                 |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                       |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                            | probey/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                            |                1 |              5 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_3                                                                                                                                                    |                                                                                                                                                                                                       |                3 |              5 |
|  clockgen/inst/clk_out1   | n/d/cur_index                                                                                                                                                                                                |                                                                                                                                                                                                       |                2 |              5 |
|  clockgen/inst/clk_out1   | n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                                  |                                                                                                                                                                                                       |                2 |              5 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                    | probey/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/current_state_reg[0]                                                                                                                                   |                3 |              6 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              6 |
|  clockgen/inst/clk_out1   | xadc_demo/eoc_out                                                                                                                                                                                            |                                                                                                                                                                                                       |                2 |              6 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                  |                3 |              6 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                             |                1 |              6 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                  |                1 |              7 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                  |                2 |              7 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                          |                2 |              7 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                          |                2 |              7 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                       |                2 |              7 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_2                                                                                                                                                    |                                                                                                                                                                                                       |                4 |              7 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/stat_addr_bit_cnt_reg[6][0]                                                                                                                                       |                2 |              7 |
|  clockgen/inst/clk_out3   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                             |                1 |              8 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                     |                3 |              8 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[3][0]     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                     |                2 |              8 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                            |                1 |              8 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                     |                3 |              8 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                      |                                                                                                                                                                                                       |                2 |              8 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_1                                                                                                                                                    |                                                                                                                                                                                                       |                7 |              9 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                |                4 |              9 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                        |                                                                                                                                                                                                       |                4 |             10 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                       | probey/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                             |                2 |             10 |
|  clockgen/inst/clk_out2   | xvga1/hreset                                                                                                                                                                                                 | xvga1/vcount0                                                                                                                                                                                         |                3 |             10 |
|  clockgen/inst/clk_out2   |                                                                                                                                                                                                              | xvga1/SR[0]                                                                                                                                                                                           |                6 |             10 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                    |                                                                                                                                                                                                       |                4 |             10 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                       | probey/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                       |                2 |             10 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[6][0]                                                                                                                                                        | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                             |                3 |             10 |
|  clockgen/inst/clk_out2   |                                                                                                                                                                                                              | xvga1/hreset                                                                                                                                                                                          |                3 |             11 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              |                                                                                                                                                                                                       |                6 |             11 |
|  clockgen/inst/clk_out1   | pwm_out/p_0_in                                                                                                                                                                                               |                                                                                                                                                                                                       |                2 |             11 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce_0                                                                                                                                                    |                                                                                                                                                                                                       |                6 |             11 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                    |                                                                                                                                                                                                       |                3 |             12 |
|  clockgen/inst/clk_out1   | bram_to_fft_0/addr[11]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                       |                3 |             12 |
|  clockgen/inst/clk_out1   | bram_to_fft_0/send_count                                                                                                                                                                                     | bram_to_fft_0/send_count[0]_i_1_n_0                                                                                                                                                                   |                3 |             12 |
|  clockgen/inst/clk_out1   | osamp64_1/done                                                                                                                                                                                               |                                                                                                                                                                                                       |                3 |             12 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                       |                3 |             12 |
|  clockgen/inst/clk_out3   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                2 |             12 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                2 |             12 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                     |                                                                                                                                                                                                       |                2 |             13 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/has_scale_sch_buffer.scale_sch_int_reg[11][0]                                                                                                                        |                                                                                                                                                                                                       |                2 |             13 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                                 |                                                                                                                                                                                                       |                4 |             13 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/tw_scale_reg_ce                                                                                                                                                      |                                                                                                                                                                                                       |                4 |             13 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                               |                                                                                                                                                                                                       |                5 |             14 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/DOUT_CNT_CTRL_0/cnt/cnt_ce                                                                                                         |                                                                                                                                                                                                       |                5 |             14 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/FLOW/proc0_counter/load_cnt_ce                                                                                                     |                                                                                                                                                                                                       |                5 |             14 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                              |                                                                                                                                                                                                       |                5 |             14 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                              |                                                                                                                                                                                                       |                5 |             14 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                               |                                                                                                                                                                                                       |                5 |             14 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                              |                                                                                                                                                                                                       |                5 |             14 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                               |                                                                                                                                                                                                       |                6 |             14 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                              |                                                                                                                                                                                                       |                5 |             14 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                               |                                                                                                                                                                                                       |                5 |             14 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.bf2_addr_gen/cnt/cnt_ce                                                              |                                                                                                                                                                                                       |                6 |             14 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/has_addr_gen.tw_addr_gen/cnt/cnt_ce                                                               |                                                                                                                                                                                                       |                5 |             14 |
|  clockgen/inst/clk_out1   | osamp64_1/oversample[14]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                       |                5 |             15 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                3 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15_n_0                                                                                                                      |                                                                                                                                                                                                       |                5 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                       |                2 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       |                                                                                                                                                                                                       |                2 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                            |                                                                                                                                                                                                       |                2 |             16 |
|  clockgen/inst/clk_out1   | bram_to_fft_0/frame_tdata[15]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                       |                4 |             16 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][0]                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                4 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                         |                                                                                                                                                                                                       |                6 |             16 |
|  clockgen/inst/clk_out3   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               |                                                                                                                                                                                                       |                3 |             16 |
|  clockgen/inst/clk_out1   | fft_mag_i/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_rdy_int/CE                                                                                                                                    |                                                                                                                                                                                                       |                5 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                               |                                                                                                                                                                                                       |                2 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                       |                2 |             16 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                               |                                                                                                                                                                                                       |                3 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                  |                                                                                                                                                                                                       |                2 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                      |                                                                                                                                                                                                       |                4 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                       |                                                                                                                                                                                                       |                5 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                       |                5 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                       |                                                                                                                                                                                                       |                4 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                      |                                                                                                                                                                                                       |                6 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                           |                                                                                                                                                                                                       |                8 |             16 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                     |                6 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                      |                                                                                                                                                                                                       |                7 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                       |                                                                                                                                                                                                       |                6 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                       |                                                                                                                                                                                                       |                3 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                      |                                                                                                                                                                                                       |                4 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                        |                                                                                                                                                                                                       |                5 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                       |                                                                                                                                                                                                       |                3 |             16 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                       |                                                                                                                                                                                                       |                4 |             16 |
|  clockgen/inst/clk_out3   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             17 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                       |                5 |             17 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                       |                5 |             17 |
|  dbg_hub/inst/idrck       |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                3 |             17 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                       |                5 |             17 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                       |                7 |             17 |
|  clockgen/inst/clk_out3   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                5 |             17 |
|  clockgen/inst/clk_out1   | chroma_calc1/p_0_in[89]                                                                                                                                                                                      | chroma_calc1/chroma[191]_i_1_n_0                                                                                                                                                                      |                6 |             18 |
|  clockgen/inst/clk_out3   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             18 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                3 |             18 |
|  clockgen/inst/clk_out1   | chroma_calc1/p_0_in[17]                                                                                                                                                                                      | chroma_calc1/chroma[191]_i_1_n_0                                                                                                                                                                      |                7 |             18 |
|  clockgen/inst/clk_out1   | chroma_calc1/p_0_in[35]                                                                                                                                                                                      | chroma_calc1/chroma[191]_i_1_n_0                                                                                                                                                                      |                7 |             18 |
|  clockgen/inst/clk_out1   | chroma_calc1/p_0_in[53]                                                                                                                                                                                      | chroma_calc1/chroma[191]_i_1_n_0                                                                                                                                                                      |                7 |             18 |
|  clockgen/inst/clk_out1   | chroma_calc1/p_0_in[71]                                                                                                                                                                                      | chroma_calc1/chroma[191]_i_1_n_0                                                                                                                                                                      |                6 |             18 |
|  clockgen/inst/clk_out1   | chroma_calc1/p_0_in[107]                                                                                                                                                                                     | chroma_calc1/chroma[191]_i_1_n_0                                                                                                                                                                      |                6 |             18 |
|  clockgen/inst/clk_out1   | chroma_calc1/p_0_in[125]                                                                                                                                                                                     | chroma_calc1/chroma[191]_i_1_n_0                                                                                                                                                                      |                5 |             18 |
|  clockgen/inst/clk_out1   | chroma_calc1/p_0_in[143]                                                                                                                                                                                     | chroma_calc1/chroma[191]_i_1_n_0                                                                                                                                                                      |                7 |             18 |
|  clockgen/inst/clk_out1   | chroma_calc1/p_0_in[215]                                                                                                                                                                                     | chroma_calc1/chroma[191]_i_1_n_0                                                                                                                                                                      |                9 |             18 |
|  clockgen/inst/clk_out1   | chroma_calc1/p_0_in[179]                                                                                                                                                                                     | chroma_calc1/chroma[191]_i_1_n_0                                                                                                                                                                      |                6 |             18 |
|  clockgen/inst/clk_out1   | chroma_calc1/p_0_in[161]                                                                                                                                                                                     | chroma_calc1/chroma[191]_i_1_n_0                                                                                                                                                                      |                6 |             18 |
|  clockgen/inst/clk_out1   | chroma_calc1/p_0_in[197]                                                                                                                                                                                     | chroma_calc1/chroma[191]_i_1_n_0                                                                                                                                                                      |                7 |             18 |
|  clockgen/inst/clk_out1   | xadc_demo/eoc_out                                                                                                                                                                                            | osamp64_1/oversample[14]_i_1_n_0                                                                                                                                                                      |                5 |             18 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                4 |             18 |
|  clockgen/inst/clk_out1   | db0/genblk1[7].count[0]_i_1_n_0                                                                                                                                                                              | db0/genblk1[7].new_i_1_n_0                                                                                                                                                                            |                5 |             20 |
|  clockgen/inst/clk_out1   | db0/genblk1[15].count[0]_i_1_n_0                                                                                                                                                                             | db0/genblk1[15].new_i_1_n_0                                                                                                                                                                           |                5 |             20 |
|  clockgen/inst/clk_out1   | n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                             |                                                                                                                                                                                                       |                4 |             20 |
|  clockgen/inst/clk_out1   | db0/genblk1[17].count[0]_i_1_n_0                                                                                                                                                                             | db0/genblk1[17].new_i_1_n_0                                                                                                                                                                           |                5 |             20 |
|  clockgen/inst/clk_out1   | db0/genblk1[14].count[0]_i_1_n_0                                                                                                                                                                             | db0/genblk1[14].new_i_1_n_0                                                                                                                                                                           |                5 |             20 |
|  clockgen/inst/clk_out1   | db0/genblk1[16].count[0]_i_1_n_0                                                                                                                                                                             | db0/genblk1[16].new_i_1_n_0                                                                                                                                                                           |                5 |             20 |
|  clockgen/inst/clk_out1   | db0/genblk1[6].count[0]_i_1_n_0                                                                                                                                                                              | db0/genblk1[6].new_i_1_n_0                                                                                                                                                                            |                5 |             20 |
|  clockgen/inst/clk_out1   | db0/genblk1[13].count[0]_i_1_n_0                                                                                                                                                                             | db0/genblk1[13].new_i_1_n_0                                                                                                                                                                           |                5 |             20 |
|  clockgen/inst/clk_out1   | db0/genblk1[18].count[0]_i_1_n_0                                                                                                                                                                             | db0/genblk1[18].new_i_1_n_0                                                                                                                                                                           |                5 |             20 |
|  clockgen/inst/clk_out1   | db0/genblk1[5].count[0]_i_1_n_0                                                                                                                                                                              | db0/genblk1[5].new_i_1_n_0                                                                                                                                                                            |                5 |             20 |
|  clockgen/inst/clk_out1   | n/c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                             |                                                                                                                                                                                                       |                4 |             20 |
|  clockgen/inst/clk_out1   | db0/genblk1[10].count[0]_i_1_n_0                                                                                                                                                                             | db0/genblk1[10].new_i_1_n_0                                                                                                                                                                           |                5 |             20 |
|  clockgen/inst/clk_out1   | db0/genblk1[11].count[0]_i_1_n_0                                                                                                                                                                             | db0/genblk1[11].new_i_1_n_0                                                                                                                                                                           |                5 |             20 |
|  clockgen/inst/clk_out1   | db0/genblk1[12].count[0]_i_1_n_0                                                                                                                                                                             | db0/genblk1[12].new_i_1_n_0                                                                                                                                                                           |                5 |             20 |
|  clockgen/inst/clk_out1   | db0/genblk1[4].count[0]_i_1_n_0                                                                                                                                                                              | db0/genblk1[4].new_i_1_n_0                                                                                                                                                                            |                5 |             20 |
|  clockgen/inst/clk_out1   | db0/genblk1[9].count[0]_i_1_n_0                                                                                                                                                                              | db0/genblk1[9].new_i_1_n_0                                                                                                                                                                            |                5 |             20 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                    | probey/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]_0                                                                                                                      |                4 |             20 |
|  clockgen/inst/clk_out1   | db0/genblk1[8].count[0]_i_1_n_0                                                                                                                                                                              | db0/genblk1[8].new_i_1_n_0                                                                                                                                                                            |                5 |             20 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                                       |                3 |             24 |
|  clockgen/inst/clk_out3   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                 |                                                                                                                                                                                                       |                3 |             24 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                5 |             25 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                5 |             25 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                6 |             25 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                6 |             25 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                7 |             25 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                6 |             25 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                6 |             25 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                8 |             25 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                5 |             25 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                7 |             25 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                6 |             25 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                6 |             25 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                6 |             25 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                5 |             25 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |               12 |             27 |
|  dbg_hub/inst/idrck       | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                4 |             28 |
|  clockgen/inst/clk_out3   | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                7 |             28 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                       |                5 |             31 |
|  clockgen/inst/clk_out1   | n/d/accum                                                                                                                                                                                                    | n/d/accum[59]_i_1_n_0                                                                                                                                                                                 |               10 |             32 |
|  clockgen/inst/clk_out1   | n/d/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                       |                8 |             32 |
|  clockgen/inst/clk_out1   | n/d/dot_master_state_out[2]                                                                                                                                                                                  |                                                                                                                                                                                                       |               12 |             32 |
|  clockgen/inst/clk_out1   | n/peak_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                       |                8 |             32 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                       |               10 |             32 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_4_out5_out                                                                                                 |                                                                                                                                                                                                       |                6 |             33 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                                    |                                                                                                                                                                                                       |                5 |             33 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/p_8_out                                                                                                      |                                                                                                                                                                                                       |                6 |             33 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                    |                                                                                                                                                                                                       |                8 |             33 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                         |                                                                                                                                                                                                       |               11 |             34 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                         |                                                                                                                                                                                                       |               10 |             34 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                         |                                                                                                                                                                                                       |                9 |             34 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                         |                                                                                                                                                                                                       |               10 |             34 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                7 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               10 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                8 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |               10 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                        |                                                                                                                                                                                                       |                6 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                9 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                7 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                7 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                7 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                8 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                7 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               11 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                7 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |               10 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                9 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |               11 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                8 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                7 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                9 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               11 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                7 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                8 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                7 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |               11 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                               |                                                                                                                                                                                                       |                7 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                9 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                8 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                9 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               10 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               10 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                9 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                7 |             41 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                8 |             41 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                                 |                                                                                                                                                                                                       |                6 |             45 |
|  clockgen/inst/clk_out2   |                                                                                                                                                                                                              |                                                                                                                                                                                                       |               26 |             55 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[15]_0                                                                                                                      |               49 |             58 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                         |                                                                                                                                                                                                       |               16 |             64 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                           |                                                                                                                                                                                                       |               16 |             64 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                       |               33 |             66 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                       |               26 |             66 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               13 |             81 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               13 |             81 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                        |                                                                                                                                                                                                       |               27 |             99 |
|  clockgen/inst/clk_out1   | chroma_calc1/chroma[191]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                       |               38 |            192 |
|  clockgen/inst/clk_out1   | n/fifo_in_novelty[191]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                       |               46 |            192 |
|  clockgen/inst/clk_out1   | n/fifo_last[191]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                       |               37 |            192 |
|  clockgen/inst/clk_out1   | n/d/dot_master_state_out[1]                                                                                                                                                                                  |                                                                                                                                                                                                       |               42 |            192 |
|  clockgen/inst/clk_out1   | n/d/d/out__9_0                                                                                                                                                                                               |                                                                                                                                                                                                       |               74 |            192 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               28 |            209 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               31 |            209 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               29 |            209 |
|  clockgen/inst/clk_out3   | probey/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               29 |            209 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              | probey/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                                |              101 |            449 |
|  clockgen/inst/clk_out1   |                                                                                                                                                                                                              |                                                                                                                                                                                                       |              254 |            893 |
|  clockgen/inst/clk_out3   |                                                                                                                                                                                                              |                                                                                                                                                                                                       |              808 |           3467 |
|  clockgen/inst/clk_out1   | fft_mag_i/xfft_0/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                               |                                                                                                                                                                                                       |             1280 |           6449 |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


