make[2]: Entering directory `/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original'

################################################################################
##                                  PRINT ENV                                 ##
################################################################################
FPGA_LOCAL_DISK_COMP_DIR=
FPGA_LOCAL_DISK_COMP=NO
VCS_HOME=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64
VIVADO_ENABLE_MULTI_MACHINE_MPF=0
VIVADO_ENABLE_MULTITHREADING=6
VIVADO_ENABLE_SINGLE_MACHINE_MPF=0
XILINX_LOCAL_USER_DATA=no
ZEBU_ACTIVATE_EMU_QUEUE=TRUE
ZEBU_COMPILATION_OBJECTIVE=PERFORMANCE
ZEBU_DEBUG_DYN_GRAPH_LOADING=1
ZEBU_DEBUG_USE_AUTO_ZXF=1
ZEBU_DEBUG_USE_DFS=1
ZEBU_DEBUG_USE_SIMZILLA=1
ZEBU_DRIVER_PATH=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/drivers
ZEBU_ENABLE_DDR_DMA=true
ZEBU_ENABLE_NEW_ZTDB_RB=1
ZEBU_FPGA_MODULE_DIR=/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0
ZEBU_FPGA_ORIGINAL_DIR=/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original
ZEBU_FPGA_SRC_DIR=/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.src
ZEBU_IP_ROOT=/global/apps/zebu_vs_2023.03-SP1/
ZEBU_ROOT=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
ZEBU_SA_ROOT=/remote/vginterfaces1/zebu_sa/ZebuSaRoot_Q-2020.03
ZEBU_SDF_ANALYSIS=1
ZEBU_SERIALIZED_ZFPGATIMING_BACK_ANNOTATION=1
ZEBU_SIMZILLA_VIRTUAL_SLICING=1
ZEBU_SYSTEM_DIR=/remote/vginterfaces1/zebu_system_dir/CONFIG.TD/ZSE/zs5_4s.zs_0170
ZEBU_XIL=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/ise/ISE_DS
ZEBU_XIL_VIVADO_FRACTAL=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_fractal/
ZEBU_XIL_VIVADO_P2=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p2/
ZEBU_XIL_VIVADO_P4=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/
ZEBU_XIL_VIVADO=/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado/


####################################################################
###################### VERIFICATION MACHINE  #######################
####################################################################
Host name is odcphy-vg-1079.internal.synopsys.com
Fpga compilation directory : /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original

Make process id 909457
------[ CPU info (40 cores) ]-----------------------------
processor	: 0
vendor_id	: GenuineIntel
cpu family	: 6
model		: 79
model name	: Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz
stepping	: 1
microcode	: 0xb000036
cpu MHz		: 1198.647
cache size	: 25600 KB
physical id	: 0
siblings	: 20
core id		: 0
cpu cores	: 10
apicid		: 0
initial apicid	: 0
fpu		: yes
fpu_exception	: yes
cpuid level	: 20
wp		: yes
flags		: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush dts acpi mmx fxsr sse sse2 ss ht tm pbe syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon pebs bts rep_good nopl xtopology nonstop_tsc cpuid aperfmperf pni pclmulqdq dtes64 monitor ds_cpl vmx smx est tm2 ssse3 sdbg fma cx16 xtpr pdcm pcid dca sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand lahf_lm abm 3dnowprefetch cpuid_fault epb cat_l3 cdp_l3 invpcid_single pti intel_ppin ssbd ibrs ibpb stibp tpr_shadow vnmi flexpriority ept vpid ept_ad fsgsbase tsc_adjust bmi1 hle avx2 smep bmi2 erms invpcid rtm cqm rdt_a rdseed adx smap intel_pt xsaveopt cqm_llc cqm_occup_llc cqm_mbm_total cqm_mbm_local dtherm ida arat pln pts md_clear flush_l1d
bugs		: cpu_meltdown spectre_v1 spectre_v2 spec_store_bypass l1tf mds swapgs taa itlb_multihit mmio_stale_data
bogomips	: 4794.31
clflush size	: 64
cache_alignment	: 64
------[ top (51 lines) ]---------------------------------
top - 19:03:22 up 309 days,  6:42,  5 users,  load average: 7.02, 15.54, 22.89
Tasks: 625 total,   8 running, 617 sleeping,   0 stopped,   0 zombie
%Cpu(s):  0.2 us,  7.6 sy,  9.3 ni, 77.6 id,  3.7 wa,  0.4 hi,  1.2 si,  0.0 st
MiB Mem : 257550.1 total, 238034.6 free,  14447.2 used,   5068.2 buff/cache
MiB Swap: 262144.0 total, 257805.3 free,   4338.6 used. 241147.3 avail Mem 

    PID USER      PR  NI    VIRT    RES    SHR S  %CPU  %MEM     TIME+ COMMAND
 895914 mikelee   39  19   12.6g  10.2g   6812 R  95.0   4.1  10:21.68 testSim+
 909460 sharmak   39  19  815328  56984  24532 R  75.0   0.0   0:00.50 python
 908865 agawane   39  19  541320 165020 113040 R  55.0   0.1   0:00.67 zCoreBu+
 908570 chakka    39  19  477256 125628  86344 D  15.0   0.0   0:00.28 zTime
 909703 rashour   39  19  275740   5888   4524 R  15.0   0.0   0:00.08 top
 818922 root      20   0       0      0      0 I  10.0   0.0   0:03.52 kworker+
 837996 root      20   0       0      0      0 I  10.0   0.0   0:01.31 kworker+
 909219 rashour   39  19  526220 134796  47680 D  10.0   0.1   0:00.36 zTime
 909464 sharmak   39  19  230044   3100   2836 D  10.0   0.0   0:00.09 find
 909546 dell      39  19  266812  12628   9220 D  10.0   0.0   0:00.11 ztclsh
 909657 agar      39  19  107268  29284  16320 D  10.0   0.0   0:00.04 zfast
 909706 rashour   39  19  275772   5552   4432 R  10.0   0.0   0:00.07 top
   1758 nscd      20   0 2520928   2260    932 S   5.0   0.0 220:22.32 nscd
 581870 root      20   0       0      0      0 R   5.0   0.0   0:10.76 kworker+
 583077 root      20   0       0      0      0 I   5.0   0.0   0:13.34 kworker+
 584209 root      20   0       0      0      0 I   5.0   0.0   0:12.41 kworker+
 589248 gfenelon  39  19  107792  75096   4884 S   5.0   0.0   0:11.81 res
 908083 rashour   39  19  108028  75072   5032 S   5.0   0.0   0:00.35 res
 909544 dell      39  19  266812  12512   9104 D   5.0   0.0   0:00.11 ztclsh
 909545 dell      39  19  266812  12660   9252 D   5.0   0.0   0:00.10 ztclsh
1437545 root      20   0  114900   2288   1616 S   5.0   0.0  95:31.06 systemd+
      1 root      20   0  240604   7940   3596 S   0.0   0.0 723:27.00 systemd
      2 root      20   0       0      0      0 S   0.0   0.0   2:05.51 kthreadd
      3 root       0 -20       0      0      0 I   0.0   0.0   0:00.00 rcu_gp
      4 root       0 -20       0      0      0 I   0.0   0.0   0:00.20 rcu_par+
      6 root       0 -20       0      0      0 I   0.0   0.0   0:00.00 kworker+
     10 root       0 -20       0      0      0 I   0.0   0.0   0:00.25 mm_perc+
     11 root      20   0       0      0      0 S   0.0   0.0   0:00.00 rcu_tas+
     12 root      20   0       0      0      0 S   0.0   0.0   0:00.00 rcu_tas+
     13 root      20   0       0      0      0 S   0.0   0.0  46:19.37 ksoftir+
     14 root      20   0       0      0      0 I   0.0   0.0 481:01.63 rcu_sch+
     15 root      rt   0       0      0      0 S   0.0   0.0   2:54.53 migrati+
     16 root      rt   0       0      0      0 S   0.0   0.0   0:02.60 watchdo+
     17 root      20   0       0      0      0 S   0.0   0.0   0:00.00 cpuhp/0
     18 root      20   0       0      0      0 S   0.0   0.0   0:00.00 cpuhp/1
     19 root      rt   0       0      0      0 S   0.0   0.0   0:25.51 watchdo+
     20 root      rt   0       0      0      0 S   0.0   0.0   2:25.14 migrati+
     21 root      20   0       0      0      0 S   0.0   0.0  24:37.57 ksoftir+
     23 root       0 -20       0      0      0 I   0.0   0.0   0:00.00 kworker+
     24 root      20   0       0      0      0 S   0.0   0.0   0:00.00 cpuhp/2
     25 root      rt   0       0      0      0 S   0.0   0.0   0:28.53 watchdo+
     26 root      rt   0       0      0      0 S   0.0   0.0   2:16.83 migrati+
     27 root      20   0       0      0      0 R   0.0   0.0  21:53.44 ksoftir+
     29 root       0 -20       0      0      0 I   0.0   0.0   0:00.00 kworker+
----------------------------------------------------------------



touch zNetgen_property.db




[SW-FPGA] - INFO : run in Original target, cleaning fpga_info.log log file

################################################################################
##                                 STEP ZNETGEN                               ##
################################################################################
znetgen start time: 1747238607

                                    ZeBu (R)
                                  zNetgen_bin

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/zNetgen_bin design.tcl 

# start time is Wed May 14 19:03:29 2025




# Build Date : May  7 2024 - 21:35:29
# ---------------------------System Context--------------------------- 
# Cpu        40 x bogomips - 4817.84 Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz
#            Load: 7.90 15.45 22.78 6/895 910314
#            Hostname: odcphy-vg-1079   OS: Linux 4.18.0-425.3.1.el8.x86_64
# Memory     Total: 257550 MB Free: 237635 MB
#            Swap space: 262143 MB Free Swap space: 257805 MB
#            VmSize: 327 MB VmPeak: 327 MB
# Disk Space Total: 5000 GB Available: 553 GB Used: 4447 GB
#            Free inodes: 11740811
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            unlimited            unlimited            bytes     
# -------------------------------------------------------------------- 


#   step INIT : Advanced commands have been loaded
#   step OPTIONSDB : Started reading options db from_backend/options.db
#   step OPTIONSDB : Default value() overwritten with post_routing_basic for zopt
#   step OPTIONSDB : Completed reading options db from_backend/options.db
### warning in OPTIONSDB [OPTDB01] : Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.
#   step OPTIONSDB : Default value(false) overwritten with true for ztdb_rb_api
##############################################
# 1 INIT
##############################################
Initilization done. znetgen_mode:zpar, tool_ise_vivado:vivado, fractal_flow:0, is_hydra:1, is_Anaconda:0, is_OPP:0
##############################################
# 2 READ EDIFS AND MERGE
##############################################
#   step ZNF PARSER : reading netlist from ZNF file 'wrapper.edf.gz'
#   step ZNF PARSER : reading netlist from ZNF file 'fpga.edf.gz'
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/libXilinx.edif.gz'
#   step merge : merging file 'wrapper.edf.gz'
#   step merge : merging file 'fpga.edf.gz'
#   step set_top : setting module 'design' as top of netlist 'zmerge'
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 796 modules created
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into fpga_data.info with mode:zNetgen_read_edifs.
##############################################
# 3 INSTRUMENTATION
##############################################
#   step FETCH_MODE : Performing fetch mode clock instrumentation for Critical Path Optimization
##############################################
# 4 ZPRD AND ZICE
##############################################
##############################################
# 5 PRE DAP PROCESSING
##############################################
#   step DONT TOUCH : Protect all instances with 'ZEBU_VIVADO_STOP_TIMING' attribute.
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step DONT TOUCH : 0 instance has been protected.
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
   ##############################################
   # 5.1 NATIVE SOCKETS
   ##############################################
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step NATIVESOCKETS : //--------------------------------------------------------------------------------------------------------------------------//
#   step NATIVESOCKETS : // Not Found module 'RX_BITSLICE', 'TX_BITSLICE' or 'RXTX_BITSLICE' in top module 'design'
#   step NATIVESOCKETS : //--------------------------------------------------------------------------------------------------------------------------//
   ##############################################
   # 5.2 PROCESS_COMBI_PATH
   ##############################################
#   step BREAK_COMBI_LOOP : 0 latch insertions
Warning: SOFT CONSTRAINTs and PDM/DAP flows enabled together. Disabling SOFT CONSTRAINTs
#   step ZTIME_FPGA* : Starting generation of Vivado constraints...
#   step VivadoSoftTimingConstraintBuilder : Final number of constraints 170
#   step VivadoSoftTimingConstraintBuilder : Exporting vivado soft constraints to file(s)...
#   step ZTIME_FPGA* : Generation of Vivado constraints completed successfully.
   ##############################################
   # 5.3 ZVIEW
   ##############################################
#   step zview : 6256 zview found
#   step zview : 6256 zview processed (1274 fd added, 4801 fd instr, 180 zview duplicated, 1 zview gnd)
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step $DUMPVARS : Starting $dumpvar/dpi/ccall preprocessing.
#   step $DUMPVARS : Configuring for Virtex V8, waveform capture gen2.
   ##############################################
   # 5.4 XDL RENAME
   ##############################################
#   step XDL RENAME : Log file named xdlRename.log
   ##############################################
   # 5.5 ZPAR INSTRUMENTATION
   ##############################################
#   step TRANSACTIONAL FW : Instanciating 27 zceiMessageIn and 28 zceiMessageOut ports.
#   step TRANSACTIONAL FW : Total of 28 zcei output message ports
#   step TRANSACTIONAL FW : Total of 27 zcei input message ports.
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 2960 modules created
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step TRIGGER : Adding triggers to Xref file
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.input_bin'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[0]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[1]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[2]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[3]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[4]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[5]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[6]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[7]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[8]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[9]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[10]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[11]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[12]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[13]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[14]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[15]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[16]'.
### warning in TRIGGER [PRO1284W] : No coordinates attribute found for trigger input 'design.U0_M0_F0.U0_M0_F0_core.trigger_pc.zpl_in_trigger_d[17]'.
### warning in TRIGGER [PRO1284W] : Reached max count for message, next warning of this id won't be displayed.
   ##############################################
   # 5.6 FW MACROS
   ##############################################
#   step instanciate_uram_rdb : fw_lib:zs5_hw_rbip.edf.gz, prefix:x
   ##############################################
   # 5.7 VDE CLOCKLOOP
   ##############################################
   ##############################################
   # 5.8 ZXLSYS
   ##############################################
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step instr_ztig_reg : 0 instances of the writeback blackbox registers replaced.
#   step instr_zxlsys : zxlsys manipulation 
   ##############################################
   # 5.9 ZPLUG
   ##############################################
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 || $DUMPVARS
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   ##############################################
   # 5.10 SYNCHRO
   ##############################################
#   step synchro : design synchronization statistics
#   step CLOCK NETWORK : writing report for design 'design'
#   info :    #-------- Summary 

#   info :      - 96776 synchronous items
#   info :      - 0 primary clock 
#   info :      - 32 derived clocks 
#   info :      - 0 multi-driven clock 
#   info :      - 11 stuck clocks 
#   info :      - 0 undriven clock
#   info :      - Total : 43 clocks

#   info :      - 1 zxlsys instance


#   info :    #-------- DERIVED clocks

#   info :      54648 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_bus.x_bufgctrl_ce_sib_clk.O (BUFG)
#   info :      26177 items : design.U0_M0_F0.F00_ClockGen.wrapper.ts_clockgen_pclkgen.pclk_free (BUFG)
#   info :       4007 items : design.zkprctrl.wrapper.socket_gt_sys_225.u_xst_wrapper_0.socket_gt_sys_simplex_pcs_0.socket_gt_sys_simplex_pcs_tx_0.socket_gt_sys_simplex_gt_userclk_tx.gt_userclk_usrclk2 (BUFG)
#   info :       3795 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_bus.x_bufgctrl_ce_srb_clk.O (BUFG)
#   info :       2338 items : design.U0_M0_F0.F00_ClockGen.wrapper.ts_clockgen_pclkgen.pclk (BUFG)
#   info :       1779 items : design.zkprctrl.wrapper.socket_gt_sys_225.u_xst_wrapper_0.socket_gt_sys_simplex_pcs_0.socket_gt_sys_simplex_pcs_rx_0.socket_gt_sys_simplex_gt_userclk_rx.gt_userclk_usrclk2 (BUFG)
#   info :       1277 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_idly.x_bufgctrl_ce_sys_idel_clk_dv4.O (BUFG)
#   info :        909 items : design.U0_M0_F0.F00_ClockGen.wrapper.ts_clockgen_pclkgen.pclk_mix (BUFG)
#   info :        390 items : design.U0_M0_F0.new_fm_clk_info_O_1498915441388005284
#   info :        349 items : design.zkprctrl.wrapper.gt_refclk_226_fabric_bufg_dv4 (BUFG)
#   info :        271 items : design.U0_M0_F0.F00_ClockGen.wrapper.ts_clockgen_pclkgen.pclk_dut (BUFG)
#   info :        262 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sys_mclk (BUFG)
#   info :        216 items : design.U0_M0_F0.U0_M0_F0_core.prdbox_wrapper.prdBox_U0_M0_F0_0.prd_box_replay.replay_gate_enable
#   info :        170 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_idly.x_bufgctrl_ce_sys_idel_clk.O (BUFG)
#   info :         60 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_xclk.x_bufgctrl_ce_sys_xclk_dv4_ref.O (BUFG)
#   info :         35 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_registers.reg_sock_ena
#   info :         16 items : design.zkprctrl.wrapper.socket_gt_sys_225.u_xst_wrapper_0.socket_gt_sys_simplex_pcs_0.socket_gt_sys_simplex_gt_wrapper_0.xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0.inst.gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0.gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst.channel_inst.GTYE4_CHANNEL_TXOUTCLKPCS[0]
#   info :         16 items : design.zkprctrl.wrapper.socket_gt_sys_225.u_xst_wrapper_0.socket_gt_sys_simplex_pcs_0.socket_gt_sys_simplex_gt_wrapper_0.xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0.inst.gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0.gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst.channel_inst.GTYE4_CHANNEL_TXOUTCLKPCS[1]
#   info :         16 items : design.zkprctrl.wrapper.socket_gt_sys_225.u_xst_wrapper_0.socket_gt_sys_simplex_pcs_0.socket_gt_sys_simplex_gt_wrapper_0.xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0.inst.gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0.gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst.channel_inst.GTYE4_CHANNEL_TXOUTCLKPCS[2]
#   info :         16 items : design.zkprctrl.wrapper.socket_gt_sys_225.u_xst_wrapper_0.socket_gt_sys_simplex_pcs_0.socket_gt_sys_simplex_gt_wrapper_0.xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0.inst.gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0.gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst.channel_inst.GTYE4_CHANNEL_TXOUTCLKPCS[3]
#   info :          7 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.x_bufgctrl_ce_idel_clk_in.O (BUFG)
#   info :          3 items : design.zkprctrl.wrapper.socket_gt_sys_225.u_xst_wrapper_0.socket_gt_sys_simplex_pcs_0.socket_gt_sys_simplex_pcs_tx_0.socket_gt_sys_simplex_gt_userclk_tx.gt_userclk_usrclk (BUFG)
#   info :          1 items : design.U0_M0_F0.new_fm_clk_info_O_15979260349737507275
#   info :          1 items : design.U0_M0_F0.new_fm_clk_info_O_2120535254468513002
#   info :          1 items : design.U0_M0_F0.new_fm_clk_info_O_2767969913828248715
#   info :          1 items : design.U0_M0_F0.new_fm_clk_info_O_494483603552841649
#   info :          0 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_bus.mmcm_sib_clk
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_bus.x_bufgctrl_ce_sib_clk.bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_bus.mmcm_srb_clk
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_bus.x_bufgctrl_ce_srb_clk.bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_idly.mmcm_idel_clk
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_idly.x_bufgctrl_ce_sys_idel_clk.bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_idly.mmcm_idel_clk_dv2
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_idly.x_bufgctrl_ce_sys_idel_clk_dv2.bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_idly.mmcm_idel_clk_dv4
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_idly.x_bufgctrl_ce_sys_idel_clk_dv4.bufgctrl_0
#   info :          0 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_idly.mmcm_idel_clk_dv8
#   info : #    warning: potential clock skew with buffer 'bufgctrl' design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_idly.x_bufgctrl_ce_sys_idel_clk_dv8.bufgctrl_0
#   info : 

#   info :    #-------- STUCK clocks

#   info :          2 items : design.zebu_fake_zview.gnd (STUCK)
#   info :          2 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_bus.GND_2 (STUCK)
#   info :          2 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_idly.GND_2 (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_100_zMem_multiport_TO_clk_100_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_200_zMem_multiport_TO_clk_200_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_25_zMem_multiport_TO_clk_25_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_clk_50_zMem_multiport_TO_clk_50_.gnd (STUCK)
#   info :          1 items : design.zMem_multiport_FROM_zMem_multiport_TO_.gnd (STUCK)
#   info :          1 items : design.zebu_fake_ztig.gnd (STUCK)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_bus.VCC_1 (STUCK)
#   info :          1 items : design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.sysclk_dut_zs5_idly.VCC_1 (STUCK)
#   info : 


#   info : # clock buffer list:
#   info : #      bufgce   design.zkprctrl.wrapper.sysclk_dut_zs5_clkbus.u_xst_wrapper_0.bufgce_sys_mclk     net: design.zpl_wr_zkprctrlsys_mclk
#   info : #      bufgce   design.U0_M0_F0.F00_ClockGen.wrapper.ts_clockgen_dlyclkgen[0].bufg_dclk_delay     net: design.U0_M0_F0.F00_ClockGen.dclk_delay[0]
#   info : #      bufgce   design.U0_M0_F0.F00_ClockGen.wrapper.ts_clockgen_dlyclkgen[1].bufg_dclk_delay     net: design.U0_M0_F0.F00_ClockGen.dclk_delay[1]
#   info : #      bufgce   design.U0_M0_F0.F00_ClockGen.wrapper.ts_clockgen_dlyclkgen[2].bufg_dclk_delay     net: design.U0_M0_F0.F00_ClockGen.dclk_delay[2]
#   info : #      bufgce   design.U0_M0_F0.F00_ClockGen.wrapper.ts_clockgen_pclkgen.bufg_pclk     net: design.zpad_sys_pclk
#   info : #      bufgce   design.U0_M0_F0.F00_ClockGen.wrapper.ts_clockgen_pclkgen.bufg_pclk_dut     net: design.zpad_pclk
#   info : #      bufgce   design.U0_M0_F0.F00_ClockGen.wrapper.ts_clockgen_pclkgen.bufg_pclk_free     net: design.U0_M0_F0.zcgen_w_zcg_freeDriverClock
#   info : #      bufgce   design.U0_M0_F0.F00_ClockGen.wrapper.ts_clockgen_pclkgen.bufg_pclk_mix     net: design.U0_M0_F0.zpl_wr_U0_M0_F0#F00_ClockGenpclk_mix

#   info : # 8 clock buffer(s) found

   ##############################################
   # 5.11 MANIPULATION OF MUXCY/XORCY
   ##############################################
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 1 modules created
#   step instr_muxcy_xorcy : 0 muxcy chains broken because of size greater then 73
#   step query_undriven_nets : Found 10 undriven nets in the netlist.
#   step query_undriven_nets : Found 188 undriven pins in the netlist.
#   step query_undriven_nets : See './fpga_reports/zNetgen/undriven_nets_and_pins.rpt.gz' report for additional information regarding undriven elements in the netlist.
   ##############################################
   # 5.12 VD
   ##############################################
#   step NtgTclCheckIdelayctrl : Have added DONT_TOUCH property on 0 idelayctrl instance(s).
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into fpga_data.info with mode:zNetgen_before_DAP.
##############################################
# 6 ZOPT AND DAP
##############################################
# ZNETGEN REPORT INFO: ZOPT mode=basic
#   step ZOPT : set_app_var zopt post_routing_basic
# ZOPT hybrid mode is enabled
#   step Run logic re-optimization : Starting
#   step ZOPT : optimzing U0_M0_F0_core
#   step VivadoConstraintMuxDuplication : Begining duplication of transformed latches
#   step Run flattenTargets : Starting
#   step UNIQUIFY : Netlist with Top 'U0_M0_F0_core'
#   step UNIQUIFY : 0 modules created
#   step Run flattenTargets : Done in       elapsed:4 s      user:5 s   system:0.20 s     %cpu:120.76      load:11.09       fm:215789 m    vm:11909 m     vm:+283 m    um:11068 m     um:+287 m
#   step UNIQUIFY : Netlist with Top 'U0_M0_F0_core'
#   step UNIQUIFY : 0 modules created
#   step ISOLATE CLOCK_LEV : Starting
#   step ISOLATE CLOCK_LEV : Done in    elapsed:0.13 s   user:0.13 s      system:0 s     %cpu:100.58      load:11.09       fm:215559 m    vm:11909 m       vm:+0 m    um:11068 m       um:+0 m
#   step SPLIT MOD : Starting
#   step SPLIT MOD : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00      load:11.09       fm:215558 m    vm:11909 m       vm:+0 m    um:11068 m       um:+0 m
#   step REMOVE TRIVIAL : Starting
#   step REMOVE TRIVIAL : Modules to optimize after phase 1: 3823 -> 1815
#   step REMOVE TRIVIAL : Modules to optimize after phase 2: 1815 -> 322
#   step REMOVE TRIVIAL : Done in     elapsed:0.8 s    user:0.8 s    system:0.1 s     %cpu:118.81      load:11.09       fm:215518 m    vm:11909 m       vm:+0 m    um:11068 m       um:+0 m
#   step Break Loops : Starting
#   step Break Loops : Done in     elapsed:0.9 s   user:0.67 s    system:0.1 s     %cpu:774.93      load:11.09       fm:215487 m    vm:11909 m       vm:+0 m    um:11068 m       um:+0 m
#   step MT re-optimization : Starting
#   step ABC_REOPT : multithread ABCOpt use 16 of threads (toOptimize size 322)
#   step MT re-optimization : Done in       elapsed:8 s     user:70 s      system:6 s     %cpu:912.71      load:21.69       fm:210036 m    vm:11909 m       vm:+0 m    um:11073 m       um:+5 m
#   step REVERT ISOLATION : Starting
#   step REVERT ISOLATION : Done in     elapsed:0.7 s    user:0.5 s      system:0 s      %cpu:71.43      load:21.69       fm:210013 m    vm:11909 m       vm:+0 m    um:11073 m       um:+0 m
#   step Run logic re-optimization : Done in      elapsed:14 s     user:77 s      system:7 s     %cpu:597.72      load:21.69       fm:210013 m    vm:11909 m     vm:+283 m    um:11073 m     um:+294 m
   ##############################################
   # 6.1 DAP
   ##############################################
#   step Property DB : writing property DB into file 'zNetgen_property.db'
#   step DIE_BUILD : Unmuxable Types: ZMem Carry Bufg FwNet NoSLR ZebuFilter ClockDriver UnknownBBox LatchGEPin MUXF7BBox XTOR
#   step DIE_BUILD : Die Build Setting
#   step DIE_BUILD : 
# +---------------+--------------------+
# |       Setting |              Value |
# +---------------+--------------------+
# |        Unit Id|                   0|
# |      Module Id|                   0|
# |      Fpga Name|                 F00|
# |    virtex Type|                  V8|
# |      Fpga Part|xcvu19p-fsva3824-1-e|
# |           Flow|              Direct|
# |defpartXTORMode|                   1|
# |    ProductType|                 zs5|
# |     DAP Engine|                 rdp|
# |Muxability Mode|              Normal|
# |      timingOpt|                   0|
# |        softDAP|                   0|
# +---------------+--------------------+
#   step dieBuildDB : Starting
#   step decisionMaking : Starting
#   step INIT : Starting
#   step dieBuildDB : Logical FPGA: U0_M0_F0 ; Physical FPGA: U0/M0/F00
#   step FWC : Configuring for Virtex 8, fast waveform capture gen2
#   step QIWC : Configuring for Virtex 8
#   step dieBuildDB : Target Product: zs5
#   step INIT : Done in    elapsed:0.18 s   user:0.12 s    system:0.5 s      %cpu:94.18      load:21.69       fm:209914 m    vm:11909 m       vm:+0 m    um:11073 m       um:+0 m
#   step dieBuildDB : Reading toe file: /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/partitioningModel/zs5_xcvup_12c_19_v2_toe.xml
#   step DIE_BUILD : Generate zdo Option
#   step ZDO DM Build : Starting
#   step ZDO_CONSTRAINT_MGR PARSE : Starting
#   step ZDO_DEVICE : Fpgalet Report:
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : |             part_SLR3             |
#   step ZDO_DEVICE : |  BBox:[   0, 915] - ( 705,1220)   |
#   step ZDO_DEVICE : |        shell flpins:     0        |
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : +- N    0/   0 -- S    0/   0 -- V     0 -+
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : |             part_SLR2             |
#   step ZDO_DEVICE : |  BBox:[   0, 610] - ( 705, 915)   |
#   step ZDO_DEVICE : |        shell flpins:     0        |
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : +- N    0/   0 -- S    0/   0 -- V     0 -+
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : |             part_SLR1             |
#   step ZDO_DEVICE : |  BBox:[   0, 305] - ( 705, 610)   |
#   step ZDO_DEVICE : |        shell flpins:     0        |
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : +- N    0/   0 -- S    0/   0 -- V     0 -+
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : |             part_SLR0             |
#   step ZDO_DEVICE : |  BBox:[   0,   0] - ( 705, 305)   |
#   step ZDO_DEVICE : |        shell flpins:     0        |
#   step ZDO_DEVICE : |                                   |
#   step ZDO_DEVICE : (Direction[N|S|E|W] #NormalFlPins / #BypassFlPins)
#   step ZDO_CONSTRAINT_MGR : Product type = zs5, virtex type = V8
#   step ZDO_CONSTRAINT_MGR : Setup resource types with productType zs5
#   step ZDO_TCLMGR : Parsing tcl file tools/zDieOpt/script.tcl
#   step ZDO_CONSTRAINT_MGR : Collect [BASE/Total] = [714/735] defparts and transform into 68426 primitives
#   step ZDO_CONSTRAINT_MGR : Collect 0 user defgroups with 0 primitives
#   step ZDO_CONSTRAINT_MGR : Collect [target/balance/fillrate] = [0/0/0] defpart_resource constraints.
#   step ZDO_CONSTRAINT_MGR : Collect 0 shell offset commands.
#   step ZDO_CONSTRAINT_MGR : Collect 0 resource weight commands.
#   step ZDO_CONSTRAINT_MGR : Collect 0 pin weight commands.
#   step ZDO_CONSTRAINT_MGR : Collect 0 user-defined indivisible modules.
#   step ZDO_CONSTRAINT_MGR : Parse dap mode : default
#   step ZDO_CONSTRAINT_MGR : Collect 0 primitive modules with user-defined resource.
#   step ZDO_CONSTRAINT_MGR : Parse socket budget: [from/to/fromTo] = [35/5/130]
#   step ZDO_CONSTRAINT_MGR : Collect 170 delay requests: [from/to/fromTo] = [35/5/130]
#   step ZDO_CONSTRAINT_MGR : Collect 0 indivisible memory defGroups.
#   step ZDO_CONSTRAINT_MGR : Collect 0 QiwcFwc defGroups.
#   step ZDO_CONSTRAINT_MGR : Collect 33 indivisible defGroups.
#   step ZDO_CONSTRAINT_MGR : Collect 8031 filters with [zClockcone/clockLev] = [2/8029]
#   step ZDO_CONSTRAINT_MGR : Collect 0 dlcone with [zcb_dlcone] = [0]
#   step ZDO_CONSTRAINT_MGR : Collect 2628 shape defGroups with [muxf/carry4/rom128x1LDCE/muxcy/xorcy] = [2628/0/0/0/0]
#   step ZDO_CONSTRAINT_MGR : Collect 0 TS clock bus defGroups.
#   step ZDO_CONSTRAINT_MGR : Collect driver clock period = 184209 ps
#   step ZDO_CONSTRAINT_MGR : Set SLR cut threshold = 19584
#   step ZDO_CONSTRAINT_MGR PARSE : Done in       elapsed:9 s      user:8 s   system:0.30 s      %cpu:96.85      load:28.45       fm:203423 m    vm:12028 m     vm:+119 m    um:11196 m     um:+121 m
#   step znlToZdoAdaptor convert : Starting
#   step ZNLZDOAdaptor : Build 714 raw vertices and 24008 ports for shell
#   step ZNLZDOAdaptor : Totally build 75658 raw vertices, 423302 raw ports(40 socket ports)
#   step ZNLZDOAdaptor : Build 203707 raw edges (8083 edges connecting to shell) and skip 10028 constant edges, 1462 edges without driver, 0 edges with multiple drivers, 18970 edges without reader
#   step ZDO_RES_EST : Estimate Resource for BlackBox - 0 estimated
#   step ZDO_RES_EST : Estimate Resource for ZCEI - 55 estimated
#   step ZDO_RES_EST : Cost per QiWC bit
#   step ZDO_RES_EST : 
---------------------
|LUT |LUT6|RAM |REG |
---------------------
|0.38|0.38|0.75|0.12|
---------------------

#   step ZDO_RES_EST : RAM:0.75000000
#   step ZDO_RES_EST : DPI Frequency:0 Sampling Frequency:50000 MaxDPIBitPerIP:384
#   step ZDO_RES_EST : Total FWC Cost
#   step ZDO_RES_EST : 
-------------------------------------------------
|LUT        |REG        |FWC_IP_NUM |FWC_IP_BITS|
-------------------------------------------------
|0.30       |0.10       |1.00       |1.00       |
-------------------------------------------------

#   step ZDO_RES_EST : Cost per FWC bit
#   step ZDO_RES_EST : 
-----------
|LUT |REG |
-----------
|0.30|0.10|
-----------

#   step ZDO_RES_EST : 0 dpi bits, 0 dpi instances
#   step ZDO_RES_EST : value set name: FULL_DUT_DUMP_PORTS|VCC|FWC - bit count 1 - instance count 1
#   step ZNLZDOAdaptor : Set lvds locations on 40 zdo raw vertices
#   step ZNLZDOAdaptor : Collect 1279 fast clk registers with 6 fast clocks
#   step ZNLZDOAdaptor : Collect 8031 vertices with ClockCone
#   step ZNLZDOAdaptor : Collect muxability types from edges and ports
#   step ZNLZDOAdaptor : Collect 0 timing arcs for 0 memory instances
#   step ZNLZDOAdaptor : Collect 35 timing arcs for 35 primitive instances
#   step ZNLZDOAdaptor : Collect 34662 timing arcs for 714 shell instances.
#   step ZNLZDOAdaptor : Collect 34697 timing arcs totally
#   step ZNLZDOAdaptor : Collect 170/170 valid timing constraints from soft constraints
#   step ZNLZDOAdaptor : Transform 170 delay requests into 0 timing constraints of driverClockPeriod 184209
#   step ZNLZDOAdaptor : Collect 170 timing constraints
#   step ZNLZDOAdaptor : Collect 68426/68426 valid single defpart constraints
#   step ZNLZDOAdaptor : Collect 0/0 valid multi defpart constraints
#   step ZNLZDOAdaptor : Collect 68426 defpart constraints
#   step ZNLZDOAdaptor : Collect 714/714 valid defpartBase constraints
#   step ZNLZDOAdaptor : Collect 0/0 valid IndivisibleMem groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 33/33 valid IndivisibleMod groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 1/1 valid ClockCone groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 0/0 valid DataCone groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 2628/2628 valid Shape groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 0/0 valid TsClockBus groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 0/0 valid User groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 0/0 valid QiwcFwc groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 0/0 valid Fwc groups (0 invalid group / 0 invalid instances / 0 empty group)
#   step ZNLZDOAdaptor : Collect 0/0 valid anchors (0 invalid anchor / 0 invalid instances)
#   step ZNLZDOAdaptor : Collect 0/0 valid localization constraints
#   step ZNLZDOAdaptor : Collect 0/0 reconstructable macros
#   step znlToZdoAdaptor convert : Done in      elapsed:11 s     user:11 s   system:0.14 s      %cpu:99.94      load:24.86       fm:204148 m    vm:12157 m     vm:+129 m    um:11325 m     um:+129 m
#   step ZDODM : Bulid netlist flat graph: 75658 vertices, 203707 edges, 423302 ports
#   step ZDODM_process_configs : Starting
#   step ZDODM : Hardgroup reduces from :2661 to 547
#   step ZDODM : Solve 536 defgroups containing defpart and set 0 vertices as defpart/multi-defpart
#   step ZDODM_process_configs : Done in     elapsed:0.6 s    user:0.5 s    system:0.1 s      %cpu:97.96      load:24.86       fm:204060 m    vm:12177 m      vm:+18 m    um:11343 m      um:+17 m
#   step RSRC_CONSTRAINT : Processed defpart_resource constraints [valid/total] = [0/0]
#   step RSRC_CONSTRAINT :  Output current resource constraint table: 
# +---------+--------+--------+-----+----+--------+-----+-------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+-----------+-----+
# |    Parts|     LUT|    LUT6|  RAM|URAM|     REG|  DSP| RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|READ_PORT_IPS|READ_PORT_BITS|WRITE_PORT_IPS|WRITE_PORT_BITS|ZC_TRACE_BIT|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|FW_RESOURCES|ZPRD_BB|     ZFORCE|ZVIEW|
# +---------+--------+--------+-----+----+--------+-----+-------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+-----------+-----+
# |part_SLR0|1021504 |1021500 | 485 | 64 |2043000 | 816 |129000 |      186 |     71424 |     235929 |  2147483647 |            1 |   2147483647 |             1 | 2147483647 |              150 |               150 | 2147483647 |     1 |2147483647 |   1 |
# |part_SLR1|1021504 |1021500 | 485 | 64 |2043000 | 816 |129000 |      186 |     71424 |     235929 |  2147483647 |            1 |   2147483647 |             1 | 2147483647 |              150 |               150 | 2147483647 |     1 |2147483647 |   1 |
# |part_SLR2|1021504 |1021500 | 452 | 64 |2043000 | 795 |129000 |      186 |     71424 |     235929 |  2147483647 |            1 |   2147483647 |             1 | 2147483647 |              150 |               150 | 2147483647 |     1 |2147483647 |   1 |
# |part_SLR3|1021504 |1021500 | 485 | 64 |2043000 | 816 |129000 |      186 |     71424 |     235929 |  2147483647 |            1 |   2147483647 |             1 | 2147483647 |              150 |               150 | 2147483647 |     1 |2147483647 |   1 |
# +---------+--------+--------+-----+----+--------+-----+-------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+-----------+-----+
# |      SUM|4086016 |4086000 |1907 |256 |8172000 |3243 |516000 |      744 |    285696 |     943716 |          -4 |            4 |           -4 |             4 |         -4 |              600 |               600 |         -4 |     4 |        -4 |   4 |
# +---------+--------+--------+-----+----+--------+-----+-------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+-----------+-----+
#   step ZDODM : Collect 0 combinational loops 0 ports in loops
#   step ZDO DM Build : Done in      elapsed:21 s     user:21 s   system:0.51 s     %cpu:100.77      load:24.86       fm:204034 m    vm:12177 m     vm:+268 m    um:11343 m     um:+270 m
#   step ZDOFLOWMGR : Run direct

Outline of Decision Making
--------------------------
1. Partitioning
2. Routing
3. PDM

#   step BUILD_TIMER : Starting
#   step ZDODM : Build timing graph: 292517 timing nodes, 321808 timing arcs (26829 virtual arcs)
#   step ZDODM : Adjust 38 over constrained from/to timing constraints, number of constraints after adjustment: 170
#   step TimingConstraintHandler : 
# +-----------------+-----+-----+-----+
# |           Delay | S2F | F2S | S2S |
# +-----------------+-----+-----+-----+
# |     [0 - 20000) |   1 |   0 |   1 |
# | [20000 - 30000) |   0 |   1 |  33 |
# | [30000 - 40000) |  32 |   2 |  95 |
# | [40000 - 80000) |   1 |   1 |   1 |
# | [80000 - 90000) |   1 |   1 |   0 |
# |           Total |  35 |   5 | 130 |
# +-----------------+-----+-----+-----+
#   step TimingConstraintHandler : Collect 40 sockets and 170 constraints with [S2F/F2S/S2S] = [35/5/130]
#   step TimingConstraintHandler : Starting
#   step TimingConstraintHandler : Run min cover optimization
#   step TimingConstraintHandler :  Timing Constaint Report: 
# +-----------------------------------------------+-------+------------------+
# |                                          Type | Count | Total gap(in ps) |
# +-----------------------------------------------+-------+------------------+
# |                                       Invalid |     0 |     0.000000e+00 |
# | Overconstrained with constraint delay >= 50ns |     1 |     2.000000e+04 |
# |  Overconstrained with constraint delay < 50ns |     0 |     0.000000e+00 |
# |                         Overconstrained total |     1 |     2.000000e+04 |
# +-----------------------------------------------+-------+------------------+
#   step TimingConstraintHandler : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00      load:24.86       fm:203845 m    vm:12193 m       vm:+0 m    um:11361 m       um:+0 m
#   step TimingConstraintHandler : Calculate 40 ports initial arr/req time with 5 tag(s)
#   step ZDO_TIMDM : collect 0 loop breaking arcs
#   step BUILD_TIMER : Done in    elapsed:0.82 s   user:0.80 s    system:0.1 s      %cpu:98.90      load:24.86       fm:203753 m    vm:12203 m      vm:+26 m    um:11371 m      um:+28 m
#   step ZDOFLOWMGR : Timing Report - Before Partitioning
#   step ZDOFLOWMGR : [ Min slack / Top 1% min slack / Total slack / Driver clock period ] = [ 5835 / 62936 / 1.391137e+14 / 184209 ]
#   step ZDODM : Dumping timing constraint cones into file tools/zDieOpt/Before Partitioning.constraintCone.log

##################################################
## Partitioning                                 ##
##################################################

#   step run_partitioning : Starting
#   step ZDORDPAdaptor : Collect 75658 nodes
#   step ZDORDPAdaptor : Collect 77367 nets and skip 119685 1-pin nets
#   step BUILDRDPDM : Starting
#   step RDP_DM : Build Nodes: [Fix/Clock/Data/Total] = [40/8031/0/75658]
#   step RDP_DM : Build Nets: Total [Net/Pin/Undefined pin] = [77367/266090/0]
#   step BUILDRDPDM : Done in    elapsed:0.18 s   user:0.16 s    system:0.3 s     %cpu:105.41      load:24.86       fm:203299 m    vm:12312 m      vm:+36 m    um:11481 m      um:+37 m
#   step RDP_OPTION_MGR : Report option table in DAP
#   step RDP_OPTION_MGR : 
# +------------------+-------+------------------------------------------------+
# |           Option | Value |                                    Description |
# +------------------+-------+------------------------------------------------+
# |    adjustUBFactor|   True|                         Adjust unbalance factor|
# | combLoopSoftGroup|   True|Add soft group constraint on combinational loops|
# |        fixDefpart|   True|       Fix defpart at the center of each fpgalet|
# |  setUBFactorValue|  0.010|              Define the UBFactor in partitionDM|
# |       smallDesign|   True|         Simplify the flow for very small design|
# |typeSpecificSpread|   True|          Spread specific resource to its column|
# +------------------+-------+------------------------------------------------+
#   step RDP_DM : Set partition for defpart nodes - Invalid/shell/normal defpart/multi defpart/total = [0/714/67712/0/68426]
#   step RDP_DM : Process zMem soft constraints - 0 groups with 0 pseudo-nets are created
#   step RDP_DM : Process combLoop soft constraints - 0 groups with 0 pseudo-nets are created
#   step RDP_DM : 11 groups are created
#   step RDP_DM : Create 0 anchor constraints
#   step RDP_DM : Sparsify Matrix - [pseudo/high degree/skip nets] = [0/56/72]
#   step RDP_DM : set estimate qiwc bit and fwc bit resources
#   step RDP_DM : Fix defpart nodes in partition center
#   step RDP_DM : Defpart fixed in center [Part0/Part1/Part2/Part3] = [0/67588/84/0]
#   step INITQPDM : Starting
#   step INITQPDM : Done in    elapsed:0.25 s   user:0.21 s    system:0.3 s      %cpu:94.03      load:24.86       fm:203097 m    vm:12410 m      vm:+94 m    um:11575 m      um:+92 m
#   step RDP_DM : Setting QP Blockages - Num Set : 3
#   step RDP_DM : Process Skip Nodes - Num of skip nodes: 6
#   step RDP_DM : Set cut threshold = 19584
#   step RDP_DM : Report cut size table from defpart/fixed nodes
+-------------+-----------------------+-------------+----------------+-----------+
| Boundary Id |      fpgalet - fpgalet| PDMable Cut | NonPDMable Cut | Total Cut |
+-------------+-----------------------+-------------+----------------+-----------+
|           0 | part_SLR0 - part_SLR1 |           0 |              0 |         0 |
|           1 | part_SLR1 - part_SLR2 |           0 |              0 |         0 |
|           2 | part_SLR2 - part_SLR3 |           0 |              0 |         0 |
+-------------+-----------------------+-------------+----------------+-----------+


#   step RDP_PARTDM : build 74944 normal nodes, 0 group nodes, 5 legal order, 1 fwc value set
#   step RDP_PARTDM : Build Complete
#   step RDP : Starting
#   step RDP Pre-Processing : Starting
#   step RDP : Pre-Processing using pin balance mode
#   step RDP_CONGMGR : Init inflat nodes
#   step RDP_CONGMGR : Total area: 146369.419767	Total pins: 22196	Avg pin area: 6.594405

### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP_DM : Report cut size table
+-------------+-----------------------+-------------+----------------+-----------+
| Boundary Id |      fpgalet - fpgalet| PDMable Cut | NonPDMable Cut | Total Cut |
+-------------+-----------------------+-------------+----------------+-----------+
|           0 | part_SLR0 - part_SLR1 |        4421 |              0 |      4421 |
|           1 | part_SLR1 - part_SLR2 |           8 |              0 |         8 |
|           2 | part_SLR2 - part_SLR3 |           0 |              0 |         0 |
+-------------+-----------------------+-------------+----------------+-----------+


#   step RDP_DM : 
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |  Fpgalet|          LUT|        LUT6|   RAM|URAM|          REG|  DSP|     RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|READ_PORT_IPS|READ_PORT_BITS|WRITE_PORT_IPS|WRITE_PORT_BITS|ZC_TRACE_BIT|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|FW_RESOURCES|ZPRD_BB|ZFORCE|ZVIEW|
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |part_SLR0|  975/1021504|  22/1021500| 2/485|0/64| 6135/2043000|0/816|   5/129000|     0/186|    0/71424|    2/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR1|39334/1021504|2556/1021500|12/485|0/64|35353/2043000|2/816|4660/129000|     1/186|    1/71424|    6/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             8/150|              7/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR2|   51/1021504|   6/1021500| 0/452|0/64|   44/2043000|0/795|   3/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR3|    0/1021504|   0/1021500| 0/485|0/64|    0/2043000|0/816|   0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |      SUM|        40359|        2584|    14|   0|        41532|    2|       4668|         1|          1|           8|            0|             0|             0|              0|           0|                 8|                  7|           0|      0|     0|    0|
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
#   step RDP_PARTDM : Defpart Resource Usage
#   step RDP_DM : 
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |  Fpgalet|          LUT|        LUT6|   RAM|URAM|          REG|  DSP|     RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|READ_PORT_IPS|READ_PORT_BITS|WRITE_PORT_IPS|WRITE_PORT_BITS|ZC_TRACE_BIT|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|FW_RESOURCES|ZPRD_BB|ZFORCE|ZVIEW|
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |part_SLR0|    0/1021504|   0/1021500| 0/485|0/64|    0/2043000|0/816|   0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR1|39334/1021504|2556/1021500|12/485|0/64|35353/2043000|2/816|4660/129000|     1/186|    1/71424|    6/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             8/150|              7/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR2|   35/1021504|   6/1021500| 0/452|0/64|   41/2043000|0/795|   0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR3|    0/1021504|   0/1021500| 0/485|0/64|    0/2043000|0/816|   0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |      SUM|        39369|        2562|    12|   0|        35394|    2|       4660|         1|          1|           6|            0|             0|             0|              0|           0|                 8|                  7|           0|      0|     0|    0|
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
#   step RDP : Prepare Type Spreading DB : 3
#   step RDP Pre-Processing : Done in    elapsed:0.19 s      user:1 s    system:0.8 s     %cpu:577.54      load:24.86       fm:204442 m    vm:12423 m      vm:+11 m    um:11588 m       um:+9 m
#   step RDP : Processing ...
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 0
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 1
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 2
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 3
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 4
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 5
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 6
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 7
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 8
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 9
#   step RDP_PARTDM : build 74922 normal nodes, 11 group nodes, 6 legal order, 1 fwc value set
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 10
### warning in RDP_PARTMGR [RDP0024W] : Part1 are preplaced too many defpart and defgoup nodes, which breaks the balance condition
#   step RDP : Complete Iteration 11
#   step RDP : Cut size <= SLR cut threshold.
#   step RDP_DM : Report cut size table
+-------------+-----------------------+-------------+----------------+-----------+
| Boundary Id |      fpgalet - fpgalet| PDMable Cut | NonPDMable Cut | Total Cut |
+-------------+-----------------------+-------------+----------------+-----------+
|           0 | part_SLR0 - part_SLR1 |           1 |              1 |         2 |
|           1 | part_SLR1 - part_SLR2 |        4415 |              1 |      4416 |
|           2 | part_SLR2 - part_SLR3 |           0 |              0 |         0 |
+-------------+-----------------------+-------------+----------------+-----------+


#   step RDP_DM : 
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |  Fpgalet|          LUT|        LUT6|   RAM|URAM|          REG|  DSP|     RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|READ_PORT_IPS|READ_PORT_BITS|WRITE_PORT_IPS|WRITE_PORT_BITS|ZC_TRACE_BIT|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|FW_RESOURCES|ZPRD_BB|ZFORCE|ZVIEW|
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |part_SLR0|    0/1021504|   0/1021500| 0/485|0/64|  278/2043000|0/816|   0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR1|39334/1021504|2556/1021500|12/485|0/64|35353/2043000|2/816|4660/129000|     1/186|    1/71424|    6/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             8/150|              7/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR2| 1026/1021504|  28/1021500| 2/452|0/64| 5901/2043000|0/795|   8/129000|     0/186|    0/71424|    2/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR3|    0/1021504|   0/1021500| 0/485|0/64|    0/2043000|0/816|   0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |      SUM|        40359|        2584|    14|   0|        41532|    2|       4668|         1|          1|           8|            0|             0|             0|              0|           0|                 8|                  7|           0|      0|     0|    0|
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
#   step RDP : Post-Processing ...
#   step RDP_PARTDM : build 74922 normal nodes, 11 group nodes, 6 legal order, 1 fwc value set
#   step RDP : Partition Cost Metric
+---------+---------------+----------------+------------------+
| Fpgalet | Pin Cost / (%)| Area Cost / (%)| Target Offset (%)|
+---------+---------------+----------------+------------------+
|part_SLR0|       0 / 0.00|     3989 / 0.15|             25.00|
|part_SLR1| 243590 / 91.54| 2538489 / 93.07|             25.00|
|part_SLR2|   22500 / 8.46|   185129 / 6.79|             25.00|
|part_SLR3|       0 / 0.00|        0 / 0.00|             25.00|
+---------+---------------+----------------+------------------+
|    Total|   266090 / 100|   2727606 / 100|              100 |
+---------+---------------+----------------+------------------+


#   step RDP_DM : Sanity check.....
#   step RDP : Done in       elapsed:4 s      user:8 s      system:1 s     %cpu:194.94      load:23.27       fm:203810 m    vm:12501 m      vm:+89 m    um:11668 m      um:+89 m
#   step RDP_DM : Report cut size table
+-------------+-----------------------+-------------+----------------+-----------+
| Boundary Id |      fpgalet - fpgalet| PDMable Cut | NonPDMable Cut | Total Cut |
+-------------+-----------------------+-------------+----------------+-----------+
|           0 | part_SLR0 - part_SLR1 |           0 |              0 |         0 |
|           1 | part_SLR1 - part_SLR2 |        4414 |              0 |      4414 |
|           2 | part_SLR2 - part_SLR3 |           0 |              0 |         0 |
+-------------+-----------------------+-------------+----------------+-----------+


#   step RDP_DM : 
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |  Fpgalet|          LUT|        LUT6|   RAM|URAM|          REG|  DSP|     RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|READ_PORT_IPS|READ_PORT_BITS|WRITE_PORT_IPS|WRITE_PORT_BITS|ZC_TRACE_BIT|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|FW_RESOURCES|ZPRD_BB|ZFORCE|ZVIEW|
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |part_SLR0|    0/1021504|   0/1021500| 0/485|0/64|  277/2043000|0/816|   0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR1|39334/1021504|2556/1021500|12/485|0/64|35353/2043000|2/816|4660/129000|     1/186|    1/71424|    6/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             8/150|              7/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR2| 1026/1021504|  28/1021500| 2/452|0/64| 5902/2043000|0/795|   8/129000|     0/186|    0/71424|    2/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR3|    0/1021504|   0/1021500| 0/485|0/64|    0/2043000|0/816|   0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |      SUM|        40359|        2584|    14|   0|        41532|    2|       4668|         1|          1|           8|            0|             0|             0|              0|           0|                 8|                  7|           0|      0|     0|    0|
# +---------+-------------+------------+------+----+-------------+-----+-----------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
#   step RDP_DM : Report resource usage from QIWC_IP_BITS
#   step RDP_DM : 
# +---------+---------+---------+-----+----+---------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |  Fpgalet|      LUT|     LUT6|  RAM|URAM|      REG|  DSP|  RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|READ_PORT_IPS|READ_PORT_BITS|WRITE_PORT_IPS|WRITE_PORT_BITS|ZC_TRACE_BIT|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|FW_RESOURCES|ZPRD_BB|ZFORCE|ZVIEW|
# +---------+---------+---------+-----+----+---------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |part_SLR0|0/1021504|0/1021500|0/485|0/64|0/2043000|0/816|0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR1|2/1021504|2/1021500|4/485|0/64|1/2043000|0/816|0/129000|     0/186|    0/71424|    6/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR2|1/1021504|1/1021500|2/452|0/64|0/2043000|0/795|0/129000|     0/186|    0/71424|    2/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR3|0/1021504|0/1021500|0/485|0/64|0/2043000|0/816|0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# +---------+---------+---------+-----+----+---------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |      SUM|        3|        3|    6|   0|        1|    0|       0|         0|          0|           8|            0|             0|             0|              0|           0|                 0|                  0|           0|      0|     0|    0|
# +---------+---------+---------+-----+----+---------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
#   step RDP_DM : Report resource usage from FWC_IP_NUM
#   step RDP_DM : 
# +---------+---------+---------+-----+----+---------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |  Fpgalet|      LUT|     LUT6|  RAM|URAM|      REG|  DSP|  RAMLUT|FWC_IP_NUM|FWC_IP_BITS|QIWC_IP_BITS|READ_PORT_IPS|READ_PORT_BITS|WRITE_PORT_IPS|WRITE_PORT_BITS|ZC_TRACE_BIT|ZCEI_MESSAGE_INPUT|ZCEI_MESSAGE_OUTPUT|FW_RESOURCES|ZPRD_BB|ZFORCE|ZVIEW|
# +---------+---------+---------+-----+----+---------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |part_SLR0|0/1021504|0/1021500|0/485|0/64|0/2043000|0/816|0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR1|0/1021504|0/1021500|0/485|0/64|0/2043000|0/816|0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR2|0/1021504|0/1021500|0/452|0/64|0/2043000|0/795|0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# |part_SLR3|0/1021504|0/1021500|0/485|0/64|0/2043000|0/816|0/129000|     0/186|    0/71424|    0/235929|          0/0|           0/1|           0/0|            0/1|         0/0|             0/150|              0/150|         0/0|    0/1|   0/0|  0/1|
# +---------+---------+---------+-----+----+---------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
# |      SUM|        0|        0|    0|   0|        0|    0|       0|         0|          0|           0|            0|             0|             0|              0|           0|                 0|                  0|           0|      0|     0|    0|
# +---------+---------+---------+-----+----+---------+-----+--------+----------+-----------+------------+-------------+--------------+--------------+---------------+------------+------------------+-------------------+------------+-------+------+-----+
#   step run_partitioning : Done in       elapsed:5 s      user:9 s      system:1 s     %cpu:181.53      load:23.27       fm:203787 m    vm:12501 m     vm:+233 m    um:11668 m     um:+231 m
#   step decisionMaking : Done in      elapsed:31 s     user:34 s      system:1 s     %cpu:116.13      load:23.27       fm:203756 m    vm:12501 m     vm:+592 m    um:11667 m     um:+594 m
#   step dieBuildDB : doSplitNetlist:off ; doPblockConstraints:off ; doReplication:off ; doMDTMXinsertion:off ; doClockOpt:off ; doDataOpt:off ; doAnnotateLoc:off
#   step netlistModification : Starting
#   step netlistModification : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00      load:23.27       fm:203756 m    vm:12501 m       vm:+0 m    um:11667 m       um:+0 m
#   step postProcess : Starting
#   step postProcess : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00      load:23.27       fm:203756 m    vm:12501 m       vm:+0 m    um:11667 m       um:+0 m
### Warning : Cannot open log file () for writing.
#   step dieBuildDB : Done in      elapsed:31 s     user:34 s      system:1 s     %cpu:115.83      load:23.27       fm:203752 m    vm:12501 m     vm:+592 m    um:11667 m     um:+594 m
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step MEM SDF MODEL : Starting
#   step MEM SDF MODEL : Generation of memory timing arcs for zFpgaTiming
#   step MEM SDF MODEL : No memories found, skipping generation
#   step MEM SDF MODEL : Done in     elapsed:0.4 s    user:0.2 s      system:0 s      %cpu:55.56      load:23.27       fm:203750 m    vm:12501 m       vm:+0 m    um:11667 m       um:+0 m
#   step MULIPLEXED DSP SDF MODEL : Starting
#   step DSP MULTIPLEXED : 0 DSP multiplxed instance(s), 0 zFpgaTiming command(s) generated.
#   step MULIPLEXED DSP SDF MODEL : Done in    elapsed:0.45 s   user:0.96 s    system:0.6 s     %cpu:225.29      load:23.27       fm:203718 m    vm:12501 m       vm:+0 m    um:11669 m       um:+2 m
##############################################
# 7 POST DAP PROCESSING
##############################################
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 0 modules created
#   step $DUMPVARS : Starting $dumpvar/dpi/ccall postprocessing.
#   step $DUMPVARS : Configuring for Virtex V8, waveform capture gen2.
#   step $DUMPVARS : 1 Logical $dumpvar/dpi/ccall were mapped on 1 physical High Speed packets.
#   step $DUMPVARS : $dumpvar/dpi/ccall processing done: to dump 1 signals, 1 logical groups were mapped on 1 physical groups.
#   step $DUMPVARS : 1 Logical $dumpvar/dpi/ccall were mapped on 1 physical Qiwc packets.
#   step $DUMPVARS : $dumpvar/dpi/ccall processing done: to dump 8 signals, 1 logical groups were mapped on 1 physical groups.
#   step $DUMPVARS : 0 Logical $dumpvar/dpi/ccall were mapped on 0 physical Toggle Activity packets.
#   step $DUMPVARS : $dumpvar/dpi/ccall processing done: to dump 0 signals, 0 logical groups were mapped on 0 physical groups.
#   step $DUMPVARS : $dumpvar/dpi/ccall processing done: to dump 0 signals, 0 logical groups were mapped on 0 physical groups.
#   step $DUMPVARS : $dumpvar/dpi/ccall processing done: to dump 0 signals, 0 logical groups were mapped on 0 physical groups.
#   step $DUMPVARS : 0 attributes cleaned-up.
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                   3 |                   0 |                   0 |                   0 |                   0 || $DUMPVARS
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   ##############################################
   # 7.1 POST PROCESS FPGA
   ##############################################
#   step Name report. : Starting
#   step zNetgen : Wire names to improve: 168/794358, gate names to improve 148/194971
#   step Name report. : Done in     elapsed:0.5 s    user:0.4 s      system:0 s      %cpu:86.02      load:23.41       fm:202711 m    vm:12565 m       vm:+0 m    um:11703 m       um:+0 m
#   step clean_netlist : cleaning netlist 'zmerge'
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 4 modules created
#   step Init whiteboard : Starting
#   step Init whiteboard : Done in    elapsed:0.10 s   user:0.10 s    system:0.4 s     %cpu:138.96      load:23.41       fm:202724 m    vm:12565 m       vm:+0 m    um:11706 m       um:+0 m
#   step MULTIQUIFY : Netlist number of modules was decreased by 3266 to 2237.
#   step XDC GENERATOR : Writing XDC file 'design_fw.zdc' with 394 constraints
#   step XDC GENERATOR : Writing XDC file 'design_bufg.zdc' with 1 constraints
### warning in AURA OPTION [CCT0539W] : Option -isOrionpp is going to be deprecated. Please use -isAura instead.
#   step SERIALIZE : writing netlist 'zmerge' into znl file './fpga_reports/zNetgen/design_db.znf'
#   step SERIALIZE : #bytes in: 22269838, #bytes out: 4313289, compression ratio: 5.163076
#   step aggregate_topgnd : # info : Found 1071948 design IO ports on GND. 2144 new GND driver created
# Checkin RAMB16
#   step NtgTclCheckRAMB16 : No RAMB16 found in the netlist, pass.
#   step FDP_1 handling : 0 FDP_1 protected with 0 inv
#   step FD_1 handling : 0 FD_1 protected with 0 inv
#   step FDC_1 handling : 0 FDC_1 protected with 0 inv and changed to FDC
#   step FDE_1 handling : 0 FDE_1 protected with 0 inv
#   step NtgTclTDMRegMarking : Setting inter-die TDM properties ZDEL(23 new, 0 existed) and DUT(6116 new, 0 existed) on registers.
#   step NtgTclTDMRegMarking : inserted 6139 inter-die TDM properties in total.

#   step VivadoConstraintMuxDuplication : Begining duplication of transformed latches
#   step NtgTclFilterRegMarking : Marking design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_pclkgen/pclk_en_reg to be replicated (fetch_mode).
#   step NtgTclFilterRegMarking : Setting 4 filter register for replication among 4 total filter registers.
#   step NtgTclFilterRegMarking : Setting 0 LUT1 for replication in Aux --> LUT1(INV) --> LD path.
#   step USERIP_POSTDAP : Starting UserIP Post-DAP flow...
#   step USERIP_POSTDAP : Found 0 IP block instances after merge
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into fpga_data.info with mode:zNetgen_after_DAP.
##############################################
# 8 NETLIST ASSEMBLY
##############################################
#   step set_top : setting module 'design' as top of netlist 'clean_properties'
#   step clean_netlist : cleaning netlist 'clean_properties'

[SW_FPGA] - INFO : IP Source files loading ...

#   step EDIF LOADER : reading EDIF file 'fx_top.edf'
#   step EDIF LOADER : reading EDIF file 'qiwc_ip_cluster.edf'
#   step EDIF LOADER : reading EDIF file 'fwc_ip_hs_cluster.edf'
#   step EDIF LOADER : reading EDIF file 'vd_top.edf'
#   step EDIF LOADER : reading EDIF file 'vde_mon_top.edf'
#   step merge : Merging in assembly mode
#   step merge : merging file 'fx_top.edf'
#   step merge : merging file 'qiwc_ip_cluster.edf'
#   step merge : merging file 'fwc_ip_hs_cluster.edf'
#   step merge : merging file 'vd_top.edf'
#   step merge : merging file 'vde_mon_top.edf'
#   step set_top : setting module 'fx_top' as top of netlist 'set_top'
# fixing TopMod directions

[SW_FPGA] - INFO : IP Source files loaded..
##############################################
# 9 PRE VIVADO OPTIMIZATION
##############################################
#   step NtgTclReplaceMuxfx : Have converted 5390 MUXFx into LUT3.
   ##############################################
   # 9.1 ZNETGEN HOLD FIX
   ##############################################
#   step HoldFixDelayInserter : Found LUT1 clock bufg port 'fx_top/design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk/O', will insert LUT1 for hold_fix.
#   step HoldFixDelayInserter : Found LUT1 clock bufg port 'fx_top/design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_free/O', will insert LUT1 for hold_fix.
#   step HoldFixDelayInserter : Found LUT1 clock bufg port 'fx_top/design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut/O', will insert LUT1 for hold_fix.
#   step HoldFixDelayInserter : Found LUT1 clock bufg port 'fx_top/design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_mix/O', will insert LUT1 for hold_fix.
#   step HoldFixDelayInserter : Checking all the timing paths within logic level '5' for LUT1 clock...
#   step HoldFixDelayInserter : Have skipped: 808 self-loop regs, 0 protected(source-side) regs, 0 protected(load-side) regs, 4 half-cycle paths, 0 SLR crossing paths, 6243 CARRY/MUXF chains
#   step HoldFixDelayInserter : Have found 29834 candidate sequential elements (0 source, 29834 load side, 1825 CDC) that need to insert LUT1 (among 27473 all paths and 0 nonRegisterPaths).
#   step HoldFixDelayInserter : Have found 0 candidate sequential elements that need to insert FD due to Adjacent SLR crossing.
#   step HoldFixDelayInserter : Have used 137653 (3%) LUT on device, remaining avaiable LUT = 4085760 - 137653 = 3948107, LUT1BudgetRatio=0.12 LUT1IncreaseBudget=160000.
#   step HoldFixDelayInserter : Budget is '160000' for LUT1 delays insertion, and '100000' for FD_1 delays insertion.
#   step HoldFixDelayInserter : First insert LUT1 on Clock Domain Crossing (CDC) paths, inserted 7218 LUT1.
#   step HoldFixDelayInserter : Then insert LUT1 on non-CDC paths, start from the lowest logic level, until all paths have at least logic level '5':
#   step HoldFixDelayInserter :  - logic level 0: total 5897 paths, each path requires 5 LUT1. Covered 29555 paths (inserted 5.01 LUT1 per path on average).
#   step HoldFixDelayInserter :  - logic level 1: total 13985 paths, each path requires 4 LUT1. Covered 62200 paths (inserted 4.45 LUT1 per path on average).
#   step HoldFixDelayInserter :  - logic level 2: total 5759 paths, each path requires 3 LUT1. Covered 19293 paths (inserted 3.35 LUT1 per path on average).
#   step HoldFixDelayInserter :  - logic level 3: total 1270 paths, each path requires 2 LUT1. Covered 2620 paths (inserted 2.06 LUT1 per path on average).
#   step HoldFixDelayInserter :  - logic level 4: total 535 paths, each path requires 1 LUT1. Covered 578 paths (inserted 1.08 LUT1 per path on average).
#   step HoldFixDelayInserter :  - no insertion happen beyong logic level 5, since it has fulfill the requirement of '5' (defined as '-targetPostInsertLevel').
#   step HoldFixDelayInserter : Have inserted 480 prdBox LUT1, 114246 LUT1 and 0 FD_1 delays in total, hold_fix finished.
   ##############################################
   # 9.2 ZNETGEN VIVADO WA
   ##############################################
#   step zVreportsZview : 1277 zview cells.
#   step zVreportsZview : 1275 FF cells as zview.
#   step zVreportsZview : 0 FF cells as zview in sockets.
#   step zVreportsDataPins : 12288 fwc nets. 1 fwc pin_driver found, 0 of them are LUT1 (setting DONT_TOUCH).
#   step zVreportsDataPins : 1048576 qiwc nets. 8 qiwc pin_driver found, 0 of them are LUT1 (setting DONT_TOUCH).
#   step VivadoPorting : zNetgen_port_vivado finished, constriants have been written into port_vivado.zdc
#   info : replace_lut6_cells
#   step LUT6 resynthesis: : Please set env variable 'ZEBU_REPLACE_LUT6_QIWC' true to perform LUT6 decomposition of QiWC modules
#   step NtgTclBramMarking : Setting 20 BRAM to clock domain COMMON among 80 total BRAM.
   ##############################################
   # 9.3 NETLIST SANTIY CHECK
   ##############################################
#   step NtgTclTDMRegMarking : Sanity check PASS, no duplicated attribute found on primitives.
#   step resolvePortDirections : Starting
#   step resolvePortDirections : Done in      elapsed:15 s     user:15 s   system:0.33 s      %cpu:99.85      load:20.95       fm:195948 m    vm:17796 m     vm:+604 m    um:16839 m     um:+610 m
#   step resolveMultiDriverShorts : Starting
Resolved 9 local wires with multiple module port drivers
#   step resolveMultiDriverShorts : Done in    elapsed:0.90 s   user:0.89 s      system:0 s      %cpu:98.34      load:20.95       fm:195948 m    vm:17796 m       vm:+0 m    um:16839 m       um:+0 m
#   step NtgTclSanityCheck : No blackbox found.
#   step NtgTclSanityCheck : All wires driven by pclk_dut port do not cross partition.
##############################################
# 10 WRITE EDIF
##############################################
#   step INSTPORTATTR : EDIF driver: Duplicated 13832 instance port attributes
### warning in MERGE [LST0237W] : Module 'port_rcv_128' from library 'lib_driver_boxes' and netlist 'set_top' has also been defined in library 'design_lib' and netlist 'set_top' and has at least two distinct implementations. The module from the latter library will be renamed to set_top__port_rcv_128_63.
### warning in MERGE [LST0194W] : When merging library 'lib_driver_boxes' in global netlist, interface of module 'port_rcv_128' differs with existing module.
### warning in MERGE [LST0237W] : Module 'ts_min2_24_zpt_wrapper_0' from library 'zsplit_lib_UNIT0.MOD0.F0' and netlist 'set_top' has also been defined in library 'lib' and netlist 'set_top' and has at least two distinct implementations. The module from the latter library will be renamed to set_top__ts_min2_24_zpt_wrapper_0_66.
### warning in MERGE [LST0237W] : Module 'design' from library 'zsplit_lib_UNIT0.MOD0.F0' and netlist 'set_top' has also been defined as a blackbox in library 'lib' and netlist 'set_top' and has at least two distinct implementations. The module from the latter library will be renamed to set_top__design_66.
### warning in MERGE [LST0194W] : When merging library 'zsplit_lib_UNIT0.MOD0.F0' in global netlist, interface of module 'design' differs with existing module.
#   step EDIF GENERATOR : writing netlist 'set_top' into EDIF file 'fx_top.edf.gz'
#   step EDIF GENERATOR : Using pigz for writing into EDIF file 'fx_top.edf.gz'
#   step SERIALIZE : writing netlist 'set_top' into znl file 'design.edf.gz'
#   step SERIALIZE : #bytes in: 172454356, #bytes out: 37566508, compression ratio: 4.590641
##############################################
# 11 WRAP UP
##############################################
#   step CheckMultiDriverNets : Starting
Found local wire driven by multiple ports: fx_top.design.U0_M0_F0.U0_M0_F0_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.w_2 numDrivers: 5
    Port 0: (type:Instance) fx_top.design.U0_M0_F0.U0_M0_F0_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.zcbsplt_zebu_FT_inout_mod_hidden_wire_13109635584286586154.IO1
    Port 1: (type:Instance) fx_top.design.U0_M0_F0.U0_M0_F0_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.zrtlclkdup_zebu_FT_inout_mod_hidden_wire_10476544173079269654.IO1
    Port 2: (type:Instance) fx_top.design.U0_M0_F0.U0_M0_F0_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.zcbsplt_zebu_FT_inout_mod_hidden_wire_13109635584286586154.zrtlclkdup_10623144466005340597
    Port 3: (type:Instance) fx_top.design.U0_M0_F0.U0_M0_F0_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.zcbsplt_zebu_FT_inout_mod_hidden_wire_7748460655407325119.zrtlclkdup_10623144466005340597
    Port 4: (type:Module) fx_top.design.U0_M0_F0.U0_M0_F0_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.p_4
Found local wire driven by multiple ports: fx_top.design.U0_M0_F0.U0_M0_F0_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.w_1 numDrivers: 3
    Port 0: (type:Instance) fx_top.design.U0_M0_F0.U0_M0_F0_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.zrtlclkdup_zebu_FT_inout_mod_hidden_wire_17557557983386502107.IO1
    Port 1: (type:Instance) fx_top.design.U0_M0_F0.U0_M0_F0_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.zcbsplt_zebu_FT_inout_mod_hidden_wire_7748460655407325119.IO1
    Port 2: (type:Instance) fx_top.design.U0_M0_F0.U0_M0_F0_core.zebuclk_ref_clk.clockdelayport_core.clockdelayport_state_machine.zsfg_filter_zpc_ft.w_1
Found local wire driven by multiple ports: fx_top.design.U0_M0_F0.U0_M0_F0_core.zebuclk_ref_clk.clockdelayport_core.w_2 numDrivers: 4
    Port 0: (type:Instance) fx_top.design.U0_M0_F0.U0_M0_F0_core.zebuclk_ref_clk.clockdelayport_core.zcbsplt_zebu_FT_inout_mod_hidden_wire_8375421026707311110.IO1
    Port 1: (type:Instance) fx_top.design.U0_M0_F0.U0_M0_F0_core.zebuclk_ref_clk.clockdelayport_core.zrtlclkdup_zebu_FT_inout_mod_hidden_wire_13663915622273891098.IO1
    Port 2: (type:Instance) fx_top.design.U0_M0_F0.U0_M0_F0_core.zebuclk_ref_clk.clockdelayport_core.zcbsplt_zebu_FT_inout_mod_hidden_wire_8375421026707311110.zrtlclkdup_10623144466005340597
    Port 3: (type:Module) fx_top.design.U0_M0_F0.U0_M0_F0_core.zebuclk_ref_clk.clockdelayport_core.p_3
WARNING: Found 3 local wires driven by multiple module/instance ports
#   step CheckMultiDriverNets : Done in       elapsed:5 s      user:5 s   system:0.16 s      %cpu:99.80      load:18.09       fm:195689 m    vm:17796 m       vm:+0 m    um:16841 m       um:+0 m
#   step CheckUnconnectedLuts : Starting
#   step CheckUnconnectedLuts : Done in    elapsed:0.88 s   user:0.85 s    system:0.3 s      %cpu:99.52      load:18.09       fm:195678 m    vm:17796 m       vm:+0 m    um:16841 m       um:+0 m
#   step CheckUndrivenNets : Starting
Found undriven net: fx_top.design.socket_00_00_00_01.zrwa_send_out_clk[0]
Found undriven net: fx_top.design.socket_00_00_00_01.zrwa_send_out_clk[1]
Found undriven net: fx_top.design.send_out_clk_00_00_00_01[0]
Found undriven net: fx_top.design.send_out_clk_00_00_00_01[1]
Found undriven net: fx_top.design.recv_in_clk_00_00_00_01[0]
### warning in report_netlist_metrics [CCC0258W] : Found 12 undriven nets. Listing a maximum of 5 such nets.
#   step CheckUndrivenNets : Done in       elapsed:1 s      user:1 s    system:0.5 s     %cpu:100.00      load:16.96       fm:195691 m    vm:17796 m       vm:+0 m    um:16841 m       um:+0 m
#   step checkBlackBox : Starting
#   step checkBlackBox : Done in     elapsed:0.8 s    user:0.8 s      system:0 s      %cpu:99.38      load:16.96       fm:195691 m    vm:17796 m       vm:+0 m    um:16841 m       um:+0 m
#   step NtgTclReportNetlistMetric : Resource usage by FW IPs (under wc_ip_top):
#   step NtgTclReportNetlistMetric :     WC_LUTs=49493
#   step NtgTclReportNetlistMetric :     WC_LUTRAMs=9622
#   step NtgTclReportNetlistMetric :     WC_REGISTERS=27062
#   step NtgTclReportNetlistMetric :     WC_CARRY8=268
#   step NtgTclReportNetlistMetric :     WC_MUXF7=0
#   step NtgTclReportNetlistMetric :     WC_MUXF8=0
#   step NtgTclReportNetlistMetric :     WC_BRAMs=42
#   step NtgTclReportNetlistMetric :     WC_URAMs=0
#   step NtgTclReportNetlistMetric :     WC_DSPs=0
#   step NtgTclReportNetlistMetric :     WC_BUFG=0
#   step NtgTclReportNetlistMetric :     WC_LUT6=21828
#   step NtgTclReportNetlistMetric : The netlist resource usage has been written into smart_metric.info with mode:zNetgen.
#   step FPGA STATS : xilinx primitives
#   step FPGA STATS :       119363 lut1
#   step FPGA STATS :       107257 fdre
#   step FPGA STATS :        49097 lut3
#   step FPGA STATS :        29660 lut6
#   step FPGA STATS :        14938 lut2
#   step FPGA STATS :        14001 lut4
#   step FPGA STATS :        13170 lut5
#   step FPGA STATS :        13063 gnd
#   step FPGA STATS :         7531 srlc32e
#   step FPGA STATS :         5373 fdce
#   step FPGA STATS :         4793 vcc
#   step FPGA STATS :         4660 fde
#   step FPGA STATS :         2030 fdse
#   step FPGA STATS :         1992 carry8
#   step FPGA STATS :         1879 fd
#   step FPGA STATS :         1482 ram32m16
#   step FPGA STATS :         1066 srlc16e
#   step FPGA STATS :         1024 ram32x1s
#   step FPGA STATS :          494 fdpe
#   step FPGA STATS :          267 or3
#   step FPGA STATS :          255 ldce
#   step FPGA STATS :          135 ram32x2s
#   step FPGA STATS :          131 ram32x1d
#   step FPGA STATS :           78 ramb36e2
#   step FPGA STATS :           37 ibufds
#   step FPGA STATS :           26 obuf
#   step FPGA STATS :           18 iobuf
#   step FPGA STATS :            9 srl16e
#   step FPGA STATS :            9 fifo36e2
#   step FPGA STATS :            9 bufgctrl
#   step FPGA STATS :            8 ram256x1d
#   step FPGA STATS :            8 or2
#   step FPGA STATS :            8 bufgce
#   step FPGA STATS :            7 and2
#   step FPGA STATS :            6 plle4_adv
#   step FPGA STATS :            6 obufds
#   step FPGA STATS :            6 fdr
#   step FPGA STATS :            5 fd_1
#   step FPGA STATS :            5 bufg_gt
#   step FPGA STATS :            4 ibufds_gte4
#   step FPGA STATS :            4 gtye4_channel
#   step FPGA STATS :            3 fdc
#   step FPGA STATS :            2 ramb18e2
#   step FPGA STATS :            2 mmcme4_adv
#   step FPGA STATS :            2 iobufds
#   step FPGA STATS :            2 ibuf
#   step FPGA STATS :            2 dsp48e2
#   step FPGA STATS :            1 sysmone4
#   step FPGA STATS :            1 startupe3
#   step FPGA STATS :            1 ld
#   step FPGA STATS :            1 gtye4_common
#   step FPGA STATS :            1 bufg_gt_sync
#   step FPGA STATS :            1 and4
#   step FPGA STATS :            1 and3
#   step FPGA STATS : hierachic instances
#   step FPGA STATS :          740 port_snd32_slice_90e2403a
#   step FPGA STATS :          370 port_snd32_slice__1_f187b324
#   step FPGA STATS :          370 port_snd32_data_22b5b407
#   step FPGA STATS :          248 port_rcv32_slice
#   step FPGA STATS :          246 port_snd32_cst_57c4c2ef
#   step FPGA STATS : 
#   step FPGA STATS : This fpga has an interface of 40 wires (35 recv_out, recv_out_fast, recv_out_direct and 5 send_in, send_in_fast, send_in_direct)
#   step FPGA STATS : 
#   step FPGA STATS : +---------------------------+-----------+-----------+--------+--------+--------+--------+---------+-----+-----+-----+-----+-----+-----+-----+-----+------+------+
#   step FPGA STATS : |                         1 |         2 |         3 |      4 |      5 |      6 |      7 |       8 |   9 |  10 |  11 |  12 |  13 |  14 |  15 |  16 |   17 |   18 |
#   step FPGA STATS : +---------------------------+-----------+-----------+--------+--------+--------+--------+---------+-----+-----+-----+-----+-----+-----+-----+-----+------+------+
#   step FPGA STATS : |  socket_00_00_00_01(LVDS) | U0/M0/F00 | U0/M0/F01 |      5 |      0 |     35 |      0 |  40/120 |   5 |   0 |  35 |   0 |   1 |   1 |   1 |   1 |    0 |    0 |
#   step FPGA STATS : +---------------------------+-----------+-----------+--------+--------+--------+--------+---------+-----+-----+-----+-----+-----+-----+-----+-----+------+------+
#   step FPGA STATS : 1  => socket name
#   step FPGA STATS : 2  => fpga from
#   step FPGA STATS : 3  => fpga to
#   step FPGA STATS : 4  => design wire out with xdr
#   step FPGA STATS : 5  => design wire out with sdr
#   step FPGA STATS : 6  => design wire in with xdr
#   step FPGA STATS : 7  => design wire in with sdr
#   step FPGA STATS : 8  => physical wire used/physical wire total
#   step FPGA STATS : 9  => physical wire used out with xdr
#   step FPGA STATS : 10  => physical wire used out with sdr
#   step FPGA STATS : 11  => physical wire used in with xdr
#   step FPGA STATS : 12  => physical wire used in with sdr
#   step FPGA STATS : 13  => min xdr out
#   step FPGA STATS : 14 => max xdr out
#   step FPGA STATS : 15 => min xdr in
#   step FPGA STATS : 16 => max xdr in
#   step FPGA STATS : 17 => Available slot out
#   step FPGA STATS : 18 => Available slot in
#   step FPGA STATS : 
#   step FPGA STATS : Number of Flip Flop Or Latches controls set (ce, s, r, pre, clr, ge) : 11622 
#   step FPGA STATS : 
#   step FPGA STATS : Number of Synchronous Elements controls set (ce, s, r, pre, ge, clr, we, clk) : 12463 
#   step FPGA STATS : 
#   step FPGA STATS : Number of Synchronous Elements controls set with Ise approximation used (ce, s, r, pre, clr. clk) : 11529 
#   step FPGA STATS : 
#   step Update paths : Defmapping DB is empty.
#   step SANITY CHECK : Starting
#   step SANITY CHECK : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00      load:17.93       fm:195652 m    vm:17796 m       vm:+0 m    um:16842 m       um:+0 m
loading default constraints...
#   step NtgTclXdcSorter : Have specified 17 constraint families via -family_list option
#   step NtgTclXdcSorter : Reading design_zpar.zdc...        Have read 4 constraint(s).
#   step NtgTclXdcSorter : Reading design_fw.zdc...          Have read 349 constraint(s).
#   step NtgTclXdcSorter : Reading design_zlcr.zdc...        File empty or not exist, continue.
#   step NtgTclXdcSorter : Reading design_bufg.zdc...        Have read 0 constraint(s).
#   step NtgTclXdcSorter : Reading design_mcp.zdc...         File empty or not exist, continue.
#   step NtgTclXdcSorter : Reading design_pclk.zdc...        Have read 5 constraint(s).
#   step NtgTclXdcSorter : Reading resyn_constr.zdc...       File empty or not exist, continue.
#   step NtgTclXdcSorter : Reading design_fwc.zdc...         File empty or not exist, continue.
#   step NtgTclXdcSorter : Reading bram_clkdomain.zdc...     Have read 20 constraint(s).
#   step NtgTclXdcSorter : Reading design_pdm.zdc...         File empty or not exist, continue.
#   step NtgTclXdcSorter : Reading ice.zdc...                File empty or not exist, continue.
#   step NtgTclXdcSorter : Reading port_vivado.zdc...        Have read 579 constraint(s).
#   step NtgTclXdcSorter : Reading socket_placement.zdc...   File empty or not exist, continue.
#   step NtgTclXdcSorter : Successfully combine 957 constraints into design.xdc from 13 zdc files (6 of them are valid).

#   step zlog : Ran into 36 messages with id 'PRO1284W', yet only 20 were displayed in the log as per user request.
#   exec summary :   57 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : user 6m9.861s, sys 0m23.62s
#   exec summary : Total memory: 18223148 kB - RSS memory: 17247328 kB - Data memory: 17718476 kB
#   exec summary : Successful execution

# end time is Wed May 14 19:08:58 2025

real	5m32.401s
user	6m56.410s
sys	0m34.203s


WARNING: zNetgen.xcui not exist, preempt zNetgen check fails.



  -------------------------------------
 |     Data Path Constraints start     |
  -------------------------------------

 Bash version : 4.4.20(1)-release
 Script version : 4.0

 No hard constraint set for U0_M0_F00_.
 To set up Socket to Dut : export U0_M0_F00_<MxFy|ALL>[_1x]_TO_DUT=delay in ns.
 To set up Dut to Socket : export U0_M0_F00_DUT_TO_<MxFy|ALL>[_1x]=delay in ns.
 To set up Socket to Socket : export U0_M0_F00_<MxFy|ALL>[_1x]_TO_<MxFy|ALL>[_1x]=delay in ns.
 To set up pclk_dut to pclk_dut : export U0_M0_F00_DUT_TO_DUT=number of MCLK periods=ns (0 to false path, else minimum 2).
 To set up pclk_dut to pclk_dut through ClockCone : export U0_M0_F00_CLOCKCONE=number of PCLK periods (0 to false path, else minimu 2).
 The value can also be set in the file 'datapath_constraints.var' of FPGA dir without 'U0_M0_F00_' prefix in the name of variable. (ex: S2D=10)
 export U0_M0_F00_SOFT=1 to apply soft constraints instead of hard
 export U0_M0_F00_FP_THROUGH_ZEBU_MUX_SEL=1 to set false path through flagged zebu mux sel input.
 export U0_M0_F00_D2S_FP_THROUGH_ZEBU_MUX_SEL=1 to set false path from dut to socket through flagged zebu mux sel input.
 export U0_M0_F00_S2D_FP_THROUGH_ZEBU_MUX_SEL=1 to set false path from socket to dut through flagged zebu mux sel input.
 export U0_M0_F00_S2S_FP_THROUGH_ZEBU_MUX_SEL=1 to set false path from socket to socket through flagged zebu mux sel input.
 export U0_M0_F00_S2D_STOP_AT_ZEBU_MUX_SEL=1 to apply delay from socket to flagged zebu mux sel input.
 export ZEBU_HC_DISABLE_ALL_FPGA = 1 to disable hard constrants.
 export ZEBU_HC_DISABLE_AUTO = 1 or ZEBU_HC_U0_M0_F00_DISABLE_AUTO to ignore datapath_constraints.var (disable auto hard constraints).
 export ZEBU_HC_MIN_DELAY = N to force minimum delay value of N ns.
YANTRA_OPT_TRIGGER is 0
VM_WRITER_MODE is 0
zSynbatch skipped: Yantra disabled and output expected in EDF format(VM writer skipped)
##########################################################################
##                              STEP VIVADO                             ##
##########################################################################
# Vivado DCP Temp Dir: tmp_dcp
vivado start time: 1747238945

****** Vivado v2022.1_AR76726 (64-bit)
  **** SW Build 4044071 on Fri Nov  3 11:45:33 MDT 2023
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Sourcing tcl script '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/scripts/Vivado_init.tcl'
source /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/vivado_zs5/compil_vivado_zs5.tcl -notrace
[SW_FPGA] - INFO : Loading zebu_fpga_compile_env.tcl
[SW_FPGA] - INFO : Loading vivado_common_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_proc_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_reports_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_reports_timing_pkg.tcl
[SW_FPGA] - INFO : Loading vivado_zs5_pkg.tcl
[SW_FPGA] - INFO : Vivado params selectable: Emulation Mode in Placer => [Enabled]
[SW_FPGA] - INFO : Vivado params selectable: Emulation Mode in Router => [Enabled]
env(ARCHITECT_BITMODE)                           = 64-32
env(ARCHITECT_ROOT)                              = /global/apps/architect_2025.03/ARChitect
env(ATRENTA_IPKIT_DIR)                           = /global/cust_apps_sgip001/dw_tools/ipkit_dir
env(BACKENDNAME)                                 = /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default
env(BINARY_TYPE_HPC)                             = 
env(BSUB_BLOCK_EXEC_HOST)                        = 
env(CITRIX_CLIENT_IP_ADDR)                       = 192.168.3.34
env(CITRIX_CLIENT_PROD_ID)                       = 1
env(CITRIX_DISPLAY)                              = :1
env(CITRIX_REMOTE_DISPLAY)                       = us01odcvde23280:1.0
env(CITRIX_SESSION_ID)                           = 2
env(COLORTERM)                                   = truecolor
env(CPLUS_INCLUDE_PATH)                          = /usr/include/x86_64-linux-gnu
env(CTX_REMOTE_DISPLAY)                          = us01odcvde23280:1.0
env(CTX_SESSION_SCALE_FACTOR)                    = 125
env(CUDA_VISIBLE_DEVICES)                        = 
env(CUDA_VISIBLE_DEVICES_ORIG)                   = 
env(C_INCLUDE_PATH)                              = /usr/include/x86_64-linux-gnu
env(DBUS_SESSION_BUS_ADDRESS)                    = unix:abstract=/tmp/dbus-gRcLLqVlFg,guid=9f6e1fb8666e973afd4002bd67c95cc9
env(DEBUGINFOD_URLS)                             = https://debuginfod.centos.org/
env(DESKTOP_SESSION)                             = mate
env(DISPLAY)                                     = us01odcvde23280.internal.synopsys.com:1
env(DMTCP_PLUGIN)                                = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/lib/libthreadmalloc.so:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/lib/libpthread_join.so
env(FPGA_BITGEN_COMPIL_OPTIONS)                  = -w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable
env(FPGA_FX)                                     = F00
env(FPGA_INFO_BRAM_RATE)                         = 0.00
env(FPGA_INFO_BRAM_VALUE)                        = 0
env(FPGA_INFO_BUFGCE_DIV)                        = 0
env(FPGA_INFO_BUFGCTRL)                          = 0
env(FPGA_INFO_BUFG_CLKGEN)                       = 0
env(FPGA_INFO_BUFG_DESIGN)                       = 0
env(FPGA_INFO_BUFG_SOCKET)                       = 0
env(FPGA_INFO_BUFG_SYS)                          = 0
env(FPGA_INFO_CS_VALUE)                          = 0
env(FPGA_INFO_DSP_RATE)                          = 0.00
env(FPGA_INFO_DSP_VALUE)                         = 0
env(FPGA_INFO_FF_RATE)                           = 0.00
env(FPGA_INFO_FF_VALUE)                          = 0
env(FPGA_INFO_FWC_VALUE)                         = 1
env(FPGA_INFO_GLOBAL_CLOCK_BUFFERs)              = 0
env(FPGA_INFO_IOCUT_VALUE)                       = 0
env(FPGA_INFO_LATCH_RATE)                        = 0.00
env(FPGA_INFO_LATCH_VALUE)                       = 0
env(FPGA_INFO_LUT6_VALUE)                        = 0
env(FPGA_INFO_LUT_RATE)                          = 0.00
env(FPGA_INFO_LUT_VALUE)                         = 0
env(FPGA_INFO_MUXCY_VALUE)                       = 0
env(FPGA_INFO_MUXF7_VALUE)                       = 0
env(FPGA_INFO_MUXF8_VALUE)                       = 0
env(FPGA_INFO_NO_OF_BUFG)                        = 0
env(FPGA_INFO_QIWC_VALUE)                        = 8
env(FPGA_INFO_REG_RATE)                          = 0.00
env(FPGA_INFO_REG_VALUE)                         = 0
env(FPGA_INFO_USELESS_BUFG)                      = 0
env(FPGA_INFO_XORCY_VALUE)                       = 0
env(FPGA_LABEL)                                  = Original
env(FPGA_LOCAL_DISK_COMP)                        = NO
env(FPGA_LOCAL_DISK_COMP_DIR)                    = 
env(FPGA_PART)                                   = xcvu19p-fsva3824-1-e
env(FREETYPE_PROPERTIES)                         = truetype:interpreter-version=35
env(FX)                                          = F00
env(GDMSESSION)                                  = mate
env(GDM_LANG)                                    = en_US.UTF-8
env(GLIBCPP_FORCE_NEW)                           = 1
env(GLIBCXX_FORCE_NEW)                           = 1
env(GPU_DEVICE_ORDINAL)                          = 
env(GROUP)                                       = synopsys
env(GTK_IM_MODULE)                               = ibus
env(GTK_OVERLAY_SCROLLING)                       = 0
env(HDIPRELDPATH)                                = :/global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/lib:/depot/qsc/QSCR/GCC/lib:/global/freeware/Linux/4.18/gcc-9.2.0/lib:/global/freeware/Linux/4.18/gcc-9.2.0/lib64:/usr/lib/x86_64-linux-gnu:/global/freeware/Linux/RHEL8/python-3.6.3/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/tcl-8.6.8/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/tk-8.6.8/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/graphviz-2.24.0/lib:/global/freeware/Linux/RHEL8/python-3.6.3/libs:/depot/qt-everywhere-opensource-5.6.0/lib:/remote/sge8/default/lib/lx24-amd64:/usr/lib:/global/apps/architect_2025.03/ARChitect/lib/linux_x86_64:/global/apps/architect_2025.03/ARChitect/lib/linux:/global/apps/architect_2025.03/xCAM/bin:/global/apps/mwdt_2025.03/MetaWare/arc/bin:/global/apps/zebu_vs_2023.03-SP1/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/tcl:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/NPI/lib/linux64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/platform/linux64/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/FsdbReader/linux64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/FsdbWriter/linux64:/usr/local/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/linux64/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/confpro/linux_a_64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/confpro/linux_a_64/lib:/global/apps/syn_2020.09-SP5-1/icc2/etc/Python/lib:/global/apps/zebu_vs_2023.03-SP1//lib:/tmp/zpython_temp_rashour:/tmp/zpython_temp_rashour:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/bin/../lnx64/tools/dot/lib
env(HDI_APPROOT)                                 = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4
env(HIP_VISIBLE_DEVICES)                         = 
env(HOME)                                        = /u/rashour
env(HOST)                                        = us01odcvde23280
env(HOSTNAME)                                    = odcphy-vg-1079.internal.synopsys.com
env(HOSTTYPE)                                    = X86_64
env(HRT_TCL_PATH)                                = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/scripts/rt/fpga_tcl
env(INFOPATH)                                    = /global/freeware/Linux/4.18/gcc-9.2.0/share/info:/global/freeware/Linux/4.18/binutils-2.30/info:/global/freeware/Linux/2.X/make-3.82/info
env(ISL_IOSTREAMS_RSA)                           = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/isl
env(JOB_TERMINATE_INTERVAL)                      = 30
env(KDEDIRS)                                     = /usr
env(KRB5CCNAME)                                  = FILE:/tmp/krb5cc_10072339_KQcDvu
env(LABEL)                                       = Original
env(LANG)                                        = en_US.UTF-8
env(LANGUAGE)                                    = en_US:en
env(LC_ALL)                                      = en_US.UTF-8
env(LC_COLLATE)                                  = en_US.UTF-8
env(LC_CTYPE)                                    = en_US.UTF-8
env(LC_MESSAGES)                                 = en_US.UTF-8
env(LC_MONETARY)                                 = en_US.UTF-8
env(LC_NUMERIC)                                  = en_US.UTF-8
env(LC_TIME)                                     = en_US.UTF-8
env(LD_LIBRARY_PATH)                             = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/java-cef-78.3.9.242/bin/lib/linux64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/javafx-sdk-11.0.2/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/lib/lnx64.o/Default:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/lib/lnx64.o:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/lib/lnx64.o/Default:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/lib/lnx64.o:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/jre11.0.11_9/lib/:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/jre11.0.11_9/lib//server::/global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/lib:/depot/qsc/QSCR/GCC/lib:/global/freeware/Linux/4.18/gcc-9.2.0/lib:/global/freeware/Linux/4.18/gcc-9.2.0/lib64:/usr/lib/x86_64-linux-gnu:/global/freeware/Linux/RHEL8/python-3.6.3/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/tcl-8.6.8/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/tk-8.6.8/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/graphviz-2.24.0/lib:/global/freeware/Linux/RHEL8/python-3.6.3/libs:/depot/qt-everywhere-opensource-5.6.0/lib:/remote/sge8/default/lib/lx24-amd64:/usr/lib:/global/apps/architect_2025.03/ARChitect/lib/linux_x86_64:/global/apps/architect_2025.03/ARChitect/lib/linux:/global/apps/architect_2025.03/xCAM/bin:/global/apps/mwdt_2025.03/MetaWare/arc/bin:/global/apps/zebu_vs_2023.03-SP1/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/tcl:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/NPI/lib/linux64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/platform/linux64/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/FsdbReader/linux64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/FsdbWriter/linux64:/usr/local/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/linux64/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/confpro/linux_a_64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/confpro/linux_a_64/lib:/global/apps/syn_2020.09-SP5-1/icc2/etc/Python/lib:/global/apps/zebu_vs_2023.03-SP1//lib:/tmp/zpython_temp_rashour:/tmp/zpython_temp_rashour:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/bin/../lnx64/tools/dot/lib
env(LESSOPEN)                                    = ||/usr/bin/lesspipe.sh %s
env(LIBRARY_PATH)                                = /usr/lib/x86_64-linux-gnu:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/lib
env(LM_LICENSE_FILE)                             = 26585@us01genlic:26585@us01snpslmd1
env(LOADEDMODULES)                               = zebu_vs/2023.03-SP1:gmake/3.82:mwdt/2025.03:architect/2025.03:syn/2020.09-SP5-1:pt/2020.09-SP5-1:fc/2020.09-SP6:spyglass/2024.09-SP2-1:grd/dw:python/3.6.3:binutils/2.30:gcc/9.2.0:lsf/us01_zebutrain
env(LOGNAME)                                     = rashour
env(LSB_ACCT_FILE)                               = /tmp/84738968.tmpdir/.1747238562.84738968.acct
env(LSB_AFFINITY_HOSTFILE)                       = /tmp/lsf_spool/1747238562.84738968.hostAffinityFile
env(LSB_APPLICATION_NAME)                        = comp_zebucae
env(LSB_BATCH_JID)                               = 84738968
env(LSB_CHKFILENAME)                             = /tmp/lsf_spool/1747238562.84738968
env(LSB_CONFDIR)                                 = /global/lsf/cells/us01_zebutrain/conf/lsbatch
env(LSB_DJOB_HOSTFILE)                           = /tmp/lsf_spool/1747238562.84738968.hostfile
env(LSB_DJOB_NUMPROC)                            = 1
env(LSB_DJOB_RANKFILE)                           = /tmp/lsf_spool/1747238562.84738968.hostfile
env(LSB_DOCKER_JOB_STARTTS)                      = 1747238592
env(LSB_ECHKPNT_RSH_CMD)                         = ssh
env(LSB_EEXEC_REAL_GID)                          = 
env(LSB_EEXEC_REAL_UID)                          = 
env(LSB_EFFECTIVE_RSRCREQ)                       = select[(((type = any )&&((mc<=1)&&(mtc<=1))) && (type == any)) && (health=1)] order[r15s:pg] rusage[mem=1.00] 
env(LSB_EXEC_CLUSTER)                            = us01_zebutrain
env(LSB_EXEC_HOSTTYPE)                           = X86_64
env(LSB_EXIT_PRE_ABORT)                          = 99
env(LSB_EXIT_REQUEUE)                            = 99
env(LSB_HOSTS)                                   = odcphy-vg-1079.internal.synopsys.com
env(LSB_INTERACTIVE)                             = Y
env(LSB_JOBEXIT_STAT)                            = 0
env(LSB_JOBFILENAME)                             = /tmp/lsf_spool/1747238562.84738968
env(LSB_JOBID)                                   = 84738968
env(LSB_JOBINDEX)                                = 0
env(LSB_JOBNAME)                                 = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin/tracerun.py 9c41987b /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/zCui/backup/multibackend_25_5_14_18_51_33/prof /bin/sh /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/./zCui/com/backend_default_U0_M0_F00_Original_command.sh
env(LSB_JOBRES_CALLBACK)                         = 48641@odcphy-vg-1079.internal.synopsys.com
env(LSB_JOBRES_PID)                              = 908083
env(LSB_JOB_CGROUP_PARENT)                       = /lsf/us01_zebutrain/job.84738968.908083.1747238587
env(LSB_JOB_EXECUSER)                            = rashour
env(LSB_JOB_NICE)                                = 20
env(LSB_MAX_NUM_PROCESSORS)                      = 1
env(LSB_MCPU_HOSTS)                              = odcphy-vg-1079.internal.synopsys.com 1 
env(LSB_OUTDIR)                                  = /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0
env(LSB_PROJECT_NAME)                            = default_project
env(LSB_QUEUE)                                   = comp
env(LSB_RESIZABLE)                               = Y
env(LSB_RES_GET_FANOUT_INFO)                     = Y
env(LSB_SET_TMPDIR)                              = LSF_TMPDIR
env(LSB_SHAREDIR)                                = /global/lsf/work
env(LSB_SHMODE)                                  = y
env(LSB_SUB_HOST)                                = us01odcvde23280.internal.synopsys.com
env(LSB_SUB_RES_REQ)                             =  rusage[mem=1] select[(type=any)&&((mc<=1)&&(mtc<=1))]  
env(LSB_SUB_USER)                                = rashour
env(LSB_TRAPSIGS)                                = trap # 15 10 12 2 1
env(LSB_UNIXGROUP_INT)                           = synopsys
env(LSB_XFER_OP)                                 = 
env(LSFUSER)                                     = rashour
env(LSF_BINDIR)                                  = /global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/bin
env(LSF_CGROUP_TOPDIR_KEY)                       = us01_zebutrain
env(LSF_CONFDIR)                                 = /global/lsf/cells/us01_zebutrain/conf
env(LSF_CREATE_USER_CGROUP)                      = Y
env(LSF_ENVDIR)                                  = /global/lsf/cells/us01_zebutrain/conf
env(LSF_INVOKE_CMD)                              = bsub
env(LSF_JOB_TIMESTAMP_VALUE)                     = 1747238587
env(LSF_LIBDIR)                                  = /global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/lib
env(LSF_LIM_API_NTRIES)                          = 1
env(LSF_LOGDIR)                                  = /opt/snps-lsf/log
env(LSF_NIOS_PEND_TIMEOUT)                       = 43200
env(LSF_SERVERDIR)                               = /global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/etc
env(LSF_SUBMIT_TO_CLUSTER)                       = us01_zebutrain
env(LSF_SYNOPSYS_CELL)                           = us01_zebutrain
env(LSF_TMPDIR)                                  = /tmp/84738968.tmpdir
env(LSF_TOP)                                     = /global/lsf/lsf_top
env(LSF_VERSION)                                 = 36
env(LS_COLORS)                                   = rs=0:di=38;5;33:ln=38;5;51:mh=00:pi=40;38;5;11:so=38;5;13:do=38;5;5:bd=48;5;232;38;5;11:cd=48;5;232;38;5;3:or=48;5;232;38;5;9:mi=01;05;37;41:su=48;5;196;38;5;15:sg=48;5;11;38;5;16:ca=48;5;196;38;5;226:tw=48;5;10;38;5;16:ow=48;5;10;38;5;21:st=48;5;21;38;5;15:ex=38;5;40:*.tar=38;5;9:*.tgz=38;5;9:*.arc=38;5;9:*.arj=38;5;9:*.taz=38;5;9:*.lha=38;5;9:*.lz4=38;5;9:*.lzh=38;5;9:*.lzma=38;5;9:*.tlz=38;5;9:*.txz=38;5;9:*.tzo=38;5;9:*.t7z=38;5;9:*.zip=38;5;9:*.z=38;5;9:*.dz=38;5;9:*.gz=38;5;9:*.lrz=38;5;9:*.lz=38;5;9:*.lzo=38;5;9:*.xz=38;5;9:*.zst=38;5;9:*.tzst=38;5;9:*.bz2=38;5;9:*.bz=38;5;9:*.tbz=38;5;9:*.tbz2=38;5;9:*.tz=38;5;9:*.deb=38;5;9:*.rpm=38;5;9:*.jar=38;5;9:*.war=38;5;9:*.ear=38;5;9:*.sar=38;5;9:*.rar=38;5;9:*.alz=38;5;9:*.ace=38;5;9:*.zoo=38;5;9:*.cpio=38;5;9:*.7z=38;5;9:*.rz=38;5;9:*.cab=38;5;9:*.wim=38;5;9:*.swm=38;5;9:*.dwm=38;5;9:*.esd=38;5;9:*.jpg=38;5;13:*.jpeg=38;5;13:*.mjpg=38;5;13:*.mjpeg=38;5;13:*.gif=38;5;13:*.bmp=38;5;13:*.pbm=38;5;13:*.pgm=38;5;13:*.ppm=38;5;13:*.tga=38;5;13:*.xbm=38;5;13:*.xpm=38;5;13:*.tif=38;5;13:*.tiff=38;5;13:*.png=38;5;13:*.svg=38;5;13:*.svgz=38;5;13:*.mng=38;5;13:*.pcx=38;5;13:*.mov=38;5;13:*.mpg=38;5;13:*.mpeg=38;5;13:*.m2v=38;5;13:*.mkv=38;5;13:*.webm=38;5;13:*.ogm=38;5;13:*.mp4=38;5;13:*.m4v=38;5;13:*.mp4v=38;5;13:*.vob=38;5;13:*.qt=38;5;13:*.nuv=38;5;13:*.wmv=38;5;13:*.asf=38;5;13:*.rm=38;5;13:*.rmvb=38;5;13:*.flc=38;5;13:*.avi=38;5;13:*.fli=38;5;13:*.flv=38;5;13:*.gl=38;5;13:*.dl=38;5;13:*.xcf=38;5;13:*.xwd=38;5;13:*.yuv=38;5;13:*.cgm=38;5;13:*.emf=38;5;13:*.ogv=38;5;13:*.ogx=38;5;13:*.aac=38;5;45:*.au=38;5;45:*.flac=38;5;45:*.m4a=38;5;45:*.mid=38;5;45:*.midi=38;5;45:*.mka=38;5;45:*.mp3=38;5;45:*.mpc=38;5;45:*.ogg=38;5;45:*.ra=38;5;45:*.wav=38;5;45:*.oga=38;5;45:*.opus=38;5;45:*.spx=38;5;45:*.xspf=38;5;45:
env(LS_EXECCWD)                                  = /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0
env(LS_EXEC_T)                                   = START
env(LS_JOBPID)                                   = 908083
env(LS_SUBCWD)                                   = /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0
env(MACHTYPE)                                    = x86_64
env(MAIL)                                        = /var/spool/mail/rashour
env(MAKEFLAGS)                                   = w -- FX=F00 LABEL=Original MONITORING=YES BACKENDNAME=/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default PARAMETER_FILE=/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/fpga_parff_strategies.xcui FPGA_LOCAL_DISK_COMP=NO FPGA_LOCAL_DISK_COMP_DIR=
env(MAKELEVEL)                                   = 3
env(MAKEOVERRIDES)                               = ${-*-command-variables-*-}
env(MANPATH)                                     = /global/lsf/lsf_top/10.1.14p6debug/man:/global/freeware/Linux/4.18/gcc-9.2.0/share/man:/global/freeware/Linux/4.18/binutils-2.30/man:/global/freeware/Linux/RHEL8/python-3.6.3/share/man:/global/apps/spyglass_2024.09-SP2-1/perl/man:/global/apps/spyglass_2024.09-SP2-1/tcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/utility/valgrind/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/examples/sg_shell/design_query/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/gdb75_64/share/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/auxi/help_doc/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/lint/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/auto-verify/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/constraints/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/starc/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/morelint/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/latch/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/erc/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/dft/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/lowpower/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/power_est/sgtcl/man:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/policies/clock/sgtcl/man:/global/apps/fc_2020.09-SP6/doc/FC/man:/global/apps/fc_2020.09-SP6/ICC2/man:/global/apps/fc_2020.09-SP6/doc/LM/man:/global/apps/fc_2020.09-SP6/doc/snps_gui/man:/global/apps/fc_2020.09-SP6/doc/snps_tcl/man:/global/apps/pt_2020.09-SP5-1/py/2.5.1/man:/global/apps/pt_2020.09-SP5-1/doc/gca/man:/global/apps/pt_2020.09-SP5-1/doc/pt/man:/global/apps/pt_2020.09-SP5-1/doc/snps_tcl/man:/global/apps/syn_2020.09-SP5-1/doc/icc/man:/global/apps/syn_2020.09-SP5-1/doc/syn/man:/global/apps/syn_2020.09-SP5-1/doc/snps_tcl/man:/global/apps/syn_2020.09-SP5-1/doc/snps_gui/man:/global/freeware/Linux/2.X/make-3.82/man:/remote/sge8/default/man:/remote/sge8/default/man:/global/etc/modules/3.1.6/man:/usr/share/man:/usr/X11R6/man:/usr/local/man
env(MATE_DESKTOP_SESSION_ID)                     = this-is-deprecated
env(METAWARE_HOME)                               = /global/apps/mwdt_2025.03/MetaWare/arc
env(METAWARE_ROOT)                               = /global/apps/mwdt_2025.03/MetaWare
env(MFLAGS)                                      = -w
env(MODULEPATH)                                  = /global/etc/modules/files/eda:/global/etc/modules/files/eda2:/global/cust_apps_sgip001/modulefiles:/global/snps_apps/modulefiles/eda:/global/export_control_apps/modulefiles/eda:/global/etc/modulefiles/freeware/opensource:/global/cust_apps_sgps001/lynx/admin/modulefiles/mc_servers:/global/script_depot/module:/global/etc/modules/files/flows:/global/lsf/cfadm/etc/modules:/global/etc/modules/files/usr_depot:/remote/vgeuclideproj1/modules:
env(MODULESHOME)                                 = /global/etc/modules/3.1.6
env(MODULES_PLATFORM)                            = x86_64.Linux.4.18
env(MODULES_RC)                                  = /global/etc/modules/modulesrc
env(MODULE_VERSION)                              = 3.1.6
env(MODULE_VERSION_STACK)                        = 3.1.6
env(MONITORING)                                  = YES
env(Malloc)                                      = 1
env(NLSPATH)                                     = /opt/Citrix/VDA/xdl/%L/%N.cat:/opt/Citrix/VDA/xdl/%l_%t.%c/%N.cat:/opt/Citrix/VDA/xdl/%l_%t/%N.cat:/opt/Citrix/VDA/xdl/%l.%c/%N.cat:/opt/Citrix/VDA/xdl/%l/%N.cat
env(OLDPWD)                                      = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/bin
env(OLD_LD_LIBRARY_PATH)                         = /global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/lib:/depot/qsc/QSCR/GCC/lib:/global/freeware/Linux/4.18/gcc-9.2.0/lib:/global/freeware/Linux/4.18/gcc-9.2.0/lib64:/usr/lib/x86_64-linux-gnu:/global/freeware/Linux/RHEL8/python-3.6.3/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/tcl-8.6.8/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/tk-8.6.8/lib:/global/freeware/Linux/RHEL8/python-3.6.3/deps/graphviz-2.24.0/lib:/global/freeware/Linux/RHEL8/python-3.6.3/libs:/depot/qt-everywhere-opensource-5.6.0/lib:/remote/sge8/default/lib/lx24-amd64:/usr/lib:/global/apps/architect_2025.03/ARChitect/lib/linux_x86_64:/global/apps/architect_2025.03/ARChitect/lib/linux:/global/apps/architect_2025.03/xCAM/bin:/global/apps/mwdt_2025.03/MetaWare/arc/bin:/global/apps/zebu_vs_2023.03-SP1/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/tcl:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/NPI/lib/linux64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/platform/linux64/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/FsdbReader/linux64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/share/FsdbWriter/linux64:/usr/local/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/linux64/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/confpro/linux_a_64:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/confpro/linux_a_64/lib:/global/apps/syn_2020.09-SP5-1/icc2/etc/Python/lib:/global/apps/zebu_vs_2023.03-SP1//lib
env(OSTYPE)                                      = linux
env(PARAMETER_FILE)                              = /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/fpga_parff_strategies.xcui
env(PATH)                                        = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3/lib/python3.8/site-packages:::/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/jre11.0.11_9/bin:/global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/bin:/global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/etc:/global/freeware/Linux/4.18/gcc-9.2.0/bin:/global/freeware/Linux/4.18/binutils-2.30/bin:/global/freeware/Linux/RHEL8/python-3.6.3/bin:/global/freeware/Linux/RHEL8/python-3.6.3/deps/bin:/global/freeware/Linux/RHEL8/python-3.6.3/deps/graphviz-2.24.0/bin:/remote/sge8/default/bin/lx24-amd64:/global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME/bin:/global/apps/fc_2020.09-SP6/bin:/global/apps/pt_2020.09-SP5-1/bin:/global/apps/syn_2020.09-SP5-1/bin:/global/apps/architect_2025.03/xCAM/i686-RHEL4-gcc-3.2.3/bin:/global/apps/architect_2025.03/xCAM/bin:/global/apps/architect_2025.03/ARChitect/bin/linux64:/global/apps/mwdt_2025.03/MetaWare/arc/bin:/global/apps/mwdt_2025.03/MetaWare/ide:/global/freeware/Linux/2.X/make-3.82/bin:/global/apps/zebu_vs_2023.03-SP1/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/bin:/remote/sdgregrsnapshot2/NB/linux64_VCS2021.09.2.ZEBU.B4.1/spyglass-src/sgcommon/kernel/source/SPYGLASS_HOME/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10/platform/linux64/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/thirdparty/pigz/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/zsynbatch/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/confpro/bin:/remote/vtgimages/STABLE_BUILDS_FOR_ZEBU/synplify/SYNPLIFY2018.09/linux64_SYNPLIFY2018.09.20190401/syn201809leosp1_061R/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64/bin:/remote/sge8/default/bin/lx-amd64:/bin:/usr/bin:/usr/local/bin:/usr/X11R6/bin:/usr/local/sbin:/usr/sbin:/opt/Citrix/VDA/bin:.
env(PROXIMA_ROOT)                                = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
env(PWD)                                         = /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original
env(PYTHON)                                      = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3
env(PYTHONHOME)                                  = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3
env(PYTHONPATH)                                  = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3/bin:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3/lib:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/lnx64/python-3.8.3/lib/python3.8/site-packages:::
env(QT_FONT_DPI)                                 = 96
env(QT_IM_MODULE)                                = ibus
env(QT_SCALE_FACTOR)                             = 1
env(RDI_APPROOT)                                 = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4
env(RDI_BASEROOT)                                = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
env(RDI_BINROOT)                                 = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/bin
env(RDI_BUILD)                                   = yes
env(RDI_DATADIR)                                 = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/data:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/data
env(RDI_INSTALLROOT)                             = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu
env(RDI_INSTALLVER)                              = vivado_p4
env(RDI_JAVA_PLATFORM)                           = 
env(RDI_JAVA_VERSION)                            = 11.0.11_9
env(RDI_LIBDIR)                                  = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/lib/lnx64.o/Default:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/lib/lnx64.o:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/lib/lnx64.o/Default:/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/lib/lnx64.o
env(RDI_OPT_EXT)                                 = .o
env(RDI_PATCHROOT)                               = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado:
env(RDI_PLATFORM)                                = lnx64
env(RDI_PROG)                                    = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/bin/unwrapped/lnx64.o/vivado
env(RDI_USE_JDK11)                               = True
env(ROCR_VISIBLE_DEVICES)                        = 
env(RT_INTERUPT)                                 = /remote/us01home61/rashour/.oasys/realTime-interrupt.tcl
env(RT_LIBPATH)                                  = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/scripts/rt/data
env(RT_TCL_PATH)                                 = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/scripts/rt/base_tcl/tcl
env(SBD_KRB5CCNAME_VAL)                          = 
env(SESSION_MANAGER)                             = local/unix:@/tmp/.ICE-unix/128399,unix/unix:/tmp/.ICE-unix/128399
env(SGE_CELL)                                    = snps
env(SGE_CLUSTER_NAME)                            = us01_snps_uge865
env(SGE_EXECD_PORT)                              = 537
env(SGE_JSV_TIMEOUT)                             = 100
env(SGE_QMASTER_PORT)                            = 536
env(SGE_ROOT)                                    = /remote/sge8/default
env(SHELL)                                       = /bin/csh
env(SHLVL)                                       = 12
env(SNPSLMD_LICENSE_FILE)                        = 26585@us01genlic:26585@us01snpslmd1
env(SNPS_RHINODB_INTERNAL_DV2ZXF_ENABLE)         = 1
env(SNPS_ZEBU_ADDITIONAL_DEFAULT_COMMANDS)       = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/utf/default_commands.utf
env(SNPS_ZEBU_TARGET_CAPABILITIES)               = /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/target_capabilities.utf
env(SPYGLASS_HOME)                               = /global/apps/spyglass_2024.09-SP2-1/SPYGLASS_HOME
env(SSH_AGENT_PID)                               = 128400
env(SSH_ASKPASS)                                 = /usr/libexec/openssh/gnome-ssh-askpass
env(SSH_AUTH_SOCK)                               = /run/user/10072339/keyring/ssh
env(SSL_CERT_FILE)                               = /global/freeware/Linux/RHEL8/python-3.6.3/deps/ssl/certs/ca-bundle.trust.crt
env(SUBMITCMDSH)                                 = bsub -Is -app comp_zebucae -Jd zebu_compile
env(SYNOPSYS)                                    = /global/apps/syn_2020.09-SP5-1
env(SYNOPSYS_TMAX)                               = /global/apps/syn_2020.09-SP5-1
env(SYNPLIFY_HOME)                               = /remote/vtgimages/STABLE_BUILDS_FOR_ZEBU/synplify/SYNPLIFY2018.09/linux64_SYNPLIFY2018.09.20190401/syn201809leosp1_061R
env(SYNTH_COMMON)                                = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/scripts/rt/data
env(S_COLORS)                                    = auto
env(TCLLIBPATH)                                  = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/tcl
env(TCL_LIBRARY)                                 = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/tps/tcl/tcl8.5
env(TCL_LIBRARY_PATH)                            = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/tcl
env(TERM)                                        = xterm-256color
env(TZ)                                          = EET-2EEST,M4.5.4/23:59:59,M10.5.4/23:59:59
env(USER)                                        = rashour
env(USE_SYSTEMD)                                 = false
env(VCS_HOME)                                    = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VCS/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/VCS/vcs/S-2021.09-2-TZ-20240507_Full64
env(VENDOR)                                      = unknown
env(VERDI_HOME)                                  = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/VERDI/VERDI2021.09/ZEBU/08052024/INSTALL/VERDI/verdi/S-2021.09-SP2-10
env(VERILATOR_ROOT)                              = /global/apps/architect_2025.03/xCAM
env(VIVADO_ENABLE_MULTITHREADING)                = 6
env(VIVADO_ENABLE_MULTI_MACHINE_MPF)             = 0
env(VIVADO_ENABLE_SINGLE_MACHINE_MPF)            = 0
env(VTE_VERSION)                                 = 5204
env(WINDOWID)                                    = 62417666
env(XDG_CURRENT_DESKTOP)                         = MATE
env(XDG_RUNTIME_DIR)                             = /run/user/10072339
env(XDG_SESSION_DESKTOP)                         = mate
env(XDG_SESSION_ID)                              = 82
env(XILINX)                                      = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/ids_lite/ISE
env(XILINX_DSP)                                  = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/ids_lite/ISE
env(XILINX_LOCAL_USER_DATA)                      = no
env(XILINX_PLANAHEAD)                            = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4
env(XILINX_VITIS)                                = 
env(XILINX_VIVADO)                               = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4
env(XIL_CHECK_TCL_DEBUG)                         = False
env(XLSF_UIDDIR)                                 = /global/lsf/lsf_top/10.1.14p6debug/linux3.10-glibc2.17-x86_64/lib/uid
env(XMODIFIERS)                                  = @im=ibus
env(ZCUI_ENABLE_MESSAGE_SYSTEM)                  = 0
env(ZCUI_FPGA_DIR)                               = F00.Original
env(ZCUI_FPGA_FEATURE_TAGS)                      = PDM|multistage|Vtx8
env(ZCUI_FRACTAL_FLOW)                           = 0
env(ZCUI_MESSAGES_CONFIG)                        = task=backend_default_U0_M0_F00_Original|pid=1228136|index=0|tcphost=us01odcvde23280.internal.synopsys.com|tcpport=5202|retry=10|delay=500|blocking=1|nmap=0
env(ZCUI_PROFILER_CRC)                           = 9c41987b
env(ZCUI_PROFILER_DIR)                           = /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/zCui/backup/multibackend_25_5_14_18_51_33/prof
env(ZCUI_TASK_CLASS)                             = IsePar
env(ZCUI_TASK_NAME)                              = backend_default_U0_M0_F00_Original
env(ZCUI_WORK_DIR)                               = /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work
env(ZEBU_ACTIVATE_EMU_QUEUE)                     = TRUE
env(ZEBU_COMPILATION_OBJECTIVE)                  = PERFORMANCE
env(ZEBU_DEBUG_DYN_GRAPH_LOADING)                = 1
env(ZEBU_DEBUG_USE_AUTO_ZXF)                     = 1
env(ZEBU_DEBUG_USE_DFS)                          = 1
env(ZEBU_DEBUG_USE_SIMZILLA)                     = 1
env(ZEBU_DRIVER_PATH)                            = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/drivers
env(ZEBU_ECO_ENABLE)                             = 
env(ZEBU_ENABLE_DDR_DMA)                         = true
env(ZEBU_ENABLE_NEW_ZTDB_RB)                     = 1
env(ZEBU_FPGA_MODULE_DIR)                        = /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0
env(ZEBU_FPGA_ORIGINAL_DIR)                      = /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original
env(ZEBU_FPGA_SRC_DIR)                           = /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.src
env(ZEBU_HYDRA_ENABLE)                           = 1
env(ZEBU_IP_ROOT)                                = /global/apps/zebu_vs_2023.03-SP1/
env(ZEBU_ROOT)                                   = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64
env(ZEBU_SA_ROOT)                                = /remote/vginterfaces1/zebu_sa/ZebuSaRoot_Q-2020.03
env(ZEBU_SDF_ANALYSIS)                           = 1
env(ZEBU_SERIALIZED_ZFPGATIMING_BACK_ANNOTATION) = 1
env(ZEBU_SIMZILLA_VIRTUAL_SLICING)               = 1
env(ZEBU_SYSTEM_DIR)                             = /remote/vginterfaces1/zebu_system_dir/CONFIG.TD/ZSE/zs5_4s.zs_0170
env(ZEBU_XIL)                                    = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/ise/ISE_DS
env(ZEBU_XIL_VIVADO)                             = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado/
env(ZEBU_XIL_VIVADO_FRACTAL)                     = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_fractal/
env(ZEBU_XIL_VIVADO_P2)                          = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p2/
env(ZEBU_XIL_VIVADO_P4)                          = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/
env(ZXLPAR_NOPROGRESSBAR)                        = 1
env(_)                                           = /slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/patches/AR76726/vivado/bin/unwrapped/lnx64.o/vivado
env(_LMFILES_)                                   = /global/etc/modules/files/eda/zebu_vs/2023.03-SP1:/global/etc/modulefiles/freeware/opensource/gmake/3.82:/global/etc/modules/files/eda/mwdt/2025.03:/global/etc/modules/files/eda/architect/2025.03:/global/etc/modules/files/eda/syn/2020.09-SP5-1:/global/etc/modules/files/eda/pt/2020.09-SP5-1:/global/etc/modules/files/eda/fc/2020.09-SP6:/global/etc/modules/files/eda/spyglass/2024.09-SP2-1:/global/etc/modules/files/eda/grd/dw:/global/etc/modulefiles/freeware/opensource/python/3.6.3:/global/etc/modulefiles/freeware/opensource/binutils/2.30:/global/etc/modulefiles/freeware/opensource/gcc/9.2.0:/global/lsf/cfadm/etc/modules/lsf/us01_zebutrain
env(__LSF_JOB_TMPDIR__)                          = /tmp/84738968.tmpdir
[SW_FPGA] - ZEBU compilation
[SW_FPGA] - start ZEBU_link
In phase:vivado_link
##  phase:vivado_link  -  Host: odcphy-vg-1079.internal.synopsys.com  -  MemFree: 223 GB  -  LoadAverage (5s|5min|15min / NBcpu): 11.31|18.63|22.43 / 40  MemAvail: 230 GB

[SW_FPGA] - INFO : place.genOldSSIUtilTextReport true
[SW_FPGA] - INFO : Vivado Parameters used 
VIVADO_ENABLE_MULTITHREADING=6
VIVADO_ENABLE_MULTI_MACHINE_MPF=0
VIVADO_ENABLE_SINGLE_MACHINE_MPF=0

[SW_FPGA] - INFO : top fpga name is: fx_top
[SW_FPGA] - INFO : bitgen options sets [-w -g DriveDONE:Yes -g persist:x32 -g StartUpClk:CCLK -g OverTempPowerDown:Enable] 
387 Beta devices matching pattern found, 219 enabled.
enable_beta_device: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.027 ; gain = 4.020 ; free physical = 227972 ; free virtual = 494067
[SW_FPGA] - INFO : Default Vivado params loaded
[SW_FPGA] - INFO : Disable place.autoLaguna
[SW_FPGA] - INFO : place.opportunisticLagunaRegUse  false
[SW_FPGA] - INFO : physynth.enableLagunaSites  false
[SW_FPGA] - INFO : physynth.slrCrossingOptTnsInExplore false
[SW_FPGA] - INFO : place.placeApiCheckGTPortPinDirection 0
[SW_FPGA] - INFO : VIVADO_FORCE_REPLICATION=ON
[SW_FPGA] - INFO : Disabling PSIP in Emulation mode
[SW_FPGA] - INFO : Disabling Equivalent Rewiring
[SW_FPGA] - INFO : Falling Back to older implementation of Native TDM
[SW_FPGA] - INFO : Advanced Vivado Debug parameters [Enabled]
[SW_FPGA] - INFO : Disable  place.enforceSameSourceForClockDelayGroup
[SW-FPGA] - INFO : FW_ip.tcl not found, no FW IP sourced
[SW_FPGA] - INFO : Adding Files in full Netlist Assembly flow 

[SW_FPGA] - INFO : Source files loading ...

[SW_FPGA] - INFO : adding files ...
[SW_FPGA] - INFO : adding fx_top.edf file
[SW_FPGA]: Link design
Command: link_design -top fx_top -part xcvu19p-fsva3824-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvu19p-fsva3824-1-e
Parsing EDIF File [./fx_top.edf]
Finished Parsing EDIF File [./fx_top.edf]
Netlist sorting complete. Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 4905.777 ; gain = 36.117 ; free physical = 222709 ; free virtual = 487198
INFO: [Netlist 29-17] Analyzing 11685 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-479] Netlist was created with Zebu Edif Generator   Tue 7 5 2024 - 21:10:19 v2.0
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.23 . Memory (MB): peak = 6382.672 ; gain = 0.000 ; free physical = 217535 ; free virtual = 482029
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9680 instances were transformed.
  AND2 => LUT2: 7 instances
  AND3 => LUT3: 1 instance 
  AND4 => LUT4: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FD => FDRE: 1879 instances
  FDC => FDCE: 3 instances
  FDE => FDRE: 4660 instances
  FDR => FDRE: 6 instances
  FD_1 => FDRE (inverted pins: C): 5 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 37 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 18 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 2 instances
  LD => LDCE: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  OR2 => LUT2: 8 instances
  OR3 => LUT3: 267 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 48 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1482 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 83 instances
  RAM32X1S => RAM32X1S (RAMS32): 1024 instances
  RAM32X2S => RAM32X2S (RAMS32(x2)): 135 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:02:18 ; elapsed = 00:02:29 . Memory (MB): peak = 6382.672 ; gain = 3563.645 ; free physical = 217447 ; free virtual = 481942
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold, general.maxThreads
[SW_FPGA] - INFO : Sources files loaded and linked
[SW_FPGA] - INFO : Vivado params selectable: Delete Empty Hierarchy with Dont touch => [enabled]
[SW_FPGA] - hw_type is zs5
[SW_FPGA] - INFO : Vivado params selectable: Multithreading value = 6
[SW_FPGA] - INFO : Vivado params selectable: Global Hold Iter => [enabled]
[SW_FPGA] - INFO : Vivado params selectable: route SLL Assignment  => [enabled]
[SW_FPGA] - INFO : Vivado params selectable: place_design BUFG insertion in 2017.3  => [enabled]
[SW_FPGA] - INFO : Vivado params selectable: Soft Constraints Relax = 5
[SW_FPGA] - INFO : Vivado params selectable: Soft Constraints Max Terminals = 300000
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_set_options_variable 1 mins
[SW_FPGA] - INFO : Vivado message settings set

TDM Marking of properties happened in zNetgen


  


[SW-FPGA] - INFO: zVivado_get_control_set_preopt
report_control_sets: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:01 . Memory (MB): peak = 6382.672 ; gain = 0.000 ; free physical = 220593 ; free virtual = 485066
     |- Control Set            : 7889
[SW_FPGA] - REPORTS : running zVreports_fpgaIO
  |- Total interface : 40 IO + 0 MGT IO
      |- 35  	 Socket input
      |- 5  	 Socket output
      |- 0  	 MGT_Socket input
      |- 0 	 MGT_Socket output
           |- MGT version: GT_GP

[SW_FPGA] - REPORTS : running zVreports_fpgaIO_distribution target=zs5
+----------------------------------++-----------------------------+
| bank 38 | R=0     | S=0          || bank 78 | R=0     | S=0     |
| bank 37 | R=0     | S=0          || bank 77 | R=0     | S=0     |
| bank 36 | R=0     | S=0          || bank 76 | R=0     | S=0     |
| bank 35 | R=0     | S=0          || bank 75 | R=0     | S=0     |
| bank 34 | R=0     | S=0          || bank 74 | R=0     | S=0     |
+----------------------------------++-----------------------------+
| bank 33 | R=0     | S=0          || bank 73 | R=0     | S=0     |
| bank 32 | R=2     | S=5          || bank 72 | R=0     | S=0     |
| bank 31 | R=0     | S=0          || bank 71 | R=0     | S=0     |
| bank 30 | R=0     | S=0          || bank 70 | R=0     | S=0     |
| bank 29 | R=11    | S=0          || bank 69 | R=0     | S=0     |
+----------------------------------++-----------------------------+
| bank 28 | R=0     | S=0          || bank 68 | R=0     | S=0     |
| bank 27 | R=0     | S=0          || bank 67 | R=0     | S=0     |
| bank 26 | R=11    | S=0          || bank 66 | R=0     | S=0     |
| bank 25 | R=0     | S=0          || bank 65 | R=0     | S=0     |
| bank 24 | R=11    | S=0          || bank 64 | R=0     | S=0     |
+----------------------------------++-----------------------------+
| bank 23 | R=0     | S=0          || bank 63 | R=0     | S=0     |
| bank 22 | R=0     | S=0          || bank 62 | R=0     | S=0     |
| bank 21 | R=0     | S=0          || bank 61 | R=0     | S=0     |
| bank 20 | R=0     | S=0          || bank 60 | R=0     | S=0     |
| bank 19 | R=0     | S=0          || bank 59 | R=0     | S=0     |
+----------------------------------++-----------------------------+
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1_AR76726 (lin64) Build 4044071 Fri Nov  3 11:45:33 MDT 2023
| Date         : Wed May 14 19:12:26 2025
| Host         : odcphy-vg-1079 running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command      : report_utilization -file ./fpga_reports/vivado/report_linked_ulization.rpt
| Design       : fx_top
| Device       : xcvu19p-fsva3824-1-e
| Speed File   : -1
| Design State : Synthesized
--------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity and Clocking Utilization
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs*                  | 257990 |     4 |          0 |   4085760 |  6.31 |
|   LUT as Logic             | 236043 |     4 |          0 |   4085760 |  5.78 |
|   LUT as Memory            |  21947 |     0 |          0 |    956160 |  2.30 |
|     LUT as Distributed RAM |  13341 |     0 |            |           |       |
|     LUT as Shift Register  |   8606 |     0 |            |           |       |
| CLB Registers              | 121963 |    53 |          0 |   8171520 |  1.49 |
|   Register as Flip Flop    | 121707 |    18 |          0 |   8171520 |  1.49 |
|   Register as Latch        |    256 |    35 |          0 |   8171520 | <0.01 |
| CARRY8                     |   1992 |     0 |          0 |    510720 |  0.39 |
| F7 Muxes                   |     32 |     0 |          0 |   2042880 | <0.01 |
| F8 Muxes                   |     16 |     0 |          0 |   1021440 | <0.01 |
| F9 Muxes                   |      0 |     0 |          0 |    510720 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 0      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 494    |          Yes |           - |          Set |
| 5632   |          Yes |           - |        Reset |
| 2030   |          Yes |         Set |            - |
| 113807 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   88 |     0 |          0 |      2160 |  4.07 |
|   RAMB36/FIFO*    |   87 |     0 |          0 |      2160 |  4.03 |
|     FIFO36E2 only |    9 |       |            |           |       |
|     RAMB36E2 only |   78 |       |            |           |       |
|   RAMB18          |    2 |     0 |          0 |      4320 |  0.05 |
|     RAMB18E2 only |    2 |       |            |           |       |
| URAM              |    0 |     0 |          0 |       320 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    2 |     0 |          0 |      3840 |  0.05 |
|   DSP48E2 only |    2 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| Bonded IOB      |  136 |   136 |          0 |      2072 |  6.56 |
| HPIOB_M         |   66 |    66 |          0 |       912 |  7.24 |
|   INPUT         |   37 |       |            |           |       |
|   OUTPUT        |   17 |       |            |           |       |
|   BIDIR         |   12 |       |            |           |       |
| HPIOB_S         |   68 |    68 |          0 |       912 |  7.46 |
|   INPUT         |   39 |       |            |           |       |
|   OUTPUT        |   19 |       |            |           |       |
|   BIDIR         |   10 |       |            |           |       |
| HPIOB_SNGL      |    2 |     2 |          0 |       152 |  1.32 |
|   INPUT         |    0 |       |            |           |       |
|   OUTPUT        |    2 |       |            |           |       |
|   BIDIR         |    0 |       |            |           |       |
| HPIOBDIFFINBUF  |   39 |    39 |          0 |       960 |  4.06 |
|   DIFFINBUF     |   39 |    39 |            |           |       |
| HPIOBDIFFOUTBUF |    5 |     5 |          0 |       960 |  0.52 |
|   OBUFDS        |    5 |     5 |            |           |       |
+-----------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   31 |     0 |          0 |      1936 |  1.60 |
|   BUFGCE             |    8 |     0 |          0 |       976 |  0.82 |
|   BUFGCE_DIV         |    0 |     0 |          0 |       160 |  0.00 |
|   BUFG_GT            |    5 |     0 |          0 |       480 |  1.04 |
|   BUFGCTRL*          |    9 |     0 |          0 |       320 |  2.81 |
| PLL                  |    6 |     0 |          0 |        80 |  7.50 |
| MMCM                 |    2 |     0 |          0 |        40 |  5.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTYE4_CHANNEL   |    4 |     4 |          0 |        48 |  8.33 |
| GTYE4_COMMON    |    1 |     0 |          0 |        12 |  8.33 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        24 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         8 |  0.00 |
| SYSMONE4        |    1 |     0 |          0 |         4 | 25.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |        16 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         4 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         4 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         4 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         8 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         4 |  0.00 |
| STARTUPE3   |    1 |     0 |          0 |         4 | 25.00 |
+-------------+------+-------+------------+-----------+-------+


8. Primitives
-------------

+---------------+--------+---------------------+
|    Ref Name   |  Used  | Functional Category |
+---------------+--------+---------------------+
| LUT1          | 119363 |                 CLB |
| FDRE          | 113807 |            Register |
| LUT3          |  49365 |                 CLB |
| LUT6          |  29660 |                 CLB |
| RAMD32        |  21010 |                 CLB |
| LUT2          |  14953 |                 CLB |
| LUT4          |  14002 |                 CLB |
| LUT5          |  13170 |                 CLB |
| SRLC32E       |   7531 |                 CLB |
| FDCE          |   5376 |            Register |
| RAMS32        |   4258 |                 CLB |
| FDSE          |   2030 |            Register |
| CARRY8        |   1992 |                 CLB |
| SRLC16E       |   1066 |                 CLB |
| FDPE          |    494 |            Register |
| LDCE          |    256 |            Register |
| RAMB36E2      |     78 |            BLOCKRAM |
| RAMD64E       |     64 |                 CLB |
| IBUFCTRL      |     59 |              Others |
| DIFFINBUF     |     39 |                 I/O |
| MUXF7         |     32 |                 CLB |
| OBUF          |     28 |                 I/O |
| OBUFT         |     22 |                 I/O |
| INBUF         |     20 |                 I/O |
| MUXF8         |     16 |                 CLB |
| SRL16E        |      9 |                 CLB |
| FIFO36E2      |      9 |            BLOCKRAM |
| BUFGCTRL      |      9 |               Clock |
| BUFGCE        |      8 |               Clock |
| PLLE4_ADV     |      6 |               Clock |
| OBUFDS        |      5 |                 I/O |
| BUFG_GT       |      5 |               Clock |
| IBUFDS_GTE4   |      4 |                 I/O |
| GTYE4_CHANNEL |      4 |            Advanced |
| INV           |      3 |                 CLB |
| BUFG_GT_SYNC  |      3 |               Clock |
| RAMB18E2      |      2 |            BLOCKRAM |
| MMCME4_ADV    |      2 |               Clock |
| DSP48E2       |      2 |          Arithmetic |
| SYSMONE4      |      1 |            Advanced |
| STARTUPE3     |      1 |       Configuration |
| GTYE4_COMMON  |      1 |            Advanced |
+---------------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. SLR Connectivity and Clocking Utilization
---------------------------------------------

+----------+-----------------+---------+-----------------+--------------+-------+-------+
|          | Total SLLs Used | (%)SLLs | BUFGs/BUFGCTRLs | BUFH/BUFHCEs | BUFRs | MMCMs |
+----------+-----------------+---------+-----------------+--------------+-------+-------+
| SLR3     |                 |         |               0 |            0 |     0 |     0 |
| ||||||-> |               0 |    0.00 |                 |              |       |       |
| SLR2     |                 |         |               0 |            0 |     0 |     0 |
| ||||||-> |               0 |    0.00 |                 |              |       |       |
| SLR1     |                 |         |               0 |            0 |     0 |     0 |
| ||||||-> |               0 |    0.00 |                 |              |       |       |
| SLR0     |                 |         |               0 |            0 |     0 |     0 |
+----------+-----------------+---------+-----------------+--------------+-------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 |    0 |    0 |    0 |
| SLR2      |    0 |    0 |    0 |    0 |
| SLR1      |    0 |    0 |    0 |    0 |
| SLR0      |    0 |    0 |    0 |    0 |
+-----------+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+-----------+------+---------+------------+-------------+---------------+-----------+-------+------+------+
| SLR Index | CLBs | (%)CLBs | Total LUTs | Memory LUTs | (%)Total LUTs | Registers | BRAMs | URAM | DSPs |
+-----------+------+---------+------------+-------------+---------------+-----------+-------+------+------+
| SLR3      |    0 |    0.00 |          0 |           0 |          0.00 |         0 |     0 |    0 |    0 |
| SLR2      |    0 |    0.00 |          0 |           0 |          0.00 |         0 |     0 |    0 |    0 |
| SLR1      |    0 |    0.00 |          0 |           0 |          0.00 |         0 |     0 |    0 |    0 |
| SLR0      |    0 |    0.00 |          0 |           0 |          0.00 |         0 |     0 |    0 |    0 |
+-----------+------+---------+------------+-------------+---------------+-----------+-------+------+------+
| Total     |    0 |         |          0 |           0 |               |         0 |     0 |    0 |    0 |
+-----------+------+---------+------------+-------------+---------------+-----------+-------+------+------+


14. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |         2 |    0.37 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |        90 |   16.54 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |        44 |   10.00 |          0 |     0.00 |          0 |     0.00 |   4 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       136 |         |          0 |          |          0 |          |   4 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+



    #################################################################################
    ##                 STEP VIVADO : NETLIST_ANALYSIS_PREPROCESSING                ##
    #################################################################################
In phase:linked_analysis
##  phase:linked_analysis  -  Host: odcphy-vg-1079.internal.synopsys.com  -  MemFree: 215 GB  -  LoadAverage (5s|5min|15min / NBcpu): 20.11|17.30|21.09 / 40  MemAvail: 220 GB

[SW_FPGA] - INFO : start netlist_analys_preproc phase
netlist_analys_preproc start time: 1747239148
netlist_analys_preproc start date: Wed May 14 19:12:28 EEST 2025


[SW_FPGA] - INFO : Check Multidriver Nets
    |- No multi driven nets found





  

    #################################################################################
    ##                             STEP VIVADO : READ_CONSTRAINTS                  ##
    #################################################################################
In phase:constraints
##  phase:constraints  -  Host: odcphy-vg-1079.internal.synopsys.com  -  MemFree: 215 GB  -  LoadAverage (5s|5min|15min / NBcpu): 17.32|16.80|20.89 / 40  MemAvail: 220 GB

[SW_FPGA] - INFO : start read_constraints phase
read_constraints start time: 1747239155
read_constraints start date: Wed May 14 19:12:35 EEST 2025

Parsing XDC File [/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original/design.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:646]
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[0]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:646]
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[1]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:646]
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[2]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:646]
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[3]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks [/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:646]
INFO: [Timing 38-2] Deriving generated clocks [/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:646]
create_generated_clock: Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 7848.047 ; gain = 778.422 ; free physical = 218756 ; free virtual = 483163
WARNING: [Vivado 12-508] No pins matched 'wc_ip_top/wrapper/qiwc_ip_cluster/wc_ctrl_dut_event_0[*]/zwc_pclk_r_reg/Q'. [/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:720]
WARNING: [Constraints 18-4434] Global Clock Buffer 'design/U0_M0_F0/F00_ClockGen/wrapper/ts_clockgen_pclkgen/bufg_pclk_dut' is LOCed to site 'BUFGCE_X1Y217'. Using a LOC constraint to assign the placement of a Global Clock Buffer can result in sub-optimal placement results. [/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original/design.xdc:1005]
Resolution: Remove the LOC constraint and use the CLOCK_REGION constraint to assign a Global Clock Buffer to a CLOCK_REGION.
Finished Parsing XDC File [/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original/design.xdc]
read_xdc: Time (s): cpu = 00:01:57 ; elapsed = 00:01:39 . Memory (MB): peak = 8040.984 ; gain = 1658.312 ; free physical = 218862 ; free virtual = 483081

[SW-FPGA] - INFO: Updating TDM Budget to 100 ns based on DRIVER CLK PERIOD
[INFO] set_native_equalization 1747239254 07:14:14 PM start
[INFO] set_native_equalization: Native Optimization: EQUALIZATION (RX_BITSLICE)
[INFO] set_native_equalization: => No RX_BITSLICE found in '*socket_*' hierarchy.
[INFO] set_native_equalization 1747239254 07:14:14 PM done
[INFO] set_native_pre_emphasis: Native Optimization: PRE_EMPHASIS (TX_BITSLICE)
[INFO] set_native_pre_emphasis 1747239254 07:14:14 PM start
[INFO] set_native_pre_emphasis: => No TX_BITSLICE found in '*socket_*' hierarchy.
[INFO] set_native_pre_emphasis: 1747239255 07:14:15 PM done
[INFO] preplace_native_tx_local_dv_domain: Preplace Native TX Local DV Domain
[INFO] preplace_native_tx_local_dv_domain 1747239255 07:14:15 PM start
[INFO] preplace_native_tx_local_dv_domain: 1747239255 07:14:15 PM done
[SW_FPGA] - INFO : zVivado_remove_unused_pblocks done

[SW_FPGA] - INFO_PROC : running pVivado_SetFalsePath_Latch2Latch


[SW_FPGA] - INFO : 0 input pins to stop timing at found.

[SW-FPGA] - start ZEBU_opt


  

  #################################################################################
  ##                             STEP VIVADO : OPT_DESIGN                        ##
  #################################################################################
In phase:opt
##  phase:opt  -  Host: odcphy-vg-1079.internal.synopsys.com  -  MemFree: 215 GB  -  LoadAverage (5s|5min|15min / NBcpu): 8.51|14.29|19.57 / 40  MemAvail: 219 GB

[SW_FPGA] - INFO : start opt_design phase
opt_design start time: 1747239260
opt_design start date: Wed May 14 19:14:20 EEST 2025

[SW-FPGA] - INFO: CELL BLOAT FACTOR ON QIWC IS NOT ENABLED
[SW_FPGA] - INFO : Vivado params selectable: printSelectedMessagesForEmulation => [Enabled]
[SW_FPGA] - INFO : Vivado opt_design_options [  -hier_fanout_limit 512 -retarget -propconst -sweep -bufg_opt  ] 

Command: opt_design -hier_fanout_limit 512 -retarget -propconst -sweep -bufg_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 8053.008 ; gain = 12.023 ; free physical = 220351 ; free virtual = 483942

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Common 17-14] Message 'Opt 31-1287' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Retarget | Checksum: 145bfbf5d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 8437.008 ; gain = 384.000 ; free physical = 220529 ; free virtual = 484122

Phase 2 Constant propagation
Phase 2 Constant propagation | Checksum: 13ea9ffd2

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 8437.008 ; gain = 384.000 ; free physical = 220433 ; free virtual = 484092

Phase 3 Sweep
Phase 3 Sweep | Checksum: 115640f6e

Time (s): cpu = 00:02:46 ; elapsed = 00:02:38 . Memory (MB): peak = 8437.008 ; gain = 384.000 ; free physical = 216937 ; free virtual = 480982

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 121af35a0

Time (s): cpu = 00:02:55 ; elapsed = 00:02:45 . Memory (MB): peak = 8437.008 ; gain = 384.000 ; free physical = 216574 ; free virtual = 480594

Phase 5 Fanout optimization
special-module max-fanout 4294967295 > all-module max-fanout 512 will be ignored.
Phase 5 Fanout optimization | Checksum: 19146e7fb

Time (s): cpu = 00:02:58 ; elapsed = 00:02:48 . Memory (MB): peak = 8437.008 ; gain = 384.000 ; free physical = 216571 ; free virtual = 480591

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1322189fa

Time (s): cpu = 00:03:11 ; elapsed = 00:03:01 . Memory (MB): peak = 8437.008 ; gain = 384.000 ; free physical = 220198 ; free virtual = 484146
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |           17271  |           22403  |                                         114837  |
|  Constant propagation     |            6852  |           57374  |                                         127223  |
|  Sweep                    |               0  |           67288  |                                         122351  |
|  BUFG optimization        |               1  |               0  |                                              5  |
|  Fanout optimization      |               4  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               1  |                                         116233  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d9d63f83

Time (s): cpu = 00:03:21 ; elapsed = 00:03:11 . Memory (MB): peak = 8437.008 ; gain = 384.000 ; free physical = 220204 ; free virtual = 484149

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8437.008 ; gain = 0.000 ; free physical = 220199 ; free virtual = 484144
Ending Netlist Obfuscation Task | Checksum: d9d63f83

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8437.008 ; gain = 0.000 ; free physical = 220199 ; free virtual = 484144
INFO: [Common 17-83] Releasing license: Implementation
117921 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:35 ; elapsed = 00:03:21 . Memory (MB): peak = 8437.008 ; gain = 396.023 ; free physical = 220207 ; free virtual = 484152
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold, general.maxThreads
[INFO] zs5_apply_ddr4_workaround: Adding CLOCK_DEDICATED_ROUTE=SAME_CMT_COLUMN constraint for DDR4 IP when needed: NO DDR4 FOUND
[SW_FPGA] - INFO : elapsed time of the procedure zs5_apply_ddr4_workaround 1 mins

[SW_FPGA] - INFO : source external vivado TCL file (vivado_soft_constraints.tcl) post-OPT
[SW_FPGA] - INFO : Vivado soft constraints are not loaded, turn on env(ZEBU_VIVADO_ENABLE_SC) to apply the feature.
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_apply_soft_constraints 1 mins


  

    #################################################################################
    ##             STEP VIVADO : POST_OPT_NETLIST_ANALYS_PROCESSING                ##
    #################################################################################
[SW_FPGA] - INFO : start post_opt_netlist_analys_preproc phase
post_opt_netlist_analys_preproc start time: 1747239461
post_opt_netlist_analys_preproc start date: Wed May 14 19:17:41 EEST 2025

[SW_FPGA] - INFO : BRAM_Clock_domain [Enabled]
[SW_FPGA] - INFO : elapsed time of the procedure zS5_BRAM_Clock_domain 1 mins

[SW-FPGA] - INFO : No MUXCY/XORCY in the netlist
[SW-FPGA] : PROC : Running zS5_MessagePort_constraints. Number of ZRM BANK: 0 

[SW_FPGA] - INFO_PROC : running zVivado_Hold_TAPDELAY
[SW_FPGA] - INFO : zS5_MGT_GT_fanoutOpt  
WARNING: [Vivado 12-508] No pins matched 'design/*l2_mux_*/wrapper/countreg_reg*/Q'.
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of [get_pins design/*l2_mux_*/wrapper/countreg_reg*/Q]'.
    |- found: 0 cells do be optimized with fanout of 4


[SW_FPGA] - start ZEBU_place


  

  #################################################################################
  ##                             STEP VIVADO : PLACE_DESIGN                      ##
  #################################################################################
In phase:place
##  phase:place  -  Host: odcphy-vg-1079.internal.synopsys.com  -  MemFree: 215 GB  -  LoadAverage (5s|5min|15min / NBcpu): 20.17|17.87|19.80 / 40  MemAvail: 219 GB

[SW_FPGA] - INFO : start place_design phase
place_design start time: 1747239466
place_design start date: Wed May 14 19:17:46 EEST 2025

[SW_FPGA] - INFO : Vivado place_design_options []

Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 8441.016 ; gain = 0.000 ; free physical = 220178 ; free virtual = 484124
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9bf74ca0

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.25 . Memory (MB): peak = 8441.016 ; gain = 0.000 ; free physical = 220177 ; free virtual = 484123
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[0]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[1]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[2]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[3]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 8441.016 ; gain = 0.000 ; free physical = 220276 ; free virtual = 484111

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[0]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[1]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[2]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[3]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15cca9722

Time (s): cpu = 00:01:49 ; elapsed = 00:01:25 . Memory (MB): peak = 8441.016 ; gain = 0.000 ; free physical = 218936 ; free virtual = 483106

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f5774a0e

Time (s): cpu = 00:03:12 ; elapsed = 00:02:07 . Memory (MB): peak = 9302.895 ; gain = 861.879 ; free physical = 241307 ; free virtual = 505039

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f5774a0e

Time (s): cpu = 00:03:12 ; elapsed = 00:02:08 . Memory (MB): peak = 9302.895 ; gain = 861.879 ; free physical = 241307 ; free virtual = 505039
Phase 1 Placer Initialization | Checksum: 1f5774a0e

Time (s): cpu = 00:03:13 ; elapsed = 00:02:08 . Memory (MB): peak = 9302.895 ; gain = 861.879 ; free physical = 241231 ; free virtual = 504963

Phase 2 Global Placement
Attempting to get a license: imp_emulation
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Feature available: imp_emulation

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23b90071d

Time (s): cpu = 00:03:36 ; elapsed = 00:02:22 . Memory (MB): peak = 9302.895 ; gain = 861.879 ; free physical = 240797 ; free virtual = 504525

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 9302.895 ; gain = 0.000 ; free physical = 240790 ; free virtual = 504519

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 23b90071d

Time (s): cpu = 00:03:36 ; elapsed = 00:02:23 . Memory (MB): peak = 9302.895 ; gain = 861.879 ; free physical = 240794 ; free virtual = 504523

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 25194e0e8

Time (s): cpu = 00:03:53 ; elapsed = 00:02:32 . Memory (MB): peak = 9302.895 ; gain = 861.879 ; free physical = 240626 ; free virtual = 504359

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: 25194e0e8

Time (s): cpu = 00:03:54 ; elapsed = 00:02:32 . Memory (MB): peak = 9302.895 ; gain = 861.879 ; free physical = 240621 ; free virtual = 504356

Phase 2.5 Global Place Phase1
Phase 2.5 Global Place Phase1 | Checksum: 27bc4e77a

Time (s): cpu = 00:08:31 ; elapsed = 00:05:46 . Memory (MB): peak = 10928.809 ; gain = 2487.793 ; free physical = 235540 ; free virtual = 498707

Phase 2.6 Global Place Phase2
Phase 2.6 Global Place Phase2 | Checksum: 27e6c21e4

Time (s): cpu = 00:09:02 ; elapsed = 00:06:04 . Memory (MB): peak = 10928.809 ; gain = 2487.793 ; free physical = 234938 ; free virtual = 498106
Phase 2 Global Placement | Checksum: 27e6c21e4

Time (s): cpu = 00:09:02 ; elapsed = 00:06:04 . Memory (MB): peak = 10928.809 ; gain = 2487.793 ; free physical = 235198 ; free virtual = 498366

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27e6c21e4

Time (s): cpu = 00:09:13 ; elapsed = 00:06:14 . Memory (MB): peak = 10928.809 ; gain = 2487.793 ; free physical = 234570 ; free virtual = 497738

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17c838a64

Time (s): cpu = 00:09:33 ; elapsed = 00:06:24 . Memory (MB): peak = 10928.809 ; gain = 2487.793 ; free physical = 233346 ; free virtual = 496514

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 259c9b41b

Time (s): cpu = 00:09:36 ; elapsed = 00:06:26 . Memory (MB): peak = 10928.809 ; gain = 2487.793 ; free physical = 233443 ; free virtual = 496611

Phase 3.4 Small Shape DP

Phase 3.4.1 splitSLRCrossingNets
Phase 3.4.1 splitSLRCrossingNets | Checksum: 1eb7b341c

Time (s): cpu = 00:09:37 ; elapsed = 00:06:26 . Memory (MB): peak = 10928.809 ; gain = 2487.793 ; free physical = 233452 ; free virtual = 496620
Phase 3.4 Small Shape DP | Checksum: 1b53d0bcb

Time (s): cpu = 00:12:36 ; elapsed = 00:08:02 . Memory (MB): peak = 10928.809 ; gain = 2487.793 ; free physical = 192342 ; free virtual = 456601
Phase 3 Detail Placement | Checksum: 1b53d0bcb

Time (s): cpu = 00:12:37 ; elapsed = 00:08:03 . Memory (MB): peak = 10928.809 ; gain = 2487.793 ; free physical = 190895 ; free virtual = 455138

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PostCommitOpt Emulation
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 11087.488 ; gain = 0.000 ; free physical = 189668 ; free virtual = 453935
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[0]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[1]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[2]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
WARNING: [Timing 38-278] The instance 'design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_wrapper_0/xcvup_gty_qpll_12G_inst_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_0/inst/gen_gtwizard_gtye4_top_socket_gt_sys_simplex_gt_xcvup_gty_qpll_12G_gtwizard_gtye4_inst_0/gen_gtwizard_gtye4_gen_channel_container[0]_gen_enabled_channel_gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen_gen_gtye4_channel_inst[3]_GTYE4_CHANNEL_PRIM_INST' has TXRATE pins that are not constant, so the worst case divide value of 1 will be used for automatic derivation of generated clocks
Phase 4.1 PostCommitOpt Emulation | Checksum: 2cb124902

Time (s): cpu = 00:14:48 ; elapsed = 00:09:07 . Memory (MB): peak = 11087.488 ; gain = 2646.473 ; free physical = 225760 ; free virtual = 490892
Post Placement Optimization Initialization | Checksum: 2cb124902
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 11087.488 ; gain = 0.000 ; free physical = 210423 ; free virtual = 475653

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2cb124902

Time (s): cpu = 00:15:37 ; elapsed = 00:09:40 . Memory (MB): peak = 11087.488 ; gain = 2646.473 ; free physical = 210583 ; free virtual = 475817

Phase 4.3 Emu-Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                2x2|                2x2|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2cb124902

Time (s): cpu = 00:15:39 ; elapsed = 00:09:42 . Memory (MB): peak = 11087.488 ; gain = 2646.473 ; free physical = 210397 ; free virtual = 475632
Phase 4.3 Emu-Placer Reporting | Checksum: 2cb124902

Time (s): cpu = 00:15:40 ; elapsed = 00:09:43 . Memory (MB): peak = 11087.488 ; gain = 2646.473 ; free physical = 210370 ; free virtual = 475605

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 11087.488 ; gain = 0.000 ; free physical = 210371 ; free virtual = 475607

Time (s): cpu = 00:15:40 ; elapsed = 00:09:44 . Memory (MB): peak = 11087.488 ; gain = 2646.473 ; free physical = 210371 ; free virtual = 475607
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d899b786

Time (s): cpu = 00:15:41 ; elapsed = 00:09:45 . Memory (MB): peak = 11087.488 ; gain = 2646.473 ; free physical = 210371 ; free virtual = 475606
Ending Placer Task | Checksum: 1db8a1062

Time (s): cpu = 00:15:42 ; elapsed = 00:09:46 . Memory (MB): peak = 11087.488 ; gain = 2646.473 ; free physical = 210330 ; free virtual = 475566
INFO: [Common 17-83] Releasing license: Implementation
INFO: [#UNDEF] InstructionCount: 0.000E+00
117941 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:16:10 ; elapsed = 00:09:57 . Memory (MB): peak = 11087.488 ; gain = 2650.480 ; free physical = 211250 ; free virtual = 476808
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold, general.maxThreads

# ===========================================
# place_design Summary
# ===========================================

reportFile : ./fpga_reports/vivado/report_place_utilization.rpt
Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1_AR76726 (lin64) Build 4044071 Fri Nov  3 11:45:33 MDT 2023
| Date         : Wed May 14 19:28:16 2025
| Host         : odcphy-vg-1079 running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command      : report_utilization -return_string
| Design       : fx_top
| Device       : xcvu19p-fsva3824-1-e
| Speed File   : -1
| Design State : Fully Placed
--------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| CLB LUTs                   | 143255 |     0 |          0 |   4085760 |  3.51 |
|   LUT as Logic             | 131914 |     0 |          0 |   4085760 |  3.23 |
|   LUT as Memory            |  11341 |     0 |          0 |    956160 |  1.19 |
|     LUT as Distributed RAM |  10901 |     0 |            |           |       |
|     LUT as Shift Register  |    440 |     0 |            |           |       |
| CLB Registers              |  73727 |    57 |          0 |   8171520 |  0.90 |
|   Register as Flip Flop    |  73472 |    22 |          0 |   8171520 |  0.90 |
|   Register as Latch        |    255 |    35 |          0 |   8171520 | <0.01 |
| CARRY8                     |   1739 |     0 |          0 |    510720 |  0.34 |
| F7 Muxes                   |      0 |     0 |          0 |   2042880 |  0.00 |
| F8 Muxes                   |      0 |     0 |          0 |   1021440 |  0.00 |
| F9 Muxes                   |      0 |     0 |          0 |    510720 |  0.00 |
+----------------------------+--------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 488   |          Yes |           - |          Set |
| 3988  |          Yes |           - |        Reset |
| 1543  |          Yes |         Set |            - |
| 67708 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+-------+------------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+-------+------------+-----------+-------+
| CLB                                        |  33282 |     0 |          0 |    510720 |  6.52 |
|   CLBL                                     |  24762 |     0 |            |           |       |
|   CLBM                                     |   8520 |     0 |            |           |       |
| LUT as Logic                               | 131914 |     0 |          0 |   4085760 |  3.23 |
|   using O5 output only                     |   1819 |       |            |           |       |
|   using O6 output only                     |  83216 |       |            |           |       |
|   using O5 and O6                          |  46879 |       |            |           |       |
| LUT as Memory                              |  11341 |     0 |          0 |    956160 |  1.19 |
|   LUT as Distributed RAM                   |  10901 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |    166 |       |            |           |       |
|     using O5 and O6                        |  10735 |       |            |           |       |
|   LUT as Shift Register                    |    440 |     0 |            |           |       |
|     using O5 output only                   |      0 |       |            |           |       |
|     using O6 output only                   |    408 |       |            |           |       |
|     using O5 and O6                        |     32 |       |            |           |       |
| CLB Registers                              |  73727 |     0 |          0 |   8171520 |  0.90 |
|   Register driven from within the CLB      |  36975 |       |            |           |       |
|   Register driven from outside the CLB     |  36752 |       |            |           |       |
|     LUT in front of the register is unused |  21975 |       |            |           |       |
|     LUT in front of the register is used   |  14777 |       |            |           |       |
| Unique Control Sets                        |   6069 |       |          0 |   1021440 |  0.59 |
+--------------------------------------------+--------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   79 |     0 |          0 |      2160 |  3.66 |
|   RAMB36/FIFO*    |   78 |     0 |          0 |      2160 |  3.61 |
|     FIFO36E2 only |    9 |       |            |           |       |
|     RAMB36E2 only |   69 |       |            |           |       |
|   RAMB18          |    2 |     0 |          0 |      4320 |  0.05 |
|     RAMB18E2 only |    2 |       |            |           |       |
| URAM              |    0 |     0 |          0 |       320 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    2 |     0 |          0 |      3840 |  0.05 |
|   DSP48E2 only |    2 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |  136 |   136 |          0 |      2072 |  6.56 |
| HPIOB_M          |   66 |    66 |          0 |       912 |  7.24 |
|   INPUT          |   37 |       |            |           |       |
|   OUTPUT         |   17 |       |            |           |       |
|   BIDIR          |   12 |       |            |           |       |
| HPIOB_S          |   68 |    68 |          0 |       912 |  7.46 |
|   INPUT          |   39 |       |            |           |       |
|   OUTPUT         |   19 |       |            |           |       |
|   BIDIR          |   10 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        48 |  0.00 |
| HPIOB_SNGL       |    2 |     2 |          0 |       152 |  1.32 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |   39 |    39 |          0 |       960 |  4.06 |
|   DIFFINBUF      |   39 |    39 |            |           |       |
| HPIOBDIFFOUTBUF  |    5 |     5 |          0 |       960 |  0.52 |
|   OBUFDS         |    5 |     5 |            |           |       |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |       320 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |     12480 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |       320 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |       160 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   25 |     5 |          0 |      1936 |  1.29 |
|   BUFGCE             |    6 |     4 |          0 |       976 |  0.61 |
|   BUFGCE_DIV         |    0 |     0 |          0 |       160 |  0.00 |
|   BUFG_GT            |    5 |     1 |          0 |       480 |  1.04 |
|   BUFGCTRL*          |    7 |     0 |          0 |       320 |  2.19 |
| PLL                  |    6 |     0 |          0 |        80 |  7.50 |
| MMCM                 |    2 |     0 |          0 |        40 |  5.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTYE4_CHANNEL   |    4 |     4 |          0 |        48 |  8.33 |
| GTYE4_COMMON    |    1 |     0 |          0 |        12 |  8.33 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        24 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        24 |  0.00 |
| PCIE4CE4        |    0 |     0 |          0 |         8 |  0.00 |
| SYSMONE4        |    1 |     1 |          0 |         4 | 25.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |        16 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         4 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         4 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         4 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         8 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         4 |  0.00 |
| STARTUPE3   |    1 |     0 |          0 |         4 | 25.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+---------------+--------+---------------------+
|    Ref Name   |  Used  | Functional Category |
+---------------+--------+---------------------+
| LUT1          | 117848 |                 CLB |
| FDRE          |  67708 |            Register |
| LUT2          |  20351 |                 CLB |
| RAMD32        |  18700 |                 CLB |
| LUT3          |  18562 |                 CLB |
| LUT4          |   7799 |                 CLB |
| LUT5          |   7594 |                 CLB |
| LUT6          |   6639 |                 CLB |
| FDCE          |   3733 |            Register |
| RAMS32        |   2936 |                 CLB |
| CARRY8        |   1739 |                 CLB |
| FDSE          |   1543 |            Register |
| FDPE          |    488 |            Register |
| SRLC32E       |    395 |                 CLB |
| LDCE          |    255 |            Register |
| SRL16E        |     77 |                 CLB |
| RAMB36E2      |     69 |            BLOCKRAM |
| IBUFCTRL      |     59 |              Others |
| DIFFINBUF     |     39 |                 I/O |
| OBUF          |     28 |                 I/O |
| OBUFT         |     22 |                 I/O |
| INBUF         |     20 |                 I/O |
| FIFO36E2      |      9 |            BLOCKRAM |
| BUFGCTRL      |      7 |               Clock |
| PLLE4_ADV     |      6 |               Clock |
| BUFGCE        |      6 |               Clock |
| OBUFDS        |      5 |                 I/O |
| BUFG_GT       |      5 |               Clock |
| IBUFDS_GTE4   |      4 |                 I/O |
| GTYE4_CHANNEL |      4 |            Advanced |
| INV           |      3 |                 CLB |
| BUFG_GT_SYNC  |      3 |               Clock |
| RAMB18E2      |      2 |            BLOCKRAM |
| MMCME4_ADV    |      2 |               Clock |
| DSP48E2       |      2 |          Arithmetic |
| SYSMONE4      |      1 |            Advanced |
| STARTUPE3     |      1 |       Configuration |
| GTYE4_COMMON  |      1 |            Advanced |
+---------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR3 <-> SLR2                    |    0 |       |     23040 |  0.00 |
|   SLR2 -> SLR3                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR3 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR2 <-> SLR1                    |   26 |       |     23040 |  0.11 |
|   SLR1 -> SLR2                   |    9 |       |           |  0.04 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |   17 |       |           |  0.07 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |   84 |       |     23040 |  0.36 |
|   SLR0 -> SLR1                   |   34 |       |           |  0.15 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |   50 |       |           |  0.22 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |  110 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 |    0 |    0 |    0 |
| SLR2      |    0 |    0 |   17 |    0 |
| SLR1      |    0 |    9 |    0 |   50 |
| SLR0      |    0 |    0 |   34 |    0 |
+-----------+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+--------+------+------+--------+--------+--------+--------+
|          Site Type         | SLR0 |  SLR1  | SLR2 | SLR3 | SLR0 % | SLR1 % | SLR2 % | SLR3 % |
+----------------------------+------+--------+------+------+--------+--------+--------+--------+
| CLB                        |   65 |  33168 |   22 |   27 |   0.05 |  25.98 |   0.02 |   0.02 |
|   CLBL                     |   45 |  24690 |    7 |   20 |   0.05 |  25.25 |  <0.01 |   0.02 |
|   CLBM                     |   20 |   8478 |   15 |    7 |   0.07 |  28.37 |   0.05 |   0.02 |
| CLB LUTs                   |  306 | 142846 |   35 |   68 |   0.03 |  13.98 |  <0.01 |  <0.01 |
|   LUT as Logic             |  306 | 131506 |   35 |   67 |   0.03 |  12.87 |  <0.01 |  <0.01 |
|     using O5 output only   |    3 |   1790 |   19 |    7 |  <0.01 |   0.18 |  <0.01 |  <0.01 |
|     using O6 output only   |  144 |  83015 |   12 |   45 |   0.01 |   8.13 |  <0.01 |  <0.01 |
|     using O5 and O6        |  159 |  46701 |    4 |   15 |   0.02 |   4.57 |  <0.01 |  <0.01 |
|   LUT as Memory            |    0 |  11340 |    0 |    1 |   0.00 |   4.74 |   0.00 |  <0.01 |
|     LUT as Distributed RAM |    0 |  10901 |    0 |    0 |   0.00 |   4.56 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    439 |    0 |    1 |   0.00 |   0.18 |   0.00 |  <0.01 |
| CLB Registers              |  178 |  73342 |   41 |  166 |  <0.01 |   3.59 |  <0.01 |  <0.01 |
| CARRY8                     |    0 |   1736 |    0 |    3 |   0.00 |   1.36 |   0.00 |  <0.01 |
| F7 Muxes                   |    0 |      0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |      0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |      0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |     79 |    0 |    0 |   0.00 |  14.63 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |     78 |    0 |    0 |   0.00 |  14.44 |   0.00 |   0.00 |
|   RAMB18                   |    0 |      2 |    0 |    0 |   0.00 |   0.19 |   0.00 |   0.00 |
| URAM                       |    0 |      0 |    0 |    0 |   0.00 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |      2 |    0 |    0 |   0.00 |   0.21 |   0.00 |   0.00 |
| Unique Control Sets        |   17 |   6053 |    8 |    7 |  <0.01 |   2.37 |  <0.01 |  <0.01 |
+----------------------------+------+--------+------+------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |         2 |    0.37 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |        90 |   16.54 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |        44 |   10.00 |          0 |     0.00 |          0 |     0.00 |   4 |
| SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       136 |         |          0 |          |          0 |          |   4 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+




[SW-FPGA] - INFO: zVivado_get_UtilizationReports
     |- Control Set            : 6069
     |- SLL crossing SLR3-SLR2 : 0 - 0.00%
     |- SLL crossing SLR2-SLR1 : 26 - 0.11%
     |- SLL crossing SLR1-SLR0 : 84 - 0.36%

[SW-FPGA] - INFO: GP/DP placements check: SLL results
   |- relevant files are not found
 
[SW-FPGA] - INFO: Generating congestion level reporting from Emu-Placer Reporting

      |- North : Global_congestionLevel= 2
      |- South : Global_congestionLevel= 2
      |- East  : Global_congestionlevel= 2
      |- West  : Global_congestionlevel= 2
      |- North : Long_congestionLevel= 2
      |- South : Long_congestionLevel= 2
      |- East  : Long_congestionlevel= 2
      |- West  : Long_congestionlevel= 2
      |- North : Short_congestionLevel= 2
      |- South : Short_congestionLevel= 2
      |- East  : Short_congestionlevel= 2
      |- West  : Short_congestionlevel= 2



  

      #################################################################################
      ##                    STEP VIVADO : POST_PLACE_PHYS_OPT_DESIGN                 ##
      #################################################################################
In phase:phys_opt_place
##  phase:phys_opt_place  -  Host: odcphy-vg-1079.internal.synopsys.com  -  MemFree: 199 GB  -  LoadAverage (5s|5min|15min / NBcpu): 21.62|20.03|18.08 / 40  MemAvail: 205 GB

[SW_FPGA] - INFO : start post_place_phys phase
post_place_phys start time: 1747240101
post_place_phys start date: Wed May 14 19:28:21 EEST 2025

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_get_slack 1 mins
[SW_FPGA] - WNS after placement is 1.409
[SW_FPGA] - TNS after placement is 0.000
[SW_FPGA] - WHS after placement is -0.547
[SW_FPGA] - THS after placement is -1013.076
[SW_FPGA] - INFO : THS -1013.076 is better than -10000 , phys_opt_design will not be running for Hold-Fix
[SW_FPGA] - INFO : WNS 1.409 is better than -0.5 , phys_opt_design for setup is bypassed
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_post_place_phys_opt_design 1 mins
[SW-FPGA] : INFO : No Laguna registers are used in placement.


[SW-FPGA] : INFO : Post Placement zTime Analysis [disabled]. To enable, please use utf command or set ZEBU_FORCE_REPORT_TIMING=1


[SW_FPGA] - start ZEBU_route


  

  #################################################################################
  ##                             STEP VIVADO : ROUTE_DESIGN                      ##
  #################################################################################
In phase:route
##  phase:route  -  Host: odcphy-vg-1079.internal.synopsys.com  -  MemFree: 194 GB  -  LoadAverage (5s|5min|15min / NBcpu): 19.14|19.57|17.98 / 40  MemAvail: 200 GB

[SW_FPGA] - INFO : start route_design phase
route_design start time: 1747240127
route_design start date: Wed May 14 19:28:47 EEST 2025

[SW_FPGA] - INFO : Vivado route_design_options []

Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 91705025 ConstDB: 0 ShapeSum: b3b56d86 RouteDB: 966452b7
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 11087.488 ; gain = 0.000 ; free physical = 191101 ; free virtual = 456428
Post Restoration Checksum: NetGraph: 5441c7d3 NumContArr: 5c8c854b Constraints: da7a25f9 Timing: 0
Phase 1 Build RT Design | Checksum: 18b487317

Time (s): cpu = 00:03:04 ; elapsed = 00:01:06 . Memory (MB): peak = 11087.488 ; gain = 0.000 ; free physical = 187340 ; free virtual = 452816

Phase 2 Router Initialization
Wirelength Stats for all nets: 
  Num Nets: 238686 Total-HPWL: 1125646
Wirelength Stats for Inter-SLR nets: 
  Num Inter-SLR Signal Nets: 109 Total-HPWL 38119

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 18b487317

Time (s): cpu = 00:03:06 ; elapsed = 00:01:08 . Memory (MB): peak = 11087.488 ; gain = 0.000 ; free physical = 187030 ; free virtual = 452506

Phase 2.2 Pre Route Cleanup
INFO: [Route 35-556] 0 Nets skipped to route as DONT_ROUTE property is set on them
Phase 2.2 Pre Route Cleanup | Checksum: 18b487317

Time (s): cpu = 00:03:07 ; elapsed = 00:01:09 . Memory (MB): peak = 11087.488 ; gain = 0.000 ; free physical = 187013 ; free virtual = 452489

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1de29c31f

Time (s): cpu = 00:04:39 ; elapsed = 00:01:45 . Memory (MB): peak = 11823.465 ; gain = 735.977 ; free physical = 180690 ; free virtual = 446166

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2c4640a74

Time (s): cpu = 00:06:21 ; elapsed = 00:02:16 . Memory (MB): peak = 11823.465 ; gain = 735.977 ; free physical = 178912 ; free virtual = 444391
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.320  | TNS=0.000  | WHS=-0.300 | THS=-486.121|


Phase 2.5 Fast Budgeting
Phase 2.5 Fast Budgeting | Checksum: 21d0f6e78

Time (s): cpu = 00:06:34 ; elapsed = 00:02:30 . Memory (MB): peak = 11823.465 ; gain = 735.977 ; free physical = 177756 ; free virtual = 443235

Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 25d435f59

Time (s): cpu = 00:08:03 ; elapsed = 00:02:50 . Memory (MB): peak = 11823.465 ; gain = 735.977 ; free physical = 173445 ; free virtual = 438572
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.320  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 2124e6d89

Time (s): cpu = 00:08:04 ; elapsed = 00:02:51 . Memory (MB): peak = 11823.465 ; gain = 735.977 ; free physical = 173010 ; free virtual = 438140

Router Utilization Summary
  Total Routed Wirelength: 0 (Vertical 0, Horizontal 0)
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 238693
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 178009
  Number of Partially Routed Nets     = 60684
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23d686535

Time (s): cpu = 00:08:44 ; elapsed = 00:03:05 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 171622 ; free virtual = 436752

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Number SLLs per Column: 1440
Estimated SLL Demand Per Column: 
  SLR [2-3]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)  Demand:     0 Available: 23040 Utilization(%): 0.00
  SLR [1-2]        4 (  0%)     4 (  0%)    18 (  1%)     1 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     1 (  0%)     2 (  0%)  Demand:    30 Available: 23040 Utilization(%): 0.13
  SLR [0-1]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     1 (  0%)     2 (  0%)     3 (  0%)     4 (  0%)     4 (  0%)     8 (  1%)    26 (  2%)    27 (  2%)     9 (  1%)  Demand:    84 Available: 23040 Utilization(%): 0.36
Phase 3.1.1 SLL Assignment | Checksum: 1e9e09d3b

Time (s): cpu = 00:08:48 ; elapsed = 00:03:08 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 171469 ; free virtual = 436608
Phase 3.1 Global Routing | Checksum: 1e9e09d3b

Time (s): cpu = 00:08:49 ; elapsed = 00:03:08 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 171444 ; free virtual = 436604
Phase 3 Initial Routing | Checksum: 151cb3199

Time (s): cpu = 00:10:38 ; elapsed = 00:04:00 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 168821 ; free virtual = 434018

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     2x2|      0.01|     2x2|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.00|     2x2|      0.01|     2x2|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     4x4|      0.02|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
EAST
	INT_X215Y390->INT_X215Y391 (CLEL_L_X215Y390->CLEL_R_X215Y391)
	INT_X216Y400->INT_X216Y400 (CLEM_X216Y400->CLEL_R_X216Y400)
	INT_X227Y392->INT_X227Y392 (CLEM_R_X227Y392->GTY_R_X227Y360)
	INT_X215Y391->INT_X215Y391 (CLEL_L_X215Y391->CLEL_R_X215Y391)
WEST
	INT_X220Y410->INT_X220Y410 (INT_X220Y410->CLEL_R_X220Y410)
	INT_X220Y398->INT_X220Y398 (INT_X220Y398->CLEL_R_X220Y398)
	INT_X220Y395->INT_X220Y395 (INT_X220Y395->CLEL_R_X220Y395)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X159Y547->INT_X159Y548 (CLEM_X159Y547->CLEL_R_X159Y548)
	INT_X159Y547->INT_X159Y547 (CLEM_X159Y547->CLEL_R_X159Y547)
	INT_X112Y542->INT_X112Y542 (CLEL_L_X112Y542->CLEL_R_X112Y542)
	INT_X31Y540->INT_X31Y540 (LAG_LAG_X30Y540->CLEL_R_X31Y540)
	INT_X31Y528->INT_X31Y528 (CLEM_X31Y528->CLEL_R_X31Y528)
SOUTH
	INT_X105Y399->INT_X105Y399 (CLEM_X105Y399->CLEL_R_X105Y399)
	INT_X217Y473->INT_X217Y473 (CLEL_L_X217Y473->CLEL_R_X217Y473)
	INT_X217Y437->INT_X217Y437 (CLEL_L_X217Y437->CLEL_R_X217Y437)
	INT_X222Y425->INT_X222Y425 (BRAM_X222Y425->CLEL_R_X222Y425)
	INT_X222Y415->INT_X222Y415 (BRAM_X222Y415->CLEL_R_X222Y415)
EAST
	INT_X215Y390->INT_X217Y391 (CLEL_L_X215Y390->CLEL_R_X217Y391)
	INT_X151Y542->INT_X151Y542 (CLEL_L_X151Y542->CLEL_R_X151Y542)
	INT_X181Y483->INT_X181Y483 (CLEM_X181Y483->CLEL_R_X181Y483)
	INT_X107Y419->INT_X107Y419 (CLEL_L_X107Y419->CLEL_R_X107Y419)
	INT_X216Y415->INT_X216Y415 (CLEM_X216Y415->CLEL_R_X216Y415)
WEST
	INT_X219Y401->INT_X220Y407 (CLEM_X219Y401->CLEL_R_X220Y407)
	INT_X220Y410->INT_X221Y411 (INT_X220Y410->CLEL_R_X221Y411)
	INT_X220Y398->INT_X221Y399 (INT_X220Y398->CLEL_R_X221Y399)
	INT_X220Y390->INT_X221Y391 (INT_X220Y390->CLEL_R_X221Y391)
SHORT Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X215Y400->INT_X215Y401 (CLEL_L_X215Y400->CLEL_R_X215Y401)
	INT_X215Y401->INT_X215Y401 (CLEL_L_X215Y401->CLEL_R_X215Y401)
	INT_X214Y396->INT_X214Y396 (CLEL_L_X214Y396->CLEL_R_X214Y396)
SOUTH
	INT_X88Y455->INT_X88Y455 (CLEM_X88Y455->CLEL_R_X88Y455)
	INT_X120Y367->INT_X120Y367 (CLEM_X120Y367->CLEL_R_X120Y367)
EAST
	INT_X146Y533->INT_X146Y536 (CLEM_X146Y533->CLEL_R_X146Y536)
	INT_X146Y536->INT_X146Y536 (CLEM_X146Y536->CLEL_R_X146Y536)
	INT_X146Y535->INT_X146Y535 (CLEM_X146Y535->CLEL_R_X146Y535)
	INT_X146Y534->INT_X146Y534 (CLEM_X146Y534->CLEL_R_X146Y534)
	INT_X174Y407->INT_X174Y407 (CLEM_X174Y407->CLEL_R_X174Y407)
WEST
	INT_X105Y572->INT_X105Y572 (CLEM_X105Y572->CLEL_R_X105Y572)
	INT_X168Y545->INT_X168Y545 (CLEM_X168Y545->CLEL_R_X168Y545)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2119
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_8_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.704  | TNS=0.000  | WHS=-0.205 | THS=-6.913 |

Phase 4.1 Global Iteration 0 | Checksum: 21d20d08d

Time (s): cpu = 00:16:07 ; elapsed = 00:06:23 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 163712 ; free virtual = 428919

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.588  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 4.2 Global Iteration 1 | Checksum: 30feefb20

Time (s): cpu = 00:17:04 ; elapsed = 00:06:46 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 158231 ; free virtual = 423439
Phase 4 Rip-up And Reroute | Checksum: 30feefb20

Time (s): cpu = 00:17:05 ; elapsed = 00:06:47 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 158233 ; free virtual = 423441

Phase 5 Delay and Skew Optimization

Phase 5.1 Clock Skew Optimization
Phase 5.1 Clock Skew Optimization | Checksum: 30feefb20

Time (s): cpu = 00:17:06 ; elapsed = 00:06:49 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 158107 ; free virtual = 423314
Phase 5 Delay and Skew Optimization | Checksum: 30feefb20

Time (s): cpu = 00:17:07 ; elapsed = 00:06:50 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 157938 ; free virtual = 423146

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2ed93b6e3

Time (s): cpu = 00:17:17 ; elapsed = 00:06:58 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 156517 ; free virtual = 421724
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.588  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 319214c9c

Time (s): cpu = 00:17:21 ; elapsed = 00:07:00 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 156518 ; free virtual = 421726
Phase 6 Post Hold Fix | Checksum: 319214c9c

Time (s): cpu = 00:17:22 ; elapsed = 00:07:02 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 156516 ; free virtual = 421723

Phase 7 Route finalize

Router Utilization Summary
  Total Routed Wirelength: 1358530 (Vertical 853856, Horizontal 504674)
  Global Vertical Routing Utilization    = 0.736365 %
  Global Horizontal Routing Utilization  = 0.888986 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 319214c9c

Time (s): cpu = 00:17:41 ; elapsed = 00:07:08 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 155359 ; free virtual = 420567

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 319214c9c

Time (s): cpu = 00:17:43 ; elapsed = 00:07:10 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 154900 ; free virtual = 420107

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin design/zkprctrl/wrapper/socket_gt_sys_225/u_xst_wrapper_0/socket_gt_sys_simplex_pcs_0/socket_gt_sys_simplex_gt_common_wrapper_0/xcvup_gty_inst_gtye4_common/GTREFCLK01 to physical pin GTYE4_COMMON_X0Y6/COM2_REFCLKOUT5
Phase 9 Depositing Routes | Checksum: 319214c9c

Time (s): cpu = 00:18:17 ; elapsed = 00:07:34 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 154216 ; free virtual = 419424
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     2x2|      0.04|     2x2|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.01|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.00|     2x2|      0.03|     2x2|      0.02|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     4x4|      0.06|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR3

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|



Phase 10 Resolve XTalk
Total number of XTalk assignment: 0
Phase 10 Resolve XTalk | Checksum: 2dd015954

Time (s): cpu = 00:18:21 ; elapsed = 00:07:37 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 154250 ; free virtual = 419458

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.588  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2dd015954

Time (s): cpu = 00:19:03 ; elapsed = 00:07:46 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 154566 ; free virtual = 419748
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:19:04 ; elapsed = 00:07:48 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 155328 ; free virtual = 420510
INFO: [#UNDEF] InstructionCount: 0.000E+00

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
117962 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:20:07 ; elapsed = 00:08:17 . Memory (MB): peak = 12069.316 ; gain = 981.828 ; free physical = 155328 ; free virtual = 420510
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold, general.maxThreads
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_route_design 9 mins


  

      #################################################################################
      ##                    STEP VIVADO : POST_ROUTE_PHYS_OPT_DESIGN                 ##
      #################################################################################
In phase:phys_opt_route
##  phase:phys_opt_route  -  Host: odcphy-vg-1079.internal.synopsys.com  -  MemFree: 151 GB  -  LoadAverage (5s|5min|15min / NBcpu): 24.83|21.64|19.52 / 40  MemAvail: 157 GB

[SW_FPGA] - INFO : start post_route_physopt phase
post_route_physopt start time: 1747240627
post_route_physopt start date: Wed May 14 19:37:07 EEST 2025

[SW_FPGA] - INFO : Slack 0.900 is better than/equal to  0 , so no need to run phys_opt_design  for fixing setup
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_analyse_timing_post_route 1 mins
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_analyse_uip_timing_post_route 1 mins
[SW-FPGA] : INFO : No Laguna registers are used in placement.

[SW_FPGA] - start ZEBU_timing


  

  #################################################################################
  ##                            STEP VIVADO : TIMING                             ##
  #################################################################################
In phase:timing
##  phase:timing  -  Host: odcphy-vg-1079.internal.synopsys.com  -  MemFree: 152 GB  -  LoadAverage (5s|5min|15min / NBcpu): 25.81|22.26|19.81 / 40  MemAvail: 158 GB

[SW_FPGA] - INFO : elapsed time of the procedure get_timing_property 1 mins
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min_max -sort_by slack.
[SW_FPGA] - INFO : Generated timing report file: ./timing.rpt

[SW_FPGA] - INFO : ***********************************
[SW_FPGA] - INFO : *****  REPORT_TIMING ANALYSIS *****
[SW_FPGA] - INFO : ***********************************
[SW_FPGA] - INFO : No error detected in timing.rpt    
[SW_FPGA] - INFO : ***********************************
[SW_FPGA] - INFO : start report_timing phase
report_timing start time: 1747240677
report_timing start date: Wed May 14 19:37:57 EEST 2025


[SW_FPGA] - INFO : ***********************************
[SW_FPGA] - INFO : *****  REPORT_TIMING ANALYSIS *****
[SW_FPGA] - INFO : ***********************************
[SW_FPGA] - INFO : timing_report skipped. No error detected
[SW_FPGA] - INFO : ***********************************

[SW-FPGA] - start ZEBU_bit
Processed 0 zClockRoots Succesfully


  

  #################################################################################
  ##                            STEP VIVADO : DRC_BITSTREAM_CHECK                ##
  #################################################################################
In phase:bitstream
##  phase:bitstream  -  Host: odcphy-vg-1079.internal.synopsys.com  -  MemFree: 152 GB  -  LoadAverage (5s|5min|15min / NBcpu): 26.20|22.72|20.04 / 40  MemAvail: 158 GB

[SW_FPGA] - INFO : start write_bitstream phase
write_bitstream start time: 1747240694
write_bitstream start date: Wed May 14 19:38:14 EEST 2025

[SW_FPGA] - INFO : zs5_write_bitstream

Command: write_bitstream -force design.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu19p'
INFO: [Common 17-1540] The version limit for your license is '2022.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/vivado_p4/data/ip'.
INFO: [DRC 23-27] Running DRC with 6 threads
WARNING: [DRC CHECK-1] Report disabled checks: The following rules are disabled: MDRV-1
WARNING: [DRC REQP-1879] BUFGCTRL_has_no_loads: Global Clock buffer BUFGCTRL cell design/zkprctrl/wrapper/sysclk_dut_zs5_clkbus/u_xst_wrapper_0/sysclk_dut_zs5_idly/x_bufgctrl_ce_sys_idel_clk_dv2/bufgctrl_0 has no loads and may be unnecessarily using clock routing/distribution resources. This buffer should be removed from the design.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 37 Warnings, 8 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 6 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
117975 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:11:12 ; elapsed = 00:04:30 . Memory (MB): peak = 12836.168 ; gain = 766.852 ; free physical = 149965 ; free virtual = 415585

[SW_FPGA] - INFO : Generating post bitstream checkpoint: disabled



  

      #################################################################################
      ##                          STEP VIVADO : ZTIME_ANALYSE_ROUTE                  ##
      #################################################################################
In phase:extra_timing
##  phase:extra_timing  -  Host: odcphy-vg-1079.internal.synopsys.com  -  MemFree: 146 GB  -  LoadAverage (5s|5min|15min / NBcpu): 22.02|24.60|21.65 / 40  MemAvail: 152 GB


[SW_FPGA] - INFO : start zTime_analyse phase
zTime_analyse start time: 1747240968
zTime_analyse start date: Wed May 14 19:42:48 EEST 2025

[SW_FPGA] - Write_sdf is enabled
[SW_FPGA] - Write_sdf is attempted at : /remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original
write_sdf: Time (s): cpu = 00:05:15 ; elapsed = 00:00:40 . Memory (MB): peak = 12836.168 ; gain = 0.000 ; free physical = 157841 ; free virtual = 423900
[SW_FPGA] - genSdfMap is not enabled
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_get_CAF 1 mins
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_get_sll_info 1 mins



  

    #################################################################################
    ##                            STEP VIVADO : LOCATION_BUILDING                  ##
    #################################################################################
In phase:db
##  phase:db  -  Host: odcphy-vg-1079.internal.synopsys.com  -  MemFree: 166 GB  -  LoadAverage (5s|5min|15min / NBcpu): 27.51|25.66|22.15 / 40  MemAvail: 173 GB

[SW_FPGA] - INFO : start location_building phase
location_building start time: 1747241012
location_building start date: Wed May 14 19:43:32 EEST 2025

[SW_FPGA] - INFO : Start of Cells Location Builing
[SW_FPGA] - INFO : End of  Cells Location Builing
[SW_FPGA] - INFO : elapsed time of the procedure zVivado_build_design_location 1 mins


    #################################################################################
    ##                            STEP VIVADO : WRITE EXCLUDE PLACEMENT FILE       ##
    #################################################################################
In phase:report_exclude_placement
##  phase:report_exclude_placement  -  Host: odcphy-vg-1079.internal.synopsys.com  -  MemFree: 173 GB  -  LoadAverage (5s|5min|15min / NBcpu): 24.89|25.17|22.04 / 40  MemAvail: 180 GB

[SW_FPGA] - INFO : start write_exclude_placement_file phase
write_exclude_placement_file start time: 1747241029
write_exclude_placement_file start date: Wed May 14 19:43:49 EEST 2025

[SW_FPGA] - INFO : write exclude placement file
[SW_FPGA] - INFO : extracting range info from pblock PBLOCK_MGT_SYS_SOCKET ...
[SW_FPGA] - INFO : RAMB36_X7Y72:RAMB36_X8Y83
[SW_FPGA] - INFO : SLICE_X400Y360:SLICE_X414Y419



/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original
from dump_fpga_data_info ==>  trigger_bits=0 trigger_cells=0 trigger_max_bits=0 trigger_max_cell=NA peak_mem_place_design=11087.488 peak_mem_route_design=12069.316 peak_mem=12069.316 peak_memory=12836.168

INFO: [Common 17-206] Exiting Vivado at Wed May 14 19:43:49 2025...

real	34m47.452s
user	68m9.893s
sys	4m8.412s
Vivado finished with status 0
Cleaning up fx_top.edf
Vivado finished with status GOOD
################################################################################
##                                  STEP ZRDB                                 ##
################################################################################
zrdb start time: 1747241040
zrdb start date: Wed May 14 19:44:00 EEST 2025

                                    ZeBu (R)
                                      zRDB

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zRDB -krb -edf ./fpga_reports/zNetgen/design_db.znf -virtex xcvu19p -forceTopName zebu_top -o zrdb/ZebuDB.zdb -db zxl_base.zdb -xdl design.loc -fpga F0 -unit U0 -module M0 

# start time is Wed May 14 19:44:01 2025




# Build Date : May  7 2024 - 21:34:25
# ---------------------------System Context--------------------------- 
# Cpu        40 x bogomips - 4817.84 Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz
#            Load: 22.75 24.69 21.93 9/1076 1012728
#            Hostname: odcphy-vg-1079   OS: Linux 4.18.0-425.3.1.el8.x86_64
# Memory     Total: 257550 MB Free: 186103 MB
#            Swap space: 262143 MB Free Swap space: 257805 MB
#            VmSize: 358 MB VmPeak: 358 MB
# Disk Space Total: 5000 GB Available: 552 GB Used: 4448 GB
#            Free inodes: 11740659
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            unlimited            unlimited            bytes     
# -------------------------------------------------------------------- 


#   step ZRDB : libZebuRDB version 2021.3.0 RW
OptionsDB Info : DB ./options.db not available, loading the default values ..
OptionsDB Warning : Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.
OptionsDB Info : Default value(false) overwritten with true for ztdb_rb_api
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/libXilinx.edif.gz'
#   step FpgaCoords::run : Starting
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 3266 modules created
#   step Init whiteboard : Starting
#   step Init whiteboard : Done in     elapsed:0.4 s   user:0.15 s    system:0.9 s     %cpu:585.37      load:21.89       fm:185463 m     vm:1500 m      vm:+72 m      um:934 m      um:+18 m
### warning in WAP Instrumentation [EDI0355W] : No WAP IP found - no MuDB coordinates generated.
#   step Information : IP Rewiring: Reading and updating the rewired information from rewire_grp.out
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[97]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[96]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[95]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[94]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[93]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[92]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[91]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[90]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[89]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[88]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[87]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[86]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[85]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[84]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : LUT design/zkprctrl/wrapper/srb_bridge/u_xst_wrapper_0/srb_bridge_srb/srb_bridge_srb_upstream/u_sib_leaf_32/fifo2/u_xst_wrapper_0/dout[83]_i_1's INIT value 8 in vivado.log not equal or inverse of INIT value 202 in design.edf
### warning in Netlist [RDB0424W] : Reached max count for message, next warning of this id won't be displayed.
#   step FpgaCoords::run : Done in       elapsed:6 s      user:6 s   system:0.24 s     %cpu:102.42      load:21.50       fm:185237 m     vm:1758 m     vm:+454 m      um:940 m     um:+161 m
#   step writeCoords : Starting
#   step writeCoords : Done in     elapsed:0.1 s      user:0 s    system:0.1 s      %cpu:88.89      load:21.50       fm:185235 m     vm:1760 m       vm:+2 m      um:942 m       um:+2 m
#   step DATABASE : checking and preparing netlist.
#   step DATABASE : uniquified algo will be used.
#   step FETCH : We are now in fetch mode. This will disable socket visibility on clock domain registers

#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 12 modules created
#   step DATABASE : Referencing nodes (top instances)
#   step DATABASE : 1 nodes referenced in 0 seconds. Total of 0 referenced nodes.
#   step DATABASE : reading data base 'zxl_base.zdb'
#   step ZVP : Reading vivado placement log file 'design.loc'
#   step ZVP : 'design.loc':1 - reading a FD/LD section
#   step ZVP : 'design.loc':73475 - reading a FD/LD section
#   step ZVP : 'design.loc':73732 - reading a BRAM section
#   step ZVP : 'design.loc':73803 - reading a URAM section
#   step ZVP : 'design.loc':73805 - reading a RAMLUT section
#   step ZVP : 866 ramluts found, 23088 unsupported or unknown ramluts
#   step ZVP : 'design.loc':97328 - reading an SRL section
#   step ZVP : 'design.loc':97802 - reading a DSP48 section
#   step ZVP : File 'design.loc' : read complete in 1 seconds
#   step ZVP : Reading vivado simplifications log file 'vivado_opt.log'
#   step ZVP : Fetching constants
#   step ZVP : Fetching removed
#   step ZVP : File 'vivado_opt.log' : read complete in 0 seconds
#   step VVD : Collected 73727 register locations, 62082 constant or removed registers, 472 SRL locations, 69 BRAM locations, 0 URAM locations, and 433 RAMLUT locations.
#   step DATABASE : adding signals to data base 'zxl_base.zdb'
#   step KRB : Building top list
#   step KRB : added top 'U0_M0_F0/U0_M0_F0_core'
#   step DB : Top name set to 'zebu_top'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[0]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[10]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[11]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[12]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[13]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[14]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[15]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[16]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[17]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[18]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[19]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[1]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[20]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[21]'
### warning in RDB0308W [Netlist] : could not find instance for SRL 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ctrl_l1_hs_0/wc_fifo_buffer/u.xst_wrapper/SRL_bit0[22]'
### warning in RDB0308W [Netlist] : Reached max count for message, next warning of this id won't be displayed.
#   step FWC : Starting FWC coordinate retrieval
#   step FWC : Exploring netlist step 1/3 : fetch all FWC coordinates
### warning in WAP Instrumentation [EDI0355W] : No WAP IP found - no MuDB coordinates generated.
#   step Information : IP Rewiring: Reading and updating the rewired information from rewire_grp.out
#   step FWC : Exploring netlist step 1/3 : done in 0 seconds
#   step FWC : Exploring netlist step 2/3 : associating FWC coordinates to paths
#   step FWC : Exploring netlist step 2/3 : done in 5 seconds
#   step FWC : Exploring netlist step 3/3 : clean backend datastructures
#   step FWC : Exploring netlist step 3/3 : done in 0 seconds
#   step FWC : Saving to file './zrdb/fwc_local_table.zrdb'
#   step FILE : Opening file './zrdb/fwc_local_table.zrdb' in write mode
#   step DICTIONARY : Serializing dictionary
#   step DICTIONARY : Serialized dictionary in 0 seconds, 52 different names
#   step FWC : Serializing 2 ValueSets
#   step FWC : Serializing value set 'FULL_DUT_DUMP'
#   step FWC : Serializing valueset
#   step FWC : Serialized 103 hierarchical references, 201 signals, 201 coordinates in 0 seconds
#   step FWC : Serializing value set 'FULL_DUT_DUMP_PORTS'
#   step FWC : Serializing valueset
#   step FWC : Serialized 6 hierarchical references, 10 signals, 10 coordinates in 0 seconds
#   step FWC : All ValueSets serialized in 0 seconds
#   step FWC : Saved in 0 seconds'
#   step FWC : All done in '5 seconds'
### warning in DATABASE [RDB0289W] : Found 40906 mismatches between Xilinx file and Edif netlist
#   step KRB : Writing SAC to './zrdb/tree.zrdb'.
#   step KRB : Wrote SAC in 0 seconds.
#   step CompositeBuilder : Saving composite DB to './zrdb/composites.zrdb'
#   step FILE : Opening file './zrdb/composites.zrdb' in write mode

#   step zlog : Ran into 464 messages with id 'Netlist', yet only 16 were displayed in the log as per user request.
#   step zlog : Ran into 1574 messages with id 'RDB0424W', yet only 16 were displayed in the log as per user request.
#   exec summary : 2041 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : wall clock 0m23s, user 0m21.677s, sys 0m0.950s
#   exec summary : Total memory: 1977500 kB - RSS memory: 1160688 kB - Data memory: 1576496 kB
#   exec summary : Successful execution

# end time is Wed May 14 19:44:24 2025

real	0m24.174s
user	0m21.697s
sys	0m1.038s
################################################################################
##                                   STEP ZDB                                 ##
################################################################################
zdb start time: 1747241065
zdb start date: Wed May 14 19:44:25 EEST 2025

                                    ZeBu (R)
                                      zDB

            Version S-2021.09-T-20240508 for linux64 - May 08, 2024 

                    Copyright (c) 2002 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# zDB -edf ./fpga_reports/zNetgen/design_db.znf -virtex xcvu19p -forceTopName zebu_top -o zrdb/ZebuDB.zdb -db zxl_base.zdb -xdl design.loc -fpga_index 6 -device_index 29 

# start time is Wed May 14 19:44:25 2025




# Build Date : May  7 2024 - 21:33:51
# ---------------------------System Context--------------------------- 
# Cpu        40 x bogomips - 4817.84 Intel(R) Xeon(R) CPU E5-2640 v4 @ 2.40GHz
#            Load: 19.94 23.86 21.73 16/1019 1013610
#            Hostname: odcphy-vg-1079   OS: Linux 4.18.0-425.3.1.el8.x86_64
# Memory     Total: 257550 MB Free: 200532 MB
#            Swap space: 262143 MB Free Swap space: 257805 MB
#            VmSize: 130 MB VmPeak: 130 MB
# Disk Space Total: 5000 GB Available: 552 GB Used: 4448 GB
#            Free inodes: 11740651
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            unlimited            unlimited            bytes     
# -------------------------------------------------------------------- 


#   step ZRDB : libZebuRDB version 2021.3.0 RW
OptionsDB Info : DB ./options.db not available, loading the default values ..
OptionsDB Warning : Use of the environment variable 'ZEBU_ENABLE_NEW_ZTDB_RB' will be deprecated in a future release, please use 'set_app_var public::ztdb_rb_api 1' in your utf/tcl file.
OptionsDB Info : Default value(false) overwritten with true for ztdb_rb_api
#   step EDIF LOADER : reading EDIF file '/slowfs/us01dwslow023/fpga/lianghao/zebu_install/ZEBU/VCS2021.09.2.ZEBU.B4/07052024/INSTALL/ZEBU/zebu/S-2021.09-2-TZ-20240507_Full64/etc/libXilinx.edif.gz'
#   step DATABASE : checking and preparing netlist.
#   step UNIQUIFY : Netlist with Top 'design'
#   step UNIQUIFY : 3266 modules created
#   step DATABASE : reading data base 'zxl_base.zdb'
#   step ZVP : Reading vivado placement log file 'design.loc'
#   step ZVP : 'design.loc':1 - reading a FD/LD section
#   step ZVP : 'design.loc':73475 - reading a FD/LD section
#   step ZVP : 'design.loc':73732 - reading a BRAM section
#   step ZVP : 'design.loc':73803 - reading a URAM section
#   step ZVP : 'design.loc':73805 - reading a RAMLUT section
#   step ZVP : 866 ramluts found, 23088 unsupported or unknown ramluts
#   step ZVP : 'design.loc':97328 - reading an SRL section
#   step ZVP : 'design.loc':97802 - reading a DSP48 section
#   step ZVP : File 'design.loc' : read complete in 1 seconds
#   step ZVP : Reading vivado simplifications log file 'vivado_opt.log'
#   step ZVP : Fetching constants
#   step ZVP : Fetching removed
#   step ZVP : File 'vivado_opt.log' : read complete in 0 seconds
#   step VVD : Collected 73727 register locations, 62082 constant or removed registers, 472 SRL locations, 69 BRAM locations, 0 URAM locations, and 433 RAMLUT locations.
#   step DATABASE : adding signals to data base 'zxl_base.zdb'
#   step MEMORY : Adding ZMEMs into MuDB.
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[4].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[5].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[6].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[7].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[8].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferA' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferB' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_last_and_word_number' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_word_mask' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[0]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[1]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[2]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[3]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[4]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[5]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[6]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[7]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[0]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[1]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[2]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[3]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[4]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[5]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[6]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[7]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0218W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x72_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[0]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[0]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[10]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[11]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[12]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[13]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[14]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[15]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[16]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[17]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[18]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[19]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[1]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[20]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[21]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[22]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[23]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[24]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[25]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[26]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[27]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[28]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[29]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[2]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[30]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[31]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[3]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[4]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[5]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[6]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[7]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[8]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[9]'
#   step MEMORY : Adding ZMEMs into zRDB.
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[4].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[5].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[6].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[7].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ctrl_l1_0/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[8].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferA' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_buffer/bufferB' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[0].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[1].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[2].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_data_fifo/fifo_fwft_sync_0/u.xst_wrapper/ramb_prim[3].ultrascale.RAMB36E2' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_last_and_word_number' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/qiwc_ip_cluster/cluster_qiwc_ip[0]_qiwc_ip_0/u.xst_wrapper/qiwc_ip_instruction_memory/memory_word_mask' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[0]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[1]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[2]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[3]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[4]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[5]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[6]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_hi/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[7]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[0]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[1]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[2]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[3]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[4]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[5]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[6]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x144_pf1536_fwft_async_data_lo/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x144_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[7]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE GENERATION [KRB0045W] : Inconsistency between edif and xdl : can't find RAMB 'wc_ip_top/wrapper/wc_ctrl_l2/sib_master_cahsab/u_xst_wrapper_0/sib_master_cahsab_core/sib_master_cahsab_fifo/fifo2048x72_pf1536_fwft_async_ctrl/u_xst_wrapper_0/genblk1_device_xcvu_xcvu_fifo2048x72_pf1536_fwft_async_core_0/U0/inst_fifo_gen/gconvfifo_rf_0/grf_rf_0/gntv_or_sync_fifo_mem_0/gbm_gbmg_gbmga_ngecc_bmg_0/inst_blk_mem_gen/gnbram_gnativebmg_native_blk_mem_gen_0/valid_cstr_0/ramloop[0]_ram_r/prim_noinit_ram_0/DEVICE_8SERIES_NO_BMM_INFO_SDP_SIMPLE_PRIM36_ram' in edif
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[0]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[10]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[11]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[12]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[13]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[14]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[15]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[16]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[17]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[18]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[19]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[1]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[20]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[21]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[22]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[23]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[24]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[25]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[26]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[27]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[28]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[29]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[2]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[30]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[31]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[3]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[4]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[5]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[6]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[7]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[8]'
### warning in DATABASE [KRB0162W] : Cannot find LutRam 'wc_ip_top/wrapper/fwc_ip_hs_cluster_32[0]/fwc_ip_hs[0]/fwc_ip_hs_memory_0/memory_0[9]'
#   step TOP : forcing top name : 'zebu_top'
#   step DATABASE : writing data base 'zrdb/ZebuDB.zdb'

#   exec summary :  132 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : user 0m4.334s, sys 0m0.373s
#   exec summary : Total memory: 1213740 kB - RSS memory: 780484 kB - Data memory: 862824 kB
#   exec summary : Successful execution

# end time is Wed May 14 19:44:30 2025

real	0m5.030s
user	0m4.345s
sys	0m0.409s






echo ""

make[2]: Leaving directory `/remote/sdgedt/tools/reem/ZebuS5_newslave/zebu_ifx_mini_rattle_6649a592_20250509/build/zcui.work/backend_default/U0/M0/F00.Original'

FPGA compilation finished with status 0
