{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699544087229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699544087246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 08:34:46 2023 " "Processing started: Thu Nov 09 08:34:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699544087246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699544087246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_rf -c alu_rf " "Command: quartus_sta alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699544087246 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699544087519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699544088942 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544089008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544089008 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1699544089923 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_rf.sdc " "Reading SDC File: 'alu_rf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699544089971 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544089979 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699544089979 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|clk_25MHz BitGen:bits\|vga_control:control\|clk_25MHz " "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|clk_25MHz BitGen:bits\|vga_control:control\|clk_25MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699544089979 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|v_count\[0\] BitGen:bits\|vga_control:control\|v_count\[0\] " "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|v_count\[0\] BitGen:bits\|vga_control:control\|v_count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699544089979 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|h_count\[0\] BitGen:bits\|vga_control:control\|h_count\[0\] " "create_clock -period 1.000 -name BitGen:bits\|vga_control:control\|h_count\[0\] BitGen:bits\|vga_control:control\|h_count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699544089979 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699544089979 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699544089987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699544089987 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699544089987 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699544090003 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699544090035 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699544090035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.865 " "Worst-case setup slack is -6.865" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.865            -140.316 clk_50MHz  " "   -6.865            -140.316 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.669              -6.669 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -6.669              -6.669 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.080              -5.080 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -5.080              -5.080 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.825              -7.997 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -1.825              -7.997 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544090035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.285               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 clk_50MHz  " "    0.667               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.679               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.679               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.452               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    1.452               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544090043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.513 " "Worst-case recovery slack is -6.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.513              -6.513 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -6.513              -6.513 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.058              -5.058 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -5.058              -5.058 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544090051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.381 " "Worst-case removal slack is 0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.381               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.329               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    1.329               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544090059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.771 " "Worst-case minimum pulse width slack is -0.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771             -11.876 clk_50MHz  " "   -0.771             -11.876 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.633 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -0.394              -4.633 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.347               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.427               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544090067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544090067 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699544090083 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699544090147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699544091679 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699544091775 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699544091783 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699544091783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.720 " "Worst-case setup slack is -6.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.720              -6.720 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -6.720              -6.720 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.544            -134.082 clk_50MHz  " "   -6.544            -134.082 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.175              -5.175 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -5.175              -5.175 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.813              -7.946 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -1.813              -7.946 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544091783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.306               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 clk_50MHz  " "    0.356               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.688               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091793 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.458               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    1.458               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091793 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544091793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.528 " "Worst-case recovery slack is -6.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.528              -6.528 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -6.528              -6.528 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.087              -5.087 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -5.087              -5.087 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544091800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.336 " "Worst-case removal slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.336               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    1.311               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544091810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.801 " "Worst-case minimum pulse width slack is -0.801" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.801             -12.906 clk_50MHz  " "   -0.801             -12.906 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -4.632 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -0.394              -4.632 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.322               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.425               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544091810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544091810 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699544091830 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699544092100 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699544093422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699544093520 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699544093520 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699544093520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.078 " "Worst-case setup slack is -4.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.078             -83.941 clk_50MHz  " "   -4.078             -83.941 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.364              -3.364 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -3.364              -3.364 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.377              -2.377 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -2.377              -2.377 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.805              -2.750 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -0.805              -2.750 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544093528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.142               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.290               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clk_50MHz  " "    0.299               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.960               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.960               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544093528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.388 " "Worst-case recovery slack is -3.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.388              -3.388 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -3.388              -3.388 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.496              -2.496 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -2.496              -2.496 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544093536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.322 " "Worst-case removal slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.322               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.984               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544093544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.719 " "Worst-case minimum pulse width slack is -0.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.719              -2.787 clk_50MHz  " "   -0.719              -2.787 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.119               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.428               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.453               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544093552 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699544093568 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699544093857 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699544093865 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699544093865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.513 " "Worst-case setup slack is -3.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.513             -72.385 clk_50MHz  " "   -3.513             -72.385 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.144              -3.144 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -3.144              -3.144 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.255              -2.255 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -2.255              -2.255 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659              -2.163 BitGen:bits\|vga_control:control\|clk_25MHz  " "   -0.659              -2.163 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544093873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.136 " "Worst-case hold slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.136               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.266               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 clk_50MHz  " "    0.290               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.872               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.872               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544093881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.148 " "Worst-case recovery slack is -3.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.148              -3.148 BitGen:bits\|vga_control:control\|h_count\[0\]  " "   -3.148              -3.148 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.328              -2.328 BitGen:bits\|vga_control:control\|v_count\[0\]  " "   -2.328              -2.328 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544093889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.269 " "Worst-case removal slack is 0.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.269               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.269               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.883               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544093897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.705 " "Worst-case minimum pulse width slack is -0.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.705              -2.769 clk_50MHz  " "   -0.705              -2.769 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 BitGen:bits\|vga_control:control\|clk_25MHz  " "    0.128               0.000 BitGen:bits\|vga_control:control\|clk_25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 BitGen:bits\|vga_control:control\|v_count\[0\]  " "    0.414               0.000 BitGen:bits\|vga_control:control\|v_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 BitGen:bits\|vga_control:control\|h_count\[0\]  " "    0.460               0.000 BitGen:bits\|vga_control:control\|h_count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699544093897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699544093897 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699544096721 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699544096723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5274 " "Peak virtual memory: 5274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699544096813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 08:34:56 2023 " "Processing ended: Thu Nov 09 08:34:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699544096813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699544096813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699544096813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699544096813 ""}
