#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23a4700 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23ecc20 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x23a2a30 .functor NOT 1, L_0x2416ed0, C4<0>, C4<0>, C4<0>;
L_0x23bc380 .functor XOR 8, L_0x2416af0, L_0x2416c20, C4<00000000>, C4<00000000>;
L_0x23ee130 .functor XOR 8, L_0x23bc380, L_0x2416d60, C4<00000000>, C4<00000000>;
v0x2414460_0 .net *"_ivl_10", 7 0, L_0x2416d60;  1 drivers
v0x2414560_0 .net *"_ivl_12", 7 0, L_0x23ee130;  1 drivers
v0x2414640_0 .net *"_ivl_2", 7 0, L_0x2416a50;  1 drivers
v0x2414700_0 .net *"_ivl_4", 7 0, L_0x2416af0;  1 drivers
v0x24147e0_0 .net *"_ivl_6", 7 0, L_0x2416c20;  1 drivers
v0x2414910_0 .net *"_ivl_8", 7 0, L_0x23bc380;  1 drivers
v0x24149f0_0 .net "areset", 0 0, L_0x23a2e40;  1 drivers
v0x2414a90_0 .var "clk", 0 0;
v0x2414b30_0 .net "predict_history_dut", 6 0, v0x24133d0_0;  1 drivers
v0x2414bf0_0 .net "predict_history_ref", 6 0, L_0x2416590;  1 drivers
v0x2414c90_0 .net "predict_pc", 6 0, L_0x2415820;  1 drivers
v0x2414d30_0 .net "predict_taken_dut", 0 0, v0x2413730_0;  1 drivers
v0x2414dd0_0 .net "predict_taken_ref", 0 0, L_0x24163d0;  1 drivers
v0x2414e70_0 .net "predict_valid", 0 0, v0x24119b0_0;  1 drivers
v0x2414f10_0 .var/2u "stats1", 223 0;
v0x2414fb0_0 .var/2u "strobe", 0 0;
v0x2415070_0 .net "tb_match", 0 0, L_0x2416ed0;  1 drivers
v0x2415220_0 .net "tb_mismatch", 0 0, L_0x23a2a30;  1 drivers
v0x24152c0_0 .net "train_history", 6 0, L_0x2415dd0;  1 drivers
v0x2415380_0 .net "train_mispredicted", 0 0, L_0x2415c70;  1 drivers
v0x2415420_0 .net "train_pc", 6 0, L_0x2415f60;  1 drivers
v0x24154e0_0 .net "train_taken", 0 0, L_0x2415a50;  1 drivers
v0x2415580_0 .net "train_valid", 0 0, v0x2412330_0;  1 drivers
v0x2415620_0 .net "wavedrom_enable", 0 0, v0x2412400_0;  1 drivers
v0x24156c0_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x24124a0_0;  1 drivers
v0x2415760_0 .net "wavedrom_title", 511 0, v0x2412580_0;  1 drivers
L_0x2416a50 .concat [ 7 1 0 0], L_0x2416590, L_0x24163d0;
L_0x2416af0 .concat [ 7 1 0 0], L_0x2416590, L_0x24163d0;
L_0x2416c20 .concat [ 7 1 0 0], v0x24133d0_0, v0x2413730_0;
L_0x2416d60 .concat [ 7 1 0 0], L_0x2416590, L_0x24163d0;
L_0x2416ed0 .cmp/eeq 8, L_0x2416a50, L_0x23ee130;
S_0x23a1db0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x23ecc20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x23eb120 .param/l "LNT" 0 3 22, C4<01>;
P_0x23eb160 .param/l "LT" 0 3 22, C4<10>;
P_0x23eb1a0 .param/l "SNT" 0 3 22, C4<00>;
P_0x23eb1e0 .param/l "ST" 0 3 22, C4<11>;
P_0x23eb220 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x23a3320 .functor XOR 7, v0x240fb50_0, L_0x2415820, C4<0000000>, C4<0000000>;
L_0x23cd770 .functor XOR 7, L_0x2415dd0, L_0x2415f60, C4<0000000>, C4<0000000>;
v0x23e0860_0 .net *"_ivl_11", 0 0, L_0x24162e0;  1 drivers
L_0x7f798dc241c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x23e0b30_0 .net *"_ivl_12", 0 0, L_0x7f798dc241c8;  1 drivers
L_0x7f798dc24210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x23a2aa0_0 .net *"_ivl_16", 6 0, L_0x7f798dc24210;  1 drivers
v0x23a2ce0_0 .net *"_ivl_4", 1 0, L_0x24160f0;  1 drivers
v0x23a2eb0_0 .net *"_ivl_6", 8 0, L_0x24161f0;  1 drivers
L_0x7f798dc24180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x23a3410_0 .net *"_ivl_9", 1 0, L_0x7f798dc24180;  1 drivers
v0x240f830_0 .net "areset", 0 0, L_0x23a2e40;  alias, 1 drivers
v0x240f8f0_0 .net "clk", 0 0, v0x2414a90_0;  1 drivers
v0x240f9b0 .array "pht", 0 127, 1 0;
v0x240fa70_0 .net "predict_history", 6 0, L_0x2416590;  alias, 1 drivers
v0x240fb50_0 .var "predict_history_r", 6 0;
v0x240fc30_0 .net "predict_index", 6 0, L_0x23a3320;  1 drivers
v0x240fd10_0 .net "predict_pc", 6 0, L_0x2415820;  alias, 1 drivers
v0x240fdf0_0 .net "predict_taken", 0 0, L_0x24163d0;  alias, 1 drivers
v0x240feb0_0 .net "predict_valid", 0 0, v0x24119b0_0;  alias, 1 drivers
v0x240ff70_0 .net "train_history", 6 0, L_0x2415dd0;  alias, 1 drivers
v0x2410050_0 .net "train_index", 6 0, L_0x23cd770;  1 drivers
v0x2410130_0 .net "train_mispredicted", 0 0, L_0x2415c70;  alias, 1 drivers
v0x24101f0_0 .net "train_pc", 6 0, L_0x2415f60;  alias, 1 drivers
v0x24102d0_0 .net "train_taken", 0 0, L_0x2415a50;  alias, 1 drivers
v0x2410390_0 .net "train_valid", 0 0, v0x2412330_0;  alias, 1 drivers
E_0x23b3000 .event posedge, v0x240f830_0, v0x240f8f0_0;
L_0x24160f0 .array/port v0x240f9b0, L_0x24161f0;
L_0x24161f0 .concat [ 7 2 0 0], L_0x23a3320, L_0x7f798dc24180;
L_0x24162e0 .part L_0x24160f0, 1, 1;
L_0x24163d0 .functor MUXZ 1, L_0x7f798dc241c8, L_0x24162e0, v0x24119b0_0, C4<>;
L_0x2416590 .functor MUXZ 7, L_0x7f798dc24210, v0x240fb50_0, v0x24119b0_0, C4<>;
S_0x23e8170 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x23a1db0;
 .timescale -12 -12;
v0x23e0440_0 .var/i "i", 31 0;
S_0x24105b0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x23ecc20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x2410760 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x23a2e40 .functor BUFZ 1, v0x2411a80_0, C4<0>, C4<0>, C4<0>;
L_0x7f798dc240a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2411240_0 .net *"_ivl_10", 0 0, L_0x7f798dc240a8;  1 drivers
L_0x7f798dc240f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2411320_0 .net *"_ivl_14", 6 0, L_0x7f798dc240f0;  1 drivers
L_0x7f798dc24138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2411400_0 .net *"_ivl_18", 6 0, L_0x7f798dc24138;  1 drivers
L_0x7f798dc24018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x24114c0_0 .net *"_ivl_2", 6 0, L_0x7f798dc24018;  1 drivers
L_0x7f798dc24060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24115a0_0 .net *"_ivl_6", 0 0, L_0x7f798dc24060;  1 drivers
v0x24116d0_0 .net "areset", 0 0, L_0x23a2e40;  alias, 1 drivers
v0x2411770_0 .net "clk", 0 0, v0x2414a90_0;  alias, 1 drivers
v0x2411840_0 .net "predict_pc", 6 0, L_0x2415820;  alias, 1 drivers
v0x2411910_0 .var "predict_pc_r", 6 0;
v0x24119b0_0 .var "predict_valid", 0 0;
v0x2411a80_0 .var "reset", 0 0;
v0x2411b20_0 .net "tb_match", 0 0, L_0x2416ed0;  alias, 1 drivers
v0x2411be0_0 .net "train_history", 6 0, L_0x2415dd0;  alias, 1 drivers
v0x2411cd0_0 .var "train_history_r", 6 0;
v0x2411d90_0 .net "train_mispredicted", 0 0, L_0x2415c70;  alias, 1 drivers
v0x2411e60_0 .var "train_mispredicted_r", 0 0;
v0x2411f00_0 .net "train_pc", 6 0, L_0x2415f60;  alias, 1 drivers
v0x2412100_0 .var "train_pc_r", 6 0;
v0x24121c0_0 .net "train_taken", 0 0, L_0x2415a50;  alias, 1 drivers
v0x2412290_0 .var "train_taken_r", 0 0;
v0x2412330_0 .var "train_valid", 0 0;
v0x2412400_0 .var "wavedrom_enable", 0 0;
v0x24124a0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x2412580_0 .var "wavedrom_title", 511 0;
E_0x23b24a0/0 .event negedge, v0x240f8f0_0;
E_0x23b24a0/1 .event posedge, v0x240f8f0_0;
E_0x23b24a0 .event/or E_0x23b24a0/0, E_0x23b24a0/1;
L_0x2415820 .functor MUXZ 7, L_0x7f798dc24018, v0x2411910_0, v0x24119b0_0, C4<>;
L_0x2415a50 .functor MUXZ 1, L_0x7f798dc24060, v0x2412290_0, v0x2412330_0, C4<>;
L_0x2415c70 .functor MUXZ 1, L_0x7f798dc240a8, v0x2411e60_0, v0x2412330_0, C4<>;
L_0x2415dd0 .functor MUXZ 7, L_0x7f798dc240f0, v0x2411cd0_0, v0x2412330_0, C4<>;
L_0x2415f60 .functor MUXZ 7, L_0x7f798dc24138, v0x2412100_0, v0x2412330_0, C4<>;
S_0x2410820 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x24105b0;
 .timescale -12 -12;
v0x2410a80_0 .var/2u "arfail", 0 0;
v0x2410b60_0 .var "async", 0 0;
v0x2410c20_0 .var/2u "datafail", 0 0;
v0x2410cc0_0 .var/2u "srfail", 0 0;
E_0x23b2250 .event posedge, v0x240f8f0_0;
E_0x23949f0 .event negedge, v0x240f8f0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x23b2250;
    %wait E_0x23b2250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2411a80_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23b2250;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x23949f0;
    %load/vec4 v0x2411b20_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2410c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2411a80_0, 0;
    %wait E_0x23b2250;
    %load/vec4 v0x2411b20_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2410a80_0, 0, 1;
    %wait E_0x23b2250;
    %load/vec4 v0x2411b20_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2410cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2411a80_0, 0;
    %load/vec4 v0x2410cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2410a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x2410b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2410c20_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2410b60_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x2410d80 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x24105b0;
 .timescale -12 -12;
v0x2410f80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2411060 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x24105b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2412800 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x23ecc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
L_0x7f798dc24258 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x2412e10_0 .net/2u *"_ivl_0", 6 0, L_0x7f798dc24258;  1 drivers
L_0x7f798dc242a0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x2412f10_0 .net/2u *"_ivl_4", 6 0, L_0x7f798dc242a0;  1 drivers
v0x2412ff0_0 .net "areset", 0 0, L_0x23a2e40;  alias, 1 drivers
v0x2413110_0 .net "clk", 0 0, v0x2414a90_0;  alias, 1 drivers
v0x2413200_0 .var "global_history", 6 0;
v0x2413310 .array "pht", 127 0, 1 0;
v0x24133d0_0 .var "predict_history", 6 0;
v0x24134b0_0 .var "predict_history_reg", 6 0;
v0x2413590_0 .net "predict_pc", 6 0, L_0x2415820;  alias, 1 drivers
v0x2413650_0 .net "predict_pc_reg", 6 0, L_0x24167b0;  1 drivers
v0x2413730_0 .var "predict_taken", 0 0;
v0x24137f0_0 .var "predict_taken_reg", 0 0;
v0x24138b0_0 .net "predict_valid", 0 0, v0x24119b0_0;  alias, 1 drivers
v0x24139a0_0 .net "train_history", 6 0, L_0x2415dd0;  alias, 1 drivers
v0x2413ab0_0 .net "train_mispredicted", 0 0, L_0x2415c70;  alias, 1 drivers
v0x2413ba0_0 .net "train_pc", 6 0, L_0x2415f60;  alias, 1 drivers
v0x2413cb0_0 .net "train_pc_reg", 6 0, L_0x2416850;  1 drivers
v0x2413ea0_0 .net "train_taken", 0 0, L_0x2415a50;  alias, 1 drivers
v0x2413f90_0 .net "train_valid", 0 0, v0x2412330_0;  alias, 1 drivers
L_0x24167b0 .functor MUXZ 7, L_0x7f798dc24258, L_0x2415820, v0x24119b0_0, C4<>;
L_0x2416850 .functor MUXZ 7, L_0x7f798dc242a0, L_0x2415f60, v0x2412330_0, C4<>;
S_0x2412b30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 27, 4 27 0, S_0x2412800;
 .timescale 0 0;
v0x2412d10_0 .var/i "i", 31 0;
S_0x2414240 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x23ecc20;
 .timescale -12 -12;
E_0x23f4c00 .event anyedge, v0x2414fb0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2414fb0_0;
    %nor/r;
    %assign/vec4 v0x2414fb0_0, 0;
    %wait E_0x23f4c00;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24105b0;
T_4 ;
    %wait E_0x23b2250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2411a80_0, 0;
    %wait E_0x23b2250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2411a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24119b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2411e60_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x2411cd0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2412100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2412290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2412330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24119b0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2411910_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2410b60_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x2410820;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2411060;
    %join;
    %wait E_0x23b2250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2411a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24119b0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2411910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24119b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2411cd0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2412100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2412290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2412330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2411e60_0, 0;
    %wait E_0x23949f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2411a80_0, 0;
    %wait E_0x23b2250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2412330_0, 0;
    %wait E_0x23b2250;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x2411cd0_0, 0;
    %wait E_0x23b2250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2412330_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23b2250;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2411cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2412290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2412330_0, 0;
    %wait E_0x23b2250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2412330_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23b2250;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2411060;
    %join;
    %wait E_0x23b2250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2411a80_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2411910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24119b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2411cd0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2412100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2412290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2412330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2411e60_0, 0;
    %wait E_0x23949f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2411a80_0, 0;
    %wait E_0x23b2250;
    %wait E_0x23b2250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2412330_0, 0;
    %wait E_0x23b2250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2412330_0, 0;
    %wait E_0x23b2250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2412330_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x2411cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2412290_0, 0;
    %wait E_0x23b2250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2412330_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23b2250;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2411cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2412290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2412330_0, 0;
    %wait E_0x23b2250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2412330_0, 0;
    %wait E_0x23b2250;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2412330_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x2411cd0_0, 0;
    %wait E_0x23b2250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2412330_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23b2250;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2411060;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23b24a0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x2412330_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2412290_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2412100_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2411910_0, 0;
    %assign/vec4 v0x24119b0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x2411cd0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x2411e60_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x23a1db0;
T_5 ;
    %wait E_0x23b3000;
    %load/vec4 v0x240f830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x23e8170;
    %jmp t_0;
    .scope S_0x23e8170;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23e0440_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x23e0440_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x23e0440_0;
    %store/vec4a v0x240f9b0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x23e0440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23e0440_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x23a1db0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x240fb50_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x240feb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x240fb50_0;
    %load/vec4 v0x240fdf0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x240fb50_0, 0;
T_5.5 ;
    %load/vec4 v0x2410390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x2410050_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x240f9b0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x24102d0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x2410050_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x240f9b0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2410050_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x240f9b0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x2410050_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x240f9b0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x24102d0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x2410050_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x240f9b0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2410050_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x240f9b0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x2410130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x240ff70_0;
    %load/vec4 v0x24102d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x240fb50_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2412800;
T_6 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2413200_0, 0, 7;
    %end;
    .thread T_6, $init;
    .scope S_0x2412800;
T_7 ;
    %wait E_0x23b3000;
    %load/vec4 v0x2412ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0x2412b30;
    %jmp t_2;
    .scope S_0x2412b30;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2412d10_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x2412d10_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x2412d10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2413310, 0, 4;
T_7.4 ; for-loop step statement
    %load/vec4 v0x2412d10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2412d10_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x2412800;
t_2 %join;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2413200_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x24134b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24137f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x2413200_0;
    %assign/vec4 v0x24134b0_0, 0;
    %load/vec4 v0x24138b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x2413650_0;
    %load/vec4 v0x24134b0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2413310, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x24137f0_0, 0;
T_7.5 ;
    %load/vec4 v0x2413f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x2413ea0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.9, 8;
    %load/vec4 v0x2413cb0_0;
    %load/vec4 v0x24139a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2413310, 4;
    %addi 1, 0, 2;
    %jmp/1 T_7.10, 8;
T_7.9 ; End of true expr.
    %load/vec4 v0x2413cb0_0;
    %load/vec4 v0x24139a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2413310, 4;
    %subi 1, 0, 2;
    %jmp/0 T_7.10, 8;
 ; End of false expr.
    %blend;
T_7.10;
    %load/vec4 v0x2413cb0_0;
    %load/vec4 v0x24139a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2413310, 0, 4;
    %load/vec4 v0x2413cb0_0;
    %load/vec4 v0x24139a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2413310, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_7.11, 5;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x2413cb0_0;
    %load/vec4 v0x24139a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2413310, 0, 4;
    %jmp T_7.12;
T_7.11 ;
    %load/vec4 v0x2413cb0_0;
    %load/vec4 v0x24139a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2413310, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.13, 5;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x2413cb0_0;
    %load/vec4 v0x24139a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2413310, 0, 4;
T_7.13 ;
T_7.12 ;
    %load/vec4 v0x2413ea0_0;
    %load/vec4 v0x2413200_0;
    %parti/s 6, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2413200_0, 0;
T_7.7 ;
    %load/vec4 v0x24138b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.15, 8;
    %load/vec4 v0x24137f0_0;
    %jmp/1 T_7.16, 8;
T_7.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.16, 8;
 ; End of false expr.
    %blend;
T_7.16;
    %assign/vec4 v0x2413730_0, 0;
    %load/vec4 v0x24138b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.17, 8;
    %load/vec4 v0x24134b0_0;
    %jmp/1 T_7.18, 8;
T_7.17 ; End of true expr.
    %pushi/vec4 0, 0, 7;
    %jmp/0 T_7.18, 8;
 ; End of false expr.
    %blend;
T_7.18;
    %assign/vec4 v0x24133d0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x23ecc20;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2414a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2414fb0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x23ecc20;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x2414a90_0;
    %inv;
    %store/vec4 v0x2414a90_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x23ecc20;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2411770_0, v0x2415220_0, v0x2414a90_0, v0x24149f0_0, v0x2414e70_0, v0x2414c90_0, v0x2415580_0, v0x24154e0_0, v0x2415380_0, v0x24152c0_0, v0x2415420_0, v0x2414dd0_0, v0x2414d30_0, v0x2414bf0_0, v0x2414b30_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x23ecc20;
T_11 ;
    %load/vec4 v0x2414f10_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x2414f10_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2414f10_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x2414f10_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x2414f10_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2414f10_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x2414f10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2414f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2414f10_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2414f10_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x23ecc20;
T_12 ;
    %wait E_0x23b24a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2414f10_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2414f10_0, 4, 32;
    %load/vec4 v0x2415070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x2414f10_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2414f10_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2414f10_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2414f10_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x2414dd0_0;
    %load/vec4 v0x2414dd0_0;
    %load/vec4 v0x2414d30_0;
    %xor;
    %load/vec4 v0x2414dd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x2414f10_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2414f10_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x2414f10_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2414f10_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x2414bf0_0;
    %load/vec4 v0x2414bf0_0;
    %load/vec4 v0x2414b30_0;
    %xor;
    %load/vec4 v0x2414bf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x2414f10_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2414f10_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x2414f10_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2414f10_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/gshare/iter10/response1/top_module.sv";
