;buildInfoPackage: chisel3, version: 3.2.0, scalaVersion: 2.12.10, sbtVersion: 1.2.8
circuit ShiftResetTester : 
  module ShiftResetTester : 
    input clock : Clock
    input reset : UInt<1>
    output io : {}
    
    reg value : UInt<2>, clock with : (reset => (reset, UInt<2>("h00"))) @[Counter.scala 29:33]
    when UInt<1>("h01") : @[Counter.scala 71:17]
      node _T = eq(value, UInt<2>("h02")) @[Counter.scala 37:24]
      node _T_1 = add(value, UInt<1>("h01")) @[Counter.scala 38:22]
      node _T_2 = tail(_T_1, 1) @[Counter.scala 38:22]
      value <= _T_2 @[Counter.scala 38:13]
      when _T : @[Counter.scala 40:21]
        value <= UInt<1>("h00") @[Counter.scala 40:29]
        skip @[Counter.scala 40:21]
      skip @[Counter.scala 71:17]
    node done = and(UInt<1>("h01"), _T) @[Counter.scala 72:20]
    node _T_3 = add(value, UInt<5>("h017")) @[Reg.scala 55:33]
    node _T_4 = tail(_T_3, 1) @[Reg.scala 55:33]
    reg _T_5 : UInt, clock with : (reset => (reset, UInt<1>("h01"))) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      _T_5 <= _T_4 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg _T_6 : UInt, clock with : (reset => (reset, UInt<1>("h01"))) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      _T_6 <= _T_5 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg _T_7 : UInt, clock with : (reset => (reset, UInt<1>("h01"))) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      _T_7 <= _T_6 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    reg sr : UInt, clock with : (reset => (reset, UInt<1>("h01"))) @[Reg.scala 27:20]
    when UInt<1>("h01") : @[Reg.scala 28:19]
      sr <= _T_7 @[Reg.scala 28:23]
      skip @[Reg.scala 28:19]
    when done : @[Reg.scala 56:14]
      node _T_8 = eq(sr, UInt<1>("h01")) @[Reg.scala 57:15]
      node _T_9 = bits(reset, 0, 0) @[Reg.scala 57:11]
      node _T_10 = or(_T_8, _T_9) @[Reg.scala 57:11]
      node _T_11 = eq(_T_10, UInt<1>("h00")) @[Reg.scala 57:11]
      when _T_11 : @[Reg.scala 57:11]
        printf(clock, UInt<1>(1), "Assertion failed\n    at Reg.scala:57 assert(sr === 1.U)\n") @[Reg.scala 57:11]
        stop(clock, UInt<1>(1), 1) @[Reg.scala 57:11]
        skip @[Reg.scala 57:11]
      node _T_12 = bits(reset, 0, 0) @[Reg.scala 58:9]
      node _T_13 = eq(_T_12, UInt<1>("h00")) @[Reg.scala 58:9]
      when _T_13 : @[Reg.scala 58:9]
        stop(clock, UInt<1>(1), 0) @[Reg.scala 58:9]
        skip @[Reg.scala 58:9]
      skip @[Reg.scala 56:14]
    
