#
# Build
#

set build_components {
	core init timer
	test/vixl
}

source ${genode_dir}/repos/base/run/platform_drv.inc
append_platform_drv_build_components
build $build_components
create_boot_directory

#
# Generate config
#

install_config {
<config verbose="yes">
	<parent-provides>
		<service name="ROM"/>
		<service name="CAP"/>
		<service name="RM"/>
		<service name="PD"/>
		<service name="CPU"/>
		<service name="LOG"/>
		<service name="SIGNAL"/>
		<service name="IO_PORT"/>
		<service name="IRQ"/>
		<service name="IO_MEM"/>
	</parent-provides>
	<default-route>
		<any-service> <parent/> <any-child/> </any-service>
	</default-route>
	<default caps="1000"/>

	<start name="timer">
		<resource name="RAM" quantum="1M"/>
		<provides> <service name="Timer"/> </provides>
	</start>

	<start name="vixl_test">
		<resource name="RAM" quantum="32M"/>
		<config ld_verbose="yes" ld_bind_now="no">
			<vfs>
				<dir name="tmp"> <ram/> </dir>
				<dir name="dev">
               <log/>
               <inline name="rtc">2018-01-01 00:01</inline>
               <inline name="random">3d32200c56d42fac0ed8dada9d9b33e7</inline>
            </dir>
			</vfs>
			<libc stdout="/dev/log" stderr="/dev/log" rtc="/dev/rtc" rng="/dev/random"/>
         <start name="/bin/vixl_test">
            <arg value="AARCH64_SCRATCH_perfect_nesting"/>
            <arg value="POOL_MANAGER_Basic"/>
            <arg value="POOL_MANAGER_FuzzObjectDeletedWhenPlaced"/>
            <arg value="POOL_MANAGER_FuzzObjectUpdatedWhenPlaced"/>
            <arg value="POOL_MANAGER_BindUnusedLabel"/>
            <arg value="POOL_MANAGER_BindLabelNeedsPadding"/>
            <arg value="POOL_MANAGER_PoolWithoutHeaderMinLocation"/>
            <arg value="POOL_MANAGER_PoolWithoutHeaderAlignment"/>
            <arg value="POOL_MANAGER_MustEmitNewReferenceDueToRange"/>
            <arg value="POOL_MANAGER_MustEmitNewReferenceDueToSizeOfObject"/>
            <arg value="POOL_MANAGER_DeleteLocationBaseOnPlacement"/>
            <arg value="POOL_MANAGER_DeleteLocationBaseOnPoolManagerDestruction"/>
            <arg value="INVALSET_basic_test"/>
            <arg value="INVALSET_valid_element"/>
            <arg value="INVALSET_insert"/>
            <arg value="INVALSET_erase"/>
            <arg value="INVALSET_min"/>
            <arg value="INVALSET_iterator"/>
            <arg value="INVALSET_iterator_cxx11"/>
            <arg value="INVALSET_stl_forward_iterator"/>
            <arg value="SCOPES_CodeBufferCheckScope_basic_64"/>
            <arg value="SCOPES_CodeBufferCheckScope_assembler_use_64"/>
            <arg value="SCOPES_CodeBufferCheckScope_Open_64"/>
            <arg value="SCOPES_CodeBufferCheckScope_Close_64"/>
            <arg value="SCOPES_CodeBufferCheckScope_Open_Close_64"/>
            <arg value="SCOPES_EmissionCheckScope_basic_64"/>
            <arg value="SCOPES_EmissionCheckScope_Open_64"/>
            <arg value="SCOPES_EmissionCheckScope_Close_64"/>
            <arg value="SCOPES_EmissionCheckScope_Open_Close_64"/>
            <arg value="SCOPES_EmissionCheckScope_emit_pool_64"/>
            <arg value="SCOPES_EmissionCheckScope_emit_pool_on_Open_64"/>
            <arg value="SCOPES_ExactAssemblyScope_basic_64"/>
            <arg value="SCOPES_ExactAssemblyScope_Open_64"/>
            <arg value="SCOPES_ExactAssemblyScope_Close_64"/>
            <arg value="SCOPES_ExactAssemblyScope_Open_Close_64"/>
            <arg value="SCOPES_ExactAssemblyScope_64"/>
            <arg value="SCOPES_ExactAssemblyScope_scope_with_pools_64"/>
            <arg value="CODE_BUFFER_align_grow"/>
            <arg value="API_IsUint_IsInt"/>
            <arg value="AARCH64_SIM_fmadd_s"/>
            <arg value="AARCH64_SIM_fmsub_s"/>
            <arg value="AARCH64_SIM_fnmadd_s"/>
            <arg value="AARCH64_SIM_fnmsub_s"/>
            <arg value="AARCH64_SIM_fadd_d"/>
            <arg value="AARCH64_SIM_fadd_s"/>
            <arg value="AARCH64_SIM_fdiv_d"/>
            <arg value="AARCH64_SIM_fdiv_s"/>
            <arg value="AARCH64_SIM_fmax_d"/>
            <arg value="AARCH64_SIM_fmax_s"/>
            <arg value="AARCH64_SIM_fmaxnm_d"/>
            <arg value="AARCH64_SIM_fmaxnm_s"/>
            <arg value="AARCH64_SIM_fmin_d"/>
            <arg value="AARCH64_SIM_fmin_s"/>
            <arg value="AARCH64_SIM_fminnm_d"/>
            <arg value="AARCH64_SIM_fminnm_s"/>
            <arg value="AARCH64_SIM_fmul_d"/>
            <arg value="AARCH64_SIM_fmul_s"/>
            <arg value="AARCH64_SIM_fsub_d"/>
            <arg value="AARCH64_SIM_fsub_s"/>
            <arg value="AARCH64_SIM_fnmul_d"/>
            <arg value="AARCH64_SIM_fnmul_s"/>
            <arg value="AARCH64_SIM_fabs_d"/>
            <arg value="AARCH64_SIM_fabs_s"/>
            <arg value="AARCH64_SIM_fmov_d"/>
            <arg value="AARCH64_SIM_fmov_s"/>
            <arg value="AARCH64_SIM_fneg_d"/>
            <arg value="AARCH64_SIM_fneg_s"/>
            <arg value="AARCH64_SIM_fsqrt_d"/>
            <arg value="AARCH64_SIM_fsqrt_s"/>
            <arg value="AARCH64_SIM_frinta_d"/>
            <arg value="AARCH64_SIM_frinta_s"/>
            <arg value="AARCH64_SIM_frinti_d"/>
            <arg value="AARCH64_SIM_frinti_s"/>
            <arg value="AARCH64_SIM_frintm_d"/>
            <arg value="AARCH64_SIM_frintm_s"/>
            <arg value="AARCH64_SIM_frintn_d"/>
            <arg value="AARCH64_SIM_frintn_s"/>
            <arg value="AARCH64_SIM_frintp_d"/>
            <arg value="AARCH64_SIM_frintp_s"/>
            <arg value="AARCH64_SIM_frintx_d"/>
            <arg value="AARCH64_SIM_frintx_s"/>
            <arg value="AARCH64_SIM_frintz_d"/>
            <arg value="AARCH64_SIM_frintz_s"/>
            <arg value="AARCH64_SIM_fcmp_d"/>
            <arg value="AARCH64_SIM_fcmp_s"/>
            <arg value="AARCH64_SIM_fcmp_dz"/>
            <arg value="AARCH64_SIM_fcmp_sz"/>
            <arg value="AARCH64_SIM_fcvt_sd"/>
            <arg value="AARCH64_SIM_fcvt_ds"/>
            <arg value="AARCH64_SIM_fcvtas_xd"/>
            <arg value="AARCH64_SIM_fcvtas_xs"/>
            <arg value="AARCH64_SIM_fcvtas_wd"/>
            <arg value="AARCH64_SIM_fcvtas_ws"/>
            <arg value="AARCH64_SIM_fcvtau_xd"/>
            <arg value="AARCH64_SIM_fcvtau_xs"/>
            <arg value="AARCH64_SIM_fcvtau_wd"/>
            <arg value="AARCH64_SIM_fcvtau_ws"/>
            <arg value="AARCH64_SIM_fcvtms_xd"/>
            <arg value="AARCH64_SIM_fcvtms_xs"/>
            <arg value="AARCH64_SIM_fcvtms_wd"/>
            <arg value="AARCH64_SIM_fcvtms_ws"/>
            <arg value="AARCH64_SIM_fcvtmu_xd"/>
            <arg value="AARCH64_SIM_fcvtmu_xs"/>
            <arg value="AARCH64_SIM_fcvtmu_wd"/>
            <arg value="AARCH64_SIM_fcvtmu_ws"/>
            <arg value="AARCH64_SIM_fcvtns_xd"/>
            <arg value="AARCH64_SIM_fcvtns_xs"/>
            <arg value="AARCH64_SIM_fcvtns_wd"/>
            <arg value="AARCH64_SIM_fcvtns_ws"/>
            <arg value="AARCH64_SIM_fcvtnu_xd"/>
            <arg value="AARCH64_SIM_fcvtnu_xs"/>
            <arg value="AARCH64_SIM_fcvtnu_wd"/>
            <arg value="AARCH64_SIM_fcvtnu_ws"/>
            <arg value="AARCH64_SIM_fcvtzs_xd"/>
            <arg value="AARCH64_SIM_fcvtzs_xs"/>
            <arg value="AARCH64_SIM_fcvtzs_wd"/>
            <arg value="AARCH64_SIM_fcvtzs_ws"/>
            <arg value="AARCH64_SIM_fcvtzu_xd"/>
            <arg value="AARCH64_SIM_fcvtzu_xs"/>
            <arg value="AARCH64_SIM_fcvtzu_wd"/>
            <arg value="AARCH64_SIM_fcvtzu_ws"/>
            <arg value="AARCH64_SIM_ins_B"/>
            <arg value="AARCH64_SIM_ins_H"/>
            <arg value="AARCH64_SIM_ins_S"/>
            <arg value="AARCH64_SIM_ins_D"/>
            <arg value="AARCH64_SIM_dup_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_dup_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_dup_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_dup_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_dup_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_dup_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_dup_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_dup_B_2OPIMM"/>
            <arg value="AARCH64_SIM_dup_H_2OPIMM"/>
            <arg value="AARCH64_SIM_dup_S_2OPIMM"/>
            <arg value="AARCH64_SIM_dup_D_2OPIMM"/>
            <arg value="AARCH64_SIM_shadd_8B"/>
            <arg value="AARCH64_SIM_shadd_16B"/>
            <arg value="AARCH64_SIM_shadd_4H"/>
            <arg value="AARCH64_SIM_shadd_8H"/>
            <arg value="AARCH64_SIM_shadd_2S"/>
            <arg value="AARCH64_SIM_shadd_4S"/>
            <arg value="AARCH64_SIM_sqadd_8B"/>
            <arg value="AARCH64_SIM_sqadd_16B"/>
            <arg value="AARCH64_SIM_sqadd_4H"/>
            <arg value="AARCH64_SIM_sqadd_8H"/>
            <arg value="AARCH64_SIM_sqadd_2S"/>
            <arg value="AARCH64_SIM_sqadd_4S"/>
            <arg value="AARCH64_SIM_sqadd_2D"/>
            <arg value="AARCH64_SIM_srhadd_8B"/>
            <arg value="AARCH64_SIM_srhadd_16B"/>
            <arg value="AARCH64_SIM_srhadd_4H"/>
            <arg value="AARCH64_SIM_srhadd_8H"/>
            <arg value="AARCH64_SIM_srhadd_2S"/>
            <arg value="AARCH64_SIM_srhadd_4S"/>
            <arg value="AARCH64_SIM_shsub_8B"/>
            <arg value="AARCH64_SIM_shsub_16B"/>
            <arg value="AARCH64_SIM_shsub_4H"/>
            <arg value="AARCH64_SIM_shsub_8H"/>
            <arg value="AARCH64_SIM_shsub_2S"/>
            <arg value="AARCH64_SIM_shsub_4S"/>
            <arg value="AARCH64_SIM_sqsub_8B"/>
            <arg value="AARCH64_SIM_sqsub_16B"/>
            <arg value="AARCH64_SIM_sqsub_4H"/>
            <arg value="AARCH64_SIM_sqsub_8H"/>
            <arg value="AARCH64_SIM_sqsub_2S"/>
            <arg value="AARCH64_SIM_sqsub_4S"/>
            <arg value="AARCH64_SIM_sqsub_2D"/>
            <arg value="AARCH64_SIM_cmgt_8B"/>
            <arg value="AARCH64_SIM_cmgt_16B"/>
            <arg value="AARCH64_SIM_cmgt_4H"/>
            <arg value="AARCH64_SIM_cmgt_8H"/>
            <arg value="AARCH64_SIM_cmgt_2S"/>
            <arg value="AARCH64_SIM_cmgt_4S"/>
            <arg value="AARCH64_SIM_cmgt_2D"/>
            <arg value="AARCH64_SIM_cmge_8B"/>
            <arg value="AARCH64_SIM_cmge_16B"/>
            <arg value="AARCH64_SIM_cmge_4H"/>
            <arg value="AARCH64_SIM_cmge_8H"/>
            <arg value="AARCH64_SIM_cmge_2S"/>
            <arg value="AARCH64_SIM_cmge_4S"/>
            <arg value="AARCH64_SIM_cmge_2D"/>
            <arg value="AARCH64_SIM_sshl_8B"/>
            <arg value="AARCH64_SIM_sshl_16B"/>
            <arg value="AARCH64_SIM_sshl_4H"/>
            <arg value="AARCH64_SIM_sshl_8H"/>
            <arg value="AARCH64_SIM_sshl_2S"/>
            <arg value="AARCH64_SIM_sshl_4S"/>
            <arg value="AARCH64_SIM_sshl_2D"/>
            <arg value="AARCH64_SIM_sqshl_8B"/>
            <arg value="AARCH64_SIM_sqshl_16B"/>
            <arg value="AARCH64_SIM_sqshl_4H"/>
            <arg value="AARCH64_SIM_sqshl_8H"/>
            <arg value="AARCH64_SIM_sqshl_2S"/>
            <arg value="AARCH64_SIM_sqshl_4S"/>
            <arg value="AARCH64_SIM_sqshl_2D"/>
            <arg value="AARCH64_SIM_srshl_8B"/>
            <arg value="AARCH64_SIM_srshl_16B"/>
            <arg value="AARCH64_SIM_srshl_4H"/>
            <arg value="AARCH64_SIM_srshl_8H"/>
            <arg value="AARCH64_SIM_srshl_2S"/>
            <arg value="AARCH64_SIM_srshl_4S"/>
            <arg value="AARCH64_SIM_srshl_2D"/>
            <arg value="AARCH64_SIM_sqrshl_8B"/>
            <arg value="AARCH64_SIM_sqrshl_16B"/>
            <arg value="AARCH64_SIM_sqrshl_4H"/>
            <arg value="AARCH64_SIM_sqrshl_8H"/>
            <arg value="AARCH64_SIM_sqrshl_2S"/>
            <arg value="AARCH64_SIM_sqrshl_4S"/>
            <arg value="AARCH64_SIM_sqrshl_2D"/>
            <arg value="AARCH64_SIM_smax_8B"/>
            <arg value="AARCH64_SIM_smax_16B"/>
            <arg value="AARCH64_SIM_smax_4H"/>
            <arg value="AARCH64_SIM_smax_8H"/>
            <arg value="AARCH64_SIM_smax_2S"/>
            <arg value="AARCH64_SIM_smax_4S"/>
            <arg value="AARCH64_SIM_smin_8B"/>
            <arg value="AARCH64_SIM_smin_16B"/>
            <arg value="AARCH64_SIM_smin_4H"/>
            <arg value="AARCH64_SIM_smin_8H"/>
            <arg value="AARCH64_SIM_smin_2S"/>
            <arg value="AARCH64_SIM_smin_4S"/>
            <arg value="AARCH64_SIM_sabd_8B"/>
            <arg value="AARCH64_SIM_sabd_16B"/>
            <arg value="AARCH64_SIM_sabd_4H"/>
            <arg value="AARCH64_SIM_sabd_8H"/>
            <arg value="AARCH64_SIM_sabd_2S"/>
            <arg value="AARCH64_SIM_sabd_4S"/>
            <arg value="AARCH64_SIM_saba_8B"/>
            <arg value="AARCH64_SIM_saba_16B"/>
            <arg value="AARCH64_SIM_saba_4H"/>
            <arg value="AARCH64_SIM_saba_8H"/>
            <arg value="AARCH64_SIM_saba_2S"/>
            <arg value="AARCH64_SIM_saba_4S"/>
            <arg value="AARCH64_SIM_add_8B"/>
            <arg value="AARCH64_SIM_add_16B"/>
            <arg value="AARCH64_SIM_add_4H"/>
            <arg value="AARCH64_SIM_add_8H"/>
            <arg value="AARCH64_SIM_add_2S"/>
            <arg value="AARCH64_SIM_add_4S"/>
            <arg value="AARCH64_SIM_add_2D"/>
            <arg value="AARCH64_SIM_cmtst_8B"/>
            <arg value="AARCH64_SIM_cmtst_16B"/>
            <arg value="AARCH64_SIM_cmtst_4H"/>
            <arg value="AARCH64_SIM_cmtst_8H"/>
            <arg value="AARCH64_SIM_cmtst_2S"/>
            <arg value="AARCH64_SIM_cmtst_4S"/>
            <arg value="AARCH64_SIM_cmtst_2D"/>
            <arg value="AARCH64_SIM_mla_8B"/>
            <arg value="AARCH64_SIM_mla_16B"/>
            <arg value="AARCH64_SIM_mla_4H"/>
            <arg value="AARCH64_SIM_mla_8H"/>
            <arg value="AARCH64_SIM_mla_2S"/>
            <arg value="AARCH64_SIM_mla_4S"/>
            <arg value="AARCH64_SIM_mul_8B"/>
            <arg value="AARCH64_SIM_mul_16B"/>
            <arg value="AARCH64_SIM_mul_4H"/>
            <arg value="AARCH64_SIM_mul_8H"/>
            <arg value="AARCH64_SIM_mul_2S"/>
            <arg value="AARCH64_SIM_mul_4S"/>
            <arg value="AARCH64_SIM_smaxp_8B"/>
            <arg value="AARCH64_SIM_smaxp_16B"/>
            <arg value="AARCH64_SIM_smaxp_4H"/>
            <arg value="AARCH64_SIM_smaxp_8H"/>
            <arg value="AARCH64_SIM_smaxp_2S"/>
            <arg value="AARCH64_SIM_smaxp_4S"/>
            <arg value="AARCH64_SIM_sminp_8B"/>
            <arg value="AARCH64_SIM_sminp_16B"/>
            <arg value="AARCH64_SIM_sminp_4H"/>
            <arg value="AARCH64_SIM_sminp_8H"/>
            <arg value="AARCH64_SIM_sminp_2S"/>
            <arg value="AARCH64_SIM_sminp_4S"/>
            <arg value="AARCH64_SIM_sqdmulh_4H"/>
            <arg value="AARCH64_SIM_sqdmulh_8H"/>
            <arg value="AARCH64_SIM_sqdmulh_2S"/>
            <arg value="AARCH64_SIM_sqdmulh_4S"/>
            <arg value="AARCH64_SIM_addp_8B"/>
            <arg value="AARCH64_SIM_addp_16B"/>
            <arg value="AARCH64_SIM_addp_4H"/>
            <arg value="AARCH64_SIM_addp_8H"/>
            <arg value="AARCH64_SIM_addp_2S"/>
            <arg value="AARCH64_SIM_addp_4S"/>
            <arg value="AARCH64_SIM_addp_2D"/>
            <arg value="AARCH64_SIM_fmaxnm_2S"/>
            <arg value="AARCH64_SIM_fmaxnm_4S"/>
            <arg value="AARCH64_SIM_fmaxnm_2D"/>
            <arg value="AARCH64_SIM_fmla_2S"/>
            <arg value="AARCH64_SIM_fmla_4S"/>
            <arg value="AARCH64_SIM_fmla_2D"/>
            <arg value="AARCH64_SIM_fadd_2S"/>
            <arg value="AARCH64_SIM_fadd_4S"/>
            <arg value="AARCH64_SIM_fadd_2D"/>
            <arg value="AARCH64_SIM_fmulx_2S"/>
            <arg value="AARCH64_SIM_fmulx_4S"/>
            <arg value="AARCH64_SIM_fmulx_2D"/>
            <arg value="AARCH64_SIM_fcmeq_2S"/>
            <arg value="AARCH64_SIM_fcmeq_4S"/>
            <arg value="AARCH64_SIM_fcmeq_2D"/>
            <arg value="AARCH64_SIM_fmax_2S"/>
            <arg value="AARCH64_SIM_fmax_4S"/>
            <arg value="AARCH64_SIM_fmax_2D"/>
            <arg value="AARCH64_SIM_frecps_2S"/>
            <arg value="AARCH64_SIM_frecps_4S"/>
            <arg value="AARCH64_SIM_frecps_2D"/>
            <arg value="AARCH64_SIM_and__8B"/>
            <arg value="AARCH64_SIM_and__16B"/>
            <arg value="AARCH64_SIM_bic_8B"/>
            <arg value="AARCH64_SIM_bic_16B"/>
            <arg value="AARCH64_SIM_fminnm_2S"/>
            <arg value="AARCH64_SIM_fminnm_4S"/>
            <arg value="AARCH64_SIM_fminnm_2D"/>
            <arg value="AARCH64_SIM_fmls_2S"/>
            <arg value="AARCH64_SIM_fmls_4S"/>
            <arg value="AARCH64_SIM_fmls_2D"/>
            <arg value="AARCH64_SIM_fsub_2S"/>
            <arg value="AARCH64_SIM_fsub_4S"/>
            <arg value="AARCH64_SIM_fsub_2D"/>
            <arg value="AARCH64_SIM_fmin_2S"/>
            <arg value="AARCH64_SIM_fmin_4S"/>
            <arg value="AARCH64_SIM_fmin_2D"/>
            <arg value="AARCH64_SIM_frsqrts_2S"/>
            <arg value="AARCH64_SIM_frsqrts_4S"/>
            <arg value="AARCH64_SIM_frsqrts_2D"/>
            <arg value="AARCH64_SIM_orr_8B"/>
            <arg value="AARCH64_SIM_orr_16B"/>
            <arg value="AARCH64_SIM_orn_8B"/>
            <arg value="AARCH64_SIM_orn_16B"/>
            <arg value="AARCH64_SIM_uhadd_8B"/>
            <arg value="AARCH64_SIM_uhadd_16B"/>
            <arg value="AARCH64_SIM_uhadd_4H"/>
            <arg value="AARCH64_SIM_uhadd_8H"/>
            <arg value="AARCH64_SIM_uhadd_2S"/>
            <arg value="AARCH64_SIM_uhadd_4S"/>
            <arg value="AARCH64_SIM_uqadd_8B"/>
            <arg value="AARCH64_SIM_uqadd_16B"/>
            <arg value="AARCH64_SIM_uqadd_4H"/>
            <arg value="AARCH64_SIM_uqadd_8H"/>
            <arg value="AARCH64_SIM_uqadd_2S"/>
            <arg value="AARCH64_SIM_uqadd_4S"/>
            <arg value="AARCH64_SIM_uqadd_2D"/>
            <arg value="AARCH64_SIM_urhadd_8B"/>
            <arg value="AARCH64_SIM_urhadd_16B"/>
            <arg value="AARCH64_SIM_urhadd_4H"/>
            <arg value="AARCH64_SIM_urhadd_8H"/>
            <arg value="AARCH64_SIM_urhadd_2S"/>
            <arg value="AARCH64_SIM_urhadd_4S"/>
            <arg value="AARCH64_SIM_uhsub_8B"/>
            <arg value="AARCH64_SIM_uhsub_16B"/>
            <arg value="AARCH64_SIM_uhsub_4H"/>
            <arg value="AARCH64_SIM_uhsub_8H"/>
            <arg value="AARCH64_SIM_uhsub_2S"/>
            <arg value="AARCH64_SIM_uhsub_4S"/>
            <arg value="AARCH64_SIM_uqsub_8B"/>
            <arg value="AARCH64_SIM_uqsub_16B"/>
            <arg value="AARCH64_SIM_uqsub_4H"/>
            <arg value="AARCH64_SIM_uqsub_8H"/>
            <arg value="AARCH64_SIM_uqsub_2S"/>
            <arg value="AARCH64_SIM_uqsub_4S"/>
            <arg value="AARCH64_SIM_uqsub_2D"/>
            <arg value="AARCH64_SIM_cmhi_8B"/>
            <arg value="AARCH64_SIM_cmhi_16B"/>
            <arg value="AARCH64_SIM_cmhi_4H"/>
            <arg value="AARCH64_SIM_cmhi_8H"/>
            <arg value="AARCH64_SIM_cmhi_2S"/>
            <arg value="AARCH64_SIM_cmhi_4S"/>
            <arg value="AARCH64_SIM_cmhi_2D"/>
            <arg value="AARCH64_SIM_cmhs_8B"/>
            <arg value="AARCH64_SIM_cmhs_16B"/>
            <arg value="AARCH64_SIM_cmhs_4H"/>
            <arg value="AARCH64_SIM_cmhs_8H"/>
            <arg value="AARCH64_SIM_cmhs_2S"/>
            <arg value="AARCH64_SIM_cmhs_4S"/>
            <arg value="AARCH64_SIM_cmhs_2D"/>
            <arg value="AARCH64_SIM_ushl_8B"/>
            <arg value="AARCH64_SIM_ushl_16B"/>
            <arg value="AARCH64_SIM_ushl_4H"/>
            <arg value="AARCH64_SIM_ushl_8H"/>
            <arg value="AARCH64_SIM_ushl_2S"/>
            <arg value="AARCH64_SIM_ushl_4S"/>
            <arg value="AARCH64_SIM_ushl_2D"/>
            <arg value="AARCH64_SIM_uqshl_8B"/>
            <arg value="AARCH64_SIM_uqshl_16B"/>
            <arg value="AARCH64_SIM_uqshl_4H"/>
            <arg value="AARCH64_SIM_uqshl_8H"/>
            <arg value="AARCH64_SIM_uqshl_2S"/>
            <arg value="AARCH64_SIM_uqshl_4S"/>
            <arg value="AARCH64_SIM_uqshl_2D"/>
            <arg value="AARCH64_SIM_urshl_8B"/>
            <arg value="AARCH64_SIM_urshl_16B"/>
            <arg value="AARCH64_SIM_urshl_4H"/>
            <arg value="AARCH64_SIM_urshl_8H"/>
            <arg value="AARCH64_SIM_urshl_2S"/>
            <arg value="AARCH64_SIM_urshl_4S"/>
            <arg value="AARCH64_SIM_urshl_2D"/>
            <arg value="AARCH64_SIM_uqrshl_8B"/>
            <arg value="AARCH64_SIM_uqrshl_16B"/>
            <arg value="AARCH64_SIM_uqrshl_4H"/>
            <arg value="AARCH64_SIM_uqrshl_8H"/>
            <arg value="AARCH64_SIM_uqrshl_2S"/>
            <arg value="AARCH64_SIM_uqrshl_4S"/>
            <arg value="AARCH64_SIM_uqrshl_2D"/>
            <arg value="AARCH64_SIM_umax_8B"/>
            <arg value="AARCH64_SIM_umax_16B"/>
            <arg value="AARCH64_SIM_umax_4H"/>
            <arg value="AARCH64_SIM_umax_8H"/>
            <arg value="AARCH64_SIM_umax_2S"/>
            <arg value="AARCH64_SIM_umax_4S"/>
            <arg value="AARCH64_SIM_umin_8B"/>
            <arg value="AARCH64_SIM_umin_16B"/>
            <arg value="AARCH64_SIM_umin_4H"/>
            <arg value="AARCH64_SIM_umin_8H"/>
            <arg value="AARCH64_SIM_umin_2S"/>
            <arg value="AARCH64_SIM_umin_4S"/>
            <arg value="AARCH64_SIM_uabd_8B"/>
            <arg value="AARCH64_SIM_uabd_16B"/>
            <arg value="AARCH64_SIM_uabd_4H"/>
            <arg value="AARCH64_SIM_uabd_8H"/>
            <arg value="AARCH64_SIM_uabd_2S"/>
            <arg value="AARCH64_SIM_uabd_4S"/>
            <arg value="AARCH64_SIM_uaba_8B"/>
            <arg value="AARCH64_SIM_uaba_16B"/>
            <arg value="AARCH64_SIM_uaba_4H"/>
            <arg value="AARCH64_SIM_uaba_8H"/>
            <arg value="AARCH64_SIM_uaba_2S"/>
            <arg value="AARCH64_SIM_uaba_4S"/>
            <arg value="AARCH64_SIM_sub_8B"/>
            <arg value="AARCH64_SIM_sub_16B"/>
            <arg value="AARCH64_SIM_sub_4H"/>
            <arg value="AARCH64_SIM_sub_8H"/>
            <arg value="AARCH64_SIM_sub_2S"/>
            <arg value="AARCH64_SIM_sub_4S"/>
            <arg value="AARCH64_SIM_sub_2D"/>
            <arg value="AARCH64_SIM_cmeq_8B"/>
            <arg value="AARCH64_SIM_cmeq_16B"/>
            <arg value="AARCH64_SIM_cmeq_4H"/>
            <arg value="AARCH64_SIM_cmeq_8H"/>
            <arg value="AARCH64_SIM_cmeq_2S"/>
            <arg value="AARCH64_SIM_cmeq_4S"/>
            <arg value="AARCH64_SIM_cmeq_2D"/>
            <arg value="AARCH64_SIM_mls_8B"/>
            <arg value="AARCH64_SIM_mls_16B"/>
            <arg value="AARCH64_SIM_mls_4H"/>
            <arg value="AARCH64_SIM_mls_8H"/>
            <arg value="AARCH64_SIM_mls_2S"/>
            <arg value="AARCH64_SIM_mls_4S"/>
            <arg value="AARCH64_SIM_pmul_8B"/>
            <arg value="AARCH64_SIM_pmul_16B"/>
            <arg value="AARCH64_SIM_uminp_8B"/>
            <arg value="AARCH64_SIM_uminp_16B"/>
            <arg value="AARCH64_SIM_uminp_4H"/>
            <arg value="AARCH64_SIM_uminp_8H"/>
            <arg value="AARCH64_SIM_uminp_2S"/>
            <arg value="AARCH64_SIM_uminp_4S"/>
            <arg value="AARCH64_SIM_umaxp_8B"/>
            <arg value="AARCH64_SIM_umaxp_16B"/>
            <arg value="AARCH64_SIM_umaxp_4H"/>
            <arg value="AARCH64_SIM_umaxp_8H"/>
            <arg value="AARCH64_SIM_umaxp_2S"/>
            <arg value="AARCH64_SIM_umaxp_4S"/>
            <arg value="AARCH64_SIM_sqrdmulh_4H"/>
            <arg value="AARCH64_SIM_sqrdmulh_8H"/>
            <arg value="AARCH64_SIM_sqrdmulh_2S"/>
            <arg value="AARCH64_SIM_sqrdmulh_4S"/>
            <arg value="AARCH64_SIM_fmaxnmp_2S"/>
            <arg value="AARCH64_SIM_fmaxnmp_4S"/>
            <arg value="AARCH64_SIM_fmaxnmp_2D"/>
            <arg value="AARCH64_SIM_faddp_2S"/>
            <arg value="AARCH64_SIM_faddp_4S"/>
            <arg value="AARCH64_SIM_faddp_2D"/>
            <arg value="AARCH64_SIM_fmul_2S"/>
            <arg value="AARCH64_SIM_fmul_4S"/>
            <arg value="AARCH64_SIM_fmul_2D"/>
            <arg value="AARCH64_SIM_fcmge_2S"/>
            <arg value="AARCH64_SIM_fcmge_4S"/>
            <arg value="AARCH64_SIM_fcmge_2D"/>
            <arg value="AARCH64_SIM_facge_2S"/>
            <arg value="AARCH64_SIM_facge_4S"/>
            <arg value="AARCH64_SIM_facge_2D"/>
            <arg value="AARCH64_SIM_fmaxp_2S"/>
            <arg value="AARCH64_SIM_fmaxp_4S"/>
            <arg value="AARCH64_SIM_fmaxp_2D"/>
            <arg value="AARCH64_SIM_fdiv_2S"/>
            <arg value="AARCH64_SIM_fdiv_4S"/>
            <arg value="AARCH64_SIM_fdiv_2D"/>
            <arg value="AARCH64_SIM_eor_8B"/>
            <arg value="AARCH64_SIM_eor_16B"/>
            <arg value="AARCH64_SIM_bsl_8B"/>
            <arg value="AARCH64_SIM_bsl_16B"/>
            <arg value="AARCH64_SIM_fminnmp_2S"/>
            <arg value="AARCH64_SIM_fminnmp_4S"/>
            <arg value="AARCH64_SIM_fminnmp_2D"/>
            <arg value="AARCH64_SIM_fabd_2S"/>
            <arg value="AARCH64_SIM_fabd_4S"/>
            <arg value="AARCH64_SIM_fabd_2D"/>
            <arg value="AARCH64_SIM_fcmgt_2S"/>
            <arg value="AARCH64_SIM_fcmgt_4S"/>
            <arg value="AARCH64_SIM_fcmgt_2D"/>
            <arg value="AARCH64_SIM_facgt_2S"/>
            <arg value="AARCH64_SIM_facgt_4S"/>
            <arg value="AARCH64_SIM_facgt_2D"/>
            <arg value="AARCH64_SIM_fminp_2S"/>
            <arg value="AARCH64_SIM_fminp_4S"/>
            <arg value="AARCH64_SIM_fminp_2D"/>
            <arg value="AARCH64_SIM_bit_8B"/>
            <arg value="AARCH64_SIM_bit_16B"/>
            <arg value="AARCH64_SIM_bif_8B"/>
            <arg value="AARCH64_SIM_bif_16B"/>
            <arg value="AARCH64_SIM_sqadd_B"/>
            <arg value="AARCH64_SIM_sqadd_H"/>
            <arg value="AARCH64_SIM_sqadd_S"/>
            <arg value="AARCH64_SIM_sqadd_D"/>
            <arg value="AARCH64_SIM_sqsub_B"/>
            <arg value="AARCH64_SIM_sqsub_H"/>
            <arg value="AARCH64_SIM_sqsub_S"/>
            <arg value="AARCH64_SIM_sqsub_D"/>
            <arg value="AARCH64_SIM_cmgt_D"/>
            <arg value="AARCH64_SIM_cmge_D"/>
            <arg value="AARCH64_SIM_sshl_D"/>
            <arg value="AARCH64_SIM_sqshl_B"/>
            <arg value="AARCH64_SIM_sqshl_H"/>
            <arg value="AARCH64_SIM_sqshl_S"/>
            <arg value="AARCH64_SIM_sqshl_D"/>
            <arg value="AARCH64_SIM_srshl_D"/>
            <arg value="AARCH64_SIM_sqrshl_B"/>
            <arg value="AARCH64_SIM_sqrshl_H"/>
            <arg value="AARCH64_SIM_sqrshl_S"/>
            <arg value="AARCH64_SIM_sqrshl_D"/>
            <arg value="AARCH64_SIM_add_D"/>
            <arg value="AARCH64_SIM_cmtst_D"/>
            <arg value="AARCH64_SIM_sqdmulh_H"/>
            <arg value="AARCH64_SIM_sqdmulh_S"/>
            <arg value="AARCH64_SIM_fmulx_S"/>
            <arg value="AARCH64_SIM_fmulx_D"/>
            <arg value="AARCH64_SIM_fcmeq_S"/>
            <arg value="AARCH64_SIM_fcmeq_D"/>
            <arg value="AARCH64_SIM_frecps_S"/>
            <arg value="AARCH64_SIM_frecps_D"/>
            <arg value="AARCH64_SIM_frsqrts_S"/>
            <arg value="AARCH64_SIM_frsqrts_D"/>
            <arg value="AARCH64_SIM_uqadd_D"/>
            <arg value="AARCH64_SIM_uqsub_D"/>
            <arg value="AARCH64_SIM_cmhi_D"/>
            <arg value="AARCH64_SIM_cmhs_D"/>
            <arg value="AARCH64_SIM_ushl_D"/>
            <arg value="AARCH64_SIM_uqshl_B"/>
            <arg value="AARCH64_SIM_uqshl_H"/>
            <arg value="AARCH64_SIM_uqshl_S"/>
            <arg value="AARCH64_SIM_uqshl_D"/>
            <arg value="AARCH64_SIM_urshl_D"/>
            <arg value="AARCH64_SIM_uqrshl_B"/>
            <arg value="AARCH64_SIM_uqrshl_H"/>
            <arg value="AARCH64_SIM_uqrshl_S"/>
            <arg value="AARCH64_SIM_uqrshl_D"/>
            <arg value="AARCH64_SIM_sub_D"/>
            <arg value="AARCH64_SIM_cmeq_D"/>
            <arg value="AARCH64_SIM_sqrdmulh_H"/>
            <arg value="AARCH64_SIM_sqrdmulh_S"/>
            <arg value="AARCH64_SIM_fcmge_S"/>
            <arg value="AARCH64_SIM_fcmge_D"/>
            <arg value="AARCH64_SIM_facge_S"/>
            <arg value="AARCH64_SIM_facge_D"/>
            <arg value="AARCH64_SIM_fabd_S"/>
            <arg value="AARCH64_SIM_fabd_D"/>
            <arg value="AARCH64_SIM_fcmgt_S"/>
            <arg value="AARCH64_SIM_fcmgt_D"/>
            <arg value="AARCH64_SIM_facgt_S"/>
            <arg value="AARCH64_SIM_facgt_D"/>
            <arg value="AARCH64_SIM_saddl_8H"/>
            <arg value="AARCH64_SIM_saddl2_8H"/>
            <arg value="AARCH64_SIM_saddl_4S"/>
            <arg value="AARCH64_SIM_saddl2_4S"/>
            <arg value="AARCH64_SIM_saddl_2D"/>
            <arg value="AARCH64_SIM_saddl2_2D"/>
            <arg value="AARCH64_SIM_saddw_8H"/>
            <arg value="AARCH64_SIM_saddw_4S"/>
            <arg value="AARCH64_SIM_saddw_2D"/>
            <arg value="AARCH64_SIM_saddw2_8H"/>
            <arg value="AARCH64_SIM_saddw2_4S"/>
            <arg value="AARCH64_SIM_saddw2_2D"/>
            <arg value="AARCH64_SIM_ssubl_8H"/>
            <arg value="AARCH64_SIM_ssubl2_8H"/>
            <arg value="AARCH64_SIM_ssubl_4S"/>
            <arg value="AARCH64_SIM_ssubl2_4S"/>
            <arg value="AARCH64_SIM_ssubl_2D"/>
            <arg value="AARCH64_SIM_ssubl2_2D"/>
            <arg value="AARCH64_SIM_ssubw_8H"/>
            <arg value="AARCH64_SIM_ssubw_4S"/>
            <arg value="AARCH64_SIM_ssubw_2D"/>
            <arg value="AARCH64_SIM_ssubw2_8H"/>
            <arg value="AARCH64_SIM_ssubw2_4S"/>
            <arg value="AARCH64_SIM_ssubw2_2D"/>
            <arg value="AARCH64_SIM_addhn_8B"/>
            <arg value="AARCH64_SIM_addhn_4H"/>
            <arg value="AARCH64_SIM_addhn_2S"/>
            <arg value="AARCH64_SIM_addhn2_16B"/>
            <arg value="AARCH64_SIM_addhn2_8H"/>
            <arg value="AARCH64_SIM_addhn2_4S"/>
            <arg value="AARCH64_SIM_sabal_8H"/>
            <arg value="AARCH64_SIM_sabal2_8H"/>
            <arg value="AARCH64_SIM_sabal_4S"/>
            <arg value="AARCH64_SIM_sabal2_4S"/>
            <arg value="AARCH64_SIM_sabal_2D"/>
            <arg value="AARCH64_SIM_sabal2_2D"/>
            <arg value="AARCH64_SIM_subhn_8B"/>
            <arg value="AARCH64_SIM_subhn_4H"/>
            <arg value="AARCH64_SIM_subhn_2S"/>
            <arg value="AARCH64_SIM_subhn2_16B"/>
            <arg value="AARCH64_SIM_subhn2_8H"/>
            <arg value="AARCH64_SIM_subhn2_4S"/>
            <arg value="AARCH64_SIM_sabdl_8H"/>
            <arg value="AARCH64_SIM_sabdl2_8H"/>
            <arg value="AARCH64_SIM_sabdl_4S"/>
            <arg value="AARCH64_SIM_sabdl2_4S"/>
            <arg value="AARCH64_SIM_sabdl_2D"/>
            <arg value="AARCH64_SIM_sabdl2_2D"/>
            <arg value="AARCH64_SIM_smlal_8H"/>
            <arg value="AARCH64_SIM_smlal2_8H"/>
            <arg value="AARCH64_SIM_smlal_4S"/>
            <arg value="AARCH64_SIM_smlal2_4S"/>
            <arg value="AARCH64_SIM_smlal_2D"/>
            <arg value="AARCH64_SIM_smlal2_2D"/>
            <arg value="AARCH64_SIM_sqdmlal_4S"/>
            <arg value="AARCH64_SIM_sqdmlal2_4S"/>
            <arg value="AARCH64_SIM_sqdmlal_2D"/>
            <arg value="AARCH64_SIM_sqdmlal2_2D"/>
            <arg value="AARCH64_SIM_smlsl_8H"/>
            <arg value="AARCH64_SIM_smlsl2_8H"/>
            <arg value="AARCH64_SIM_smlsl_4S"/>
            <arg value="AARCH64_SIM_smlsl2_4S"/>
            <arg value="AARCH64_SIM_smlsl_2D"/>
            <arg value="AARCH64_SIM_smlsl2_2D"/>
            <arg value="AARCH64_SIM_sqdmlsl_4S"/>
            <arg value="AARCH64_SIM_sqdmlsl2_4S"/>
            <arg value="AARCH64_SIM_sqdmlsl_2D"/>
            <arg value="AARCH64_SIM_sqdmlsl2_2D"/>
            <arg value="AARCH64_SIM_smull_8H"/>
            <arg value="AARCH64_SIM_smull2_8H"/>
            <arg value="AARCH64_SIM_smull_4S"/>
            <arg value="AARCH64_SIM_smull2_4S"/>
            <arg value="AARCH64_SIM_smull_2D"/>
            <arg value="AARCH64_SIM_smull2_2D"/>
            <arg value="AARCH64_SIM_sqdmull_4S"/>
            <arg value="AARCH64_SIM_sqdmull2_4S"/>
            <arg value="AARCH64_SIM_sqdmull_2D"/>
            <arg value="AARCH64_SIM_sqdmull2_2D"/>
            <arg value="AARCH64_SIM_pmull_8H"/>
            <arg value="AARCH64_SIM_pmull2_8H"/>
            <arg value="AARCH64_SIM_uaddl_8H"/>
            <arg value="AARCH64_SIM_uaddl2_8H"/>
            <arg value="AARCH64_SIM_uaddl_4S"/>
            <arg value="AARCH64_SIM_uaddl2_4S"/>
            <arg value="AARCH64_SIM_uaddl_2D"/>
            <arg value="AARCH64_SIM_uaddl2_2D"/>
            <arg value="AARCH64_SIM_uaddw_8H"/>
            <arg value="AARCH64_SIM_uaddw_4S"/>
            <arg value="AARCH64_SIM_uaddw_2D"/>
            <arg value="AARCH64_SIM_uaddw2_8H"/>
            <arg value="AARCH64_SIM_uaddw2_4S"/>
            <arg value="AARCH64_SIM_uaddw2_2D"/>
            <arg value="AARCH64_SIM_usubl_8H"/>
            <arg value="AARCH64_SIM_usubl2_8H"/>
            <arg value="AARCH64_SIM_usubl_4S"/>
            <arg value="AARCH64_SIM_usubl2_4S"/>
            <arg value="AARCH64_SIM_usubl_2D"/>
            <arg value="AARCH64_SIM_usubl2_2D"/>
            <arg value="AARCH64_SIM_usubw_8H"/>
            <arg value="AARCH64_SIM_usubw_4S"/>
            <arg value="AARCH64_SIM_usubw_2D"/>
            <arg value="AARCH64_SIM_usubw2_8H"/>
            <arg value="AARCH64_SIM_usubw2_4S"/>
            <arg value="AARCH64_SIM_usubw2_2D"/>
            <arg value="AARCH64_SIM_raddhn_8B"/>
            <arg value="AARCH64_SIM_raddhn_4H"/>
            <arg value="AARCH64_SIM_raddhn_2S"/>
            <arg value="AARCH64_SIM_raddhn2_16B"/>
            <arg value="AARCH64_SIM_raddhn2_8H"/>
            <arg value="AARCH64_SIM_raddhn2_4S"/>
            <arg value="AARCH64_SIM_uabal_8H"/>
            <arg value="AARCH64_SIM_uabal2_8H"/>
            <arg value="AARCH64_SIM_uabal_4S"/>
            <arg value="AARCH64_SIM_uabal2_4S"/>
            <arg value="AARCH64_SIM_uabal_2D"/>
            <arg value="AARCH64_SIM_uabal2_2D"/>
            <arg value="AARCH64_SIM_rsubhn_8B"/>
            <arg value="AARCH64_SIM_rsubhn_4H"/>
            <arg value="AARCH64_SIM_rsubhn_2S"/>
            <arg value="AARCH64_SIM_rsubhn2_16B"/>
            <arg value="AARCH64_SIM_rsubhn2_8H"/>
            <arg value="AARCH64_SIM_rsubhn2_4S"/>
            <arg value="AARCH64_SIM_uabdl_8H"/>
            <arg value="AARCH64_SIM_uabdl2_8H"/>
            <arg value="AARCH64_SIM_uabdl_4S"/>
            <arg value="AARCH64_SIM_uabdl2_4S"/>
            <arg value="AARCH64_SIM_uabdl_2D"/>
            <arg value="AARCH64_SIM_uabdl2_2D"/>
            <arg value="AARCH64_SIM_umlal_8H"/>
            <arg value="AARCH64_SIM_umlal2_8H"/>
            <arg value="AARCH64_SIM_umlal_4S"/>
            <arg value="AARCH64_SIM_umlal2_4S"/>
            <arg value="AARCH64_SIM_umlal_2D"/>
            <arg value="AARCH64_SIM_umlal2_2D"/>
            <arg value="AARCH64_SIM_umlsl_8H"/>
            <arg value="AARCH64_SIM_umlsl2_8H"/>
            <arg value="AARCH64_SIM_umlsl_4S"/>
            <arg value="AARCH64_SIM_umlsl2_4S"/>
            <arg value="AARCH64_SIM_umlsl_2D"/>
            <arg value="AARCH64_SIM_umlsl2_2D"/>
            <arg value="AARCH64_SIM_umull_8H"/>
            <arg value="AARCH64_SIM_umull2_8H"/>
            <arg value="AARCH64_SIM_umull_4S"/>
            <arg value="AARCH64_SIM_umull2_4S"/>
            <arg value="AARCH64_SIM_umull_2D"/>
            <arg value="AARCH64_SIM_umull2_2D"/>
            <arg value="AARCH64_SIM_sqdmlal_S"/>
            <arg value="AARCH64_SIM_sqdmlal_D"/>
            <arg value="AARCH64_SIM_sqdmlsl_S"/>
            <arg value="AARCH64_SIM_sqdmlsl_D"/>
            <arg value="AARCH64_SIM_sqdmull_S"/>
            <arg value="AARCH64_SIM_sqdmull_D"/>
            <arg value="AARCH64_SIM_addp_SCALAR"/>
            <arg value="AARCH64_SIM_fmaxnmp_S"/>
            <arg value="AARCH64_SIM_fmaxnmp_D"/>
            <arg value="AARCH64_SIM_faddp_S"/>
            <arg value="AARCH64_SIM_faddp_D"/>
            <arg value="AARCH64_SIM_fmaxp_S"/>
            <arg value="AARCH64_SIM_fmaxp_D"/>
            <arg value="AARCH64_SIM_fminnmp_S"/>
            <arg value="AARCH64_SIM_fminnmp_D"/>
            <arg value="AARCH64_SIM_fminp_S"/>
            <arg value="AARCH64_SIM_fminp_D"/>
            <arg value="AARCH64_SIM_sshr_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_sshr_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_sshr_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_sshr_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_sshr_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_sshr_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_sshr_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_ssra_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_ssra_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_ssra_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_ssra_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_ssra_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_ssra_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_ssra_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_srshr_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_srshr_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_srshr_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_srshr_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_srshr_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_srshr_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_srshr_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_srsra_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_srsra_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_srsra_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_srsra_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_srsra_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_srsra_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_srsra_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_shl_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_shl_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_shl_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_shl_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_shl_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_shl_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_shl_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshl_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshl_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshl_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshl_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshl_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshl_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshl_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_shrn_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_shrn_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_shrn_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_shrn2_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_shrn2_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_shrn2_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_rshrn_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_rshrn_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_rshrn_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_rshrn2_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_rshrn2_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_rshrn2_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrn_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrn_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrn_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrn2_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrn2_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrn2_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrn_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrn_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrn_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrn2_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrn2_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrn2_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_sshll_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_sshll_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_sshll_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_sshll2_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_sshll2_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_sshll2_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_scvtf_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_scvtf_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_scvtf_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_fcvtzs_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcvtzs_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcvtzs_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_ushr_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_ushr_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_ushr_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_ushr_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_ushr_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_ushr_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_ushr_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_usra_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_usra_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_usra_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_usra_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_usra_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_usra_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_usra_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_urshr_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_urshr_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_urshr_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_urshr_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_urshr_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_urshr_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_urshr_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_ursra_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_ursra_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_ursra_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_ursra_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_ursra_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_ursra_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_ursra_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_sri_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_sri_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_sri_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_sri_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_sri_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_sri_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_sri_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_sli_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_sli_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_sli_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_sli_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_sli_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_sli_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_sli_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshlu_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshlu_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshlu_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshlu_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshlu_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshlu_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshlu_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshl_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshl_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshl_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshl_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshl_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshl_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshl_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrun_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrun_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrun_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrun2_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrun2_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrun2_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrun_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrun_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrun_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrun2_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrun2_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrun2_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshrn_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshrn_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshrn_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshrn2_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshrn2_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshrn2_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_uqrshrn_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_uqrshrn_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_uqrshrn_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_uqrshrn2_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_uqrshrn2_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_uqrshrn2_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_ushll_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_ushll_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_ushll_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_ushll2_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_ushll2_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_ushll2_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_ucvtf_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_ucvtf_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_ucvtf_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_fcvtzu_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcvtzu_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcvtzu_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_sshr_D_2OPIMM"/>
            <arg value="AARCH64_SIM_ssra_D_2OPIMM"/>
            <arg value="AARCH64_SIM_srshr_D_2OPIMM"/>
            <arg value="AARCH64_SIM_srsra_D_2OPIMM"/>
            <arg value="AARCH64_SIM_shl_D_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshl_B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshl_H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshl_S_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshl_D_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrn_B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrn_H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrn_S_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrn_B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrn_H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrn_S_2OPIMM"/>
            <arg value="AARCH64_SIM_scvtf_S_2OPIMM"/>
            <arg value="AARCH64_SIM_scvtf_D_2OPIMM"/>
            <arg value="AARCH64_SIM_fcvtzs_S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcvtzs_D_2OPIMM"/>
            <arg value="AARCH64_SIM_ushr_D_2OPIMM"/>
            <arg value="AARCH64_SIM_usra_D_2OPIMM"/>
            <arg value="AARCH64_SIM_urshr_D_2OPIMM"/>
            <arg value="AARCH64_SIM_ursra_D_2OPIMM"/>
            <arg value="AARCH64_SIM_sri_D_2OPIMM"/>
            <arg value="AARCH64_SIM_sli_D_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshlu_B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshlu_H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshlu_S_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshlu_D_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshl_B_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshl_H_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshl_S_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshl_D_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrun_B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrun_H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqshrun_S_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrun_B_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrun_H_2OPIMM"/>
            <arg value="AARCH64_SIM_sqrshrun_S_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshrn_B_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshrn_H_2OPIMM"/>
            <arg value="AARCH64_SIM_uqshrn_S_2OPIMM"/>
            <arg value="AARCH64_SIM_uqrshrn_B_2OPIMM"/>
            <arg value="AARCH64_SIM_uqrshrn_H_2OPIMM"/>
            <arg value="AARCH64_SIM_uqrshrn_S_2OPIMM"/>
            <arg value="AARCH64_SIM_ucvtf_S_2OPIMM"/>
            <arg value="AARCH64_SIM_ucvtf_D_2OPIMM"/>
            <arg value="AARCH64_SIM_fcvtzu_S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcvtzu_D_2OPIMM"/>
            <arg value="AARCH64_SIM_rev64_8B"/>
            <arg value="AARCH64_SIM_rev64_16B"/>
            <arg value="AARCH64_SIM_rev64_4H"/>
            <arg value="AARCH64_SIM_rev64_8H"/>
            <arg value="AARCH64_SIM_rev64_2S"/>
            <arg value="AARCH64_SIM_rev64_4S"/>
            <arg value="AARCH64_SIM_rev16_8B"/>
            <arg value="AARCH64_SIM_rev16_16B"/>
            <arg value="AARCH64_SIM_saddlp_4H"/>
            <arg value="AARCH64_SIM_saddlp_8H"/>
            <arg value="AARCH64_SIM_saddlp_2S"/>
            <arg value="AARCH64_SIM_saddlp_4S"/>
            <arg value="AARCH64_SIM_saddlp_1D"/>
            <arg value="AARCH64_SIM_saddlp_2D"/>
            <arg value="AARCH64_SIM_suqadd_8B"/>
            <arg value="AARCH64_SIM_suqadd_16B"/>
            <arg value="AARCH64_SIM_suqadd_4H"/>
            <arg value="AARCH64_SIM_suqadd_8H"/>
            <arg value="AARCH64_SIM_suqadd_2S"/>
            <arg value="AARCH64_SIM_suqadd_4S"/>
            <arg value="AARCH64_SIM_suqadd_2D"/>
            <arg value="AARCH64_SIM_cls_8B"/>
            <arg value="AARCH64_SIM_cls_16B"/>
            <arg value="AARCH64_SIM_cls_4H"/>
            <arg value="AARCH64_SIM_cls_8H"/>
            <arg value="AARCH64_SIM_cls_2S"/>
            <arg value="AARCH64_SIM_cls_4S"/>
            <arg value="AARCH64_SIM_cnt_8B"/>
            <arg value="AARCH64_SIM_cnt_16B"/>
            <arg value="AARCH64_SIM_sadalp_4H"/>
            <arg value="AARCH64_SIM_sadalp_8H"/>
            <arg value="AARCH64_SIM_sadalp_2S"/>
            <arg value="AARCH64_SIM_sadalp_4S"/>
            <arg value="AARCH64_SIM_sadalp_1D"/>
            <arg value="AARCH64_SIM_sadalp_2D"/>
            <arg value="AARCH64_SIM_sqabs_8B"/>
            <arg value="AARCH64_SIM_sqabs_16B"/>
            <arg value="AARCH64_SIM_sqabs_4H"/>
            <arg value="AARCH64_SIM_sqabs_8H"/>
            <arg value="AARCH64_SIM_sqabs_2S"/>
            <arg value="AARCH64_SIM_sqabs_4S"/>
            <arg value="AARCH64_SIM_sqabs_2D"/>
            <arg value="AARCH64_SIM_cmgt_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_cmgt_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_cmgt_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_cmgt_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_cmgt_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_cmgt_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_cmgt_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_cmeq_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_cmeq_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_cmeq_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_cmeq_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_cmeq_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_cmeq_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_cmeq_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_cmlt_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_cmlt_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_cmlt_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_cmlt_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_cmlt_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_cmlt_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_cmlt_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_abs_8B"/>
            <arg value="AARCH64_SIM_abs_16B"/>
            <arg value="AARCH64_SIM_abs_4H"/>
            <arg value="AARCH64_SIM_abs_8H"/>
            <arg value="AARCH64_SIM_abs_2S"/>
            <arg value="AARCH64_SIM_abs_4S"/>
            <arg value="AARCH64_SIM_abs_2D"/>
            <arg value="AARCH64_SIM_xtn_8B"/>
            <arg value="AARCH64_SIM_xtn_4H"/>
            <arg value="AARCH64_SIM_xtn_2S"/>
            <arg value="AARCH64_SIM_xtn2_16B"/>
            <arg value="AARCH64_SIM_xtn2_8H"/>
            <arg value="AARCH64_SIM_xtn2_4S"/>
            <arg value="AARCH64_SIM_sqxtn_8B"/>
            <arg value="AARCH64_SIM_sqxtn_4H"/>
            <arg value="AARCH64_SIM_sqxtn_2S"/>
            <arg value="AARCH64_SIM_sqxtn2_16B"/>
            <arg value="AARCH64_SIM_sqxtn2_8H"/>
            <arg value="AARCH64_SIM_sqxtn2_4S"/>
            <arg value="AARCH64_SIM_fcvtn_4H"/>
            <arg value="AARCH64_SIM_fcvtn_2S"/>
            <arg value="AARCH64_SIM_fcvtn2_8H"/>
            <arg value="AARCH64_SIM_fcvtn2_4S"/>
            <arg value="AARCH64_SIM_fcvtl_4S"/>
            <arg value="AARCH64_SIM_fcvtl_2D"/>
            <arg value="AARCH64_SIM_fcvtl2_4S"/>
            <arg value="AARCH64_SIM_fcvtl2_2D"/>
            <arg value="AARCH64_SIM_frintn_2S"/>
            <arg value="AARCH64_SIM_frintn_4S"/>
            <arg value="AARCH64_SIM_frintn_2D"/>
            <arg value="AARCH64_SIM_frintm_2S"/>
            <arg value="AARCH64_SIM_frintm_4S"/>
            <arg value="AARCH64_SIM_frintm_2D"/>
            <arg value="AARCH64_SIM_fcvtns_2S"/>
            <arg value="AARCH64_SIM_fcvtns_4S"/>
            <arg value="AARCH64_SIM_fcvtns_2D"/>
            <arg value="AARCH64_SIM_fcvtms_2S"/>
            <arg value="AARCH64_SIM_fcvtms_4S"/>
            <arg value="AARCH64_SIM_fcvtms_2D"/>
            <arg value="AARCH64_SIM_fcvtas_2S"/>
            <arg value="AARCH64_SIM_fcvtas_4S"/>
            <arg value="AARCH64_SIM_fcvtas_2D"/>
            <arg value="AARCH64_SIM_fcmgt_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmgt_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmgt_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmeq_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmeq_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmeq_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmlt_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmlt_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmlt_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_fabs_2S"/>
            <arg value="AARCH64_SIM_fabs_4S"/>
            <arg value="AARCH64_SIM_fabs_2D"/>
            <arg value="AARCH64_SIM_frintp_2S"/>
            <arg value="AARCH64_SIM_frintp_4S"/>
            <arg value="AARCH64_SIM_frintp_2D"/>
            <arg value="AARCH64_SIM_frintz_2S"/>
            <arg value="AARCH64_SIM_frintz_4S"/>
            <arg value="AARCH64_SIM_frintz_2D"/>
            <arg value="AARCH64_SIM_fcvtps_2S"/>
            <arg value="AARCH64_SIM_fcvtps_4S"/>
            <arg value="AARCH64_SIM_fcvtps_2D"/>
            <arg value="AARCH64_SIM_urecpe_2S"/>
            <arg value="AARCH64_SIM_urecpe_4S"/>
            <arg value="AARCH64_SIM_frecpe_2S"/>
            <arg value="AARCH64_SIM_frecpe_4S"/>
            <arg value="AARCH64_SIM_frecpe_2D"/>
            <arg value="AARCH64_SIM_rev32_8B"/>
            <arg value="AARCH64_SIM_rev32_16B"/>
            <arg value="AARCH64_SIM_rev32_4H"/>
            <arg value="AARCH64_SIM_rev32_8H"/>
            <arg value="AARCH64_SIM_uaddlp_4H"/>
            <arg value="AARCH64_SIM_uaddlp_8H"/>
            <arg value="AARCH64_SIM_uaddlp_2S"/>
            <arg value="AARCH64_SIM_uaddlp_4S"/>
            <arg value="AARCH64_SIM_uaddlp_1D"/>
            <arg value="AARCH64_SIM_uaddlp_2D"/>
            <arg value="AARCH64_SIM_usqadd_8B"/>
            <arg value="AARCH64_SIM_usqadd_16B"/>
            <arg value="AARCH64_SIM_usqadd_4H"/>
            <arg value="AARCH64_SIM_usqadd_8H"/>
            <arg value="AARCH64_SIM_usqadd_2S"/>
            <arg value="AARCH64_SIM_usqadd_4S"/>
            <arg value="AARCH64_SIM_usqadd_2D"/>
            <arg value="AARCH64_SIM_clz_8B"/>
            <arg value="AARCH64_SIM_clz_16B"/>
            <arg value="AARCH64_SIM_clz_4H"/>
            <arg value="AARCH64_SIM_clz_8H"/>
            <arg value="AARCH64_SIM_clz_2S"/>
            <arg value="AARCH64_SIM_clz_4S"/>
            <arg value="AARCH64_SIM_uadalp_4H"/>
            <arg value="AARCH64_SIM_uadalp_8H"/>
            <arg value="AARCH64_SIM_uadalp_2S"/>
            <arg value="AARCH64_SIM_uadalp_4S"/>
            <arg value="AARCH64_SIM_uadalp_1D"/>
            <arg value="AARCH64_SIM_uadalp_2D"/>
            <arg value="AARCH64_SIM_sqneg_8B"/>
            <arg value="AARCH64_SIM_sqneg_16B"/>
            <arg value="AARCH64_SIM_sqneg_4H"/>
            <arg value="AARCH64_SIM_sqneg_8H"/>
            <arg value="AARCH64_SIM_sqneg_2S"/>
            <arg value="AARCH64_SIM_sqneg_4S"/>
            <arg value="AARCH64_SIM_sqneg_2D"/>
            <arg value="AARCH64_SIM_cmge_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_cmge_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_cmge_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_cmge_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_cmge_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_cmge_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_cmge_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_cmle_8B_2OPIMM"/>
            <arg value="AARCH64_SIM_cmle_16B_2OPIMM"/>
            <arg value="AARCH64_SIM_cmle_4H_2OPIMM"/>
            <arg value="AARCH64_SIM_cmle_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_cmle_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_cmle_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_cmle_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_neg_8B"/>
            <arg value="AARCH64_SIM_neg_16B"/>
            <arg value="AARCH64_SIM_neg_4H"/>
            <arg value="AARCH64_SIM_neg_8H"/>
            <arg value="AARCH64_SIM_neg_2S"/>
            <arg value="AARCH64_SIM_neg_4S"/>
            <arg value="AARCH64_SIM_neg_2D"/>
            <arg value="AARCH64_SIM_sqxtun_8B"/>
            <arg value="AARCH64_SIM_sqxtun_4H"/>
            <arg value="AARCH64_SIM_sqxtun_2S"/>
            <arg value="AARCH64_SIM_sqxtun2_16B"/>
            <arg value="AARCH64_SIM_sqxtun2_8H"/>
            <arg value="AARCH64_SIM_sqxtun2_4S"/>
            <arg value="AARCH64_SIM_shll_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_shll_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_shll_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_shll2_8H_2OPIMM"/>
            <arg value="AARCH64_SIM_shll2_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_shll2_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_uqxtn_8B"/>
            <arg value="AARCH64_SIM_uqxtn_4H"/>
            <arg value="AARCH64_SIM_uqxtn_2S"/>
            <arg value="AARCH64_SIM_uqxtn2_16B"/>
            <arg value="AARCH64_SIM_uqxtn2_8H"/>
            <arg value="AARCH64_SIM_uqxtn2_4S"/>
            <arg value="AARCH64_SIM_fcvtxn_2S"/>
            <arg value="AARCH64_SIM_fcvtxn2_4S"/>
            <arg value="AARCH64_SIM_frinta_2S"/>
            <arg value="AARCH64_SIM_frinta_4S"/>
            <arg value="AARCH64_SIM_frinta_2D"/>
            <arg value="AARCH64_SIM_frintx_2S"/>
            <arg value="AARCH64_SIM_frintx_4S"/>
            <arg value="AARCH64_SIM_frintx_2D"/>
            <arg value="AARCH64_SIM_fcvtnu_2S"/>
            <arg value="AARCH64_SIM_fcvtnu_4S"/>
            <arg value="AARCH64_SIM_fcvtnu_2D"/>
            <arg value="AARCH64_SIM_fcvtmu_2S"/>
            <arg value="AARCH64_SIM_fcvtmu_4S"/>
            <arg value="AARCH64_SIM_fcvtmu_2D"/>
            <arg value="AARCH64_SIM_fcvtau_2S"/>
            <arg value="AARCH64_SIM_fcvtau_4S"/>
            <arg value="AARCH64_SIM_fcvtau_2D"/>
            <arg value="AARCH64_SIM_not__8B"/>
            <arg value="AARCH64_SIM_not__16B"/>
            <arg value="AARCH64_SIM_rbit_8B"/>
            <arg value="AARCH64_SIM_rbit_16B"/>
            <arg value="AARCH64_SIM_fcmge_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmge_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmge_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmle_2S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmle_4S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmle_2D_2OPIMM"/>
            <arg value="AARCH64_SIM_fneg_2S"/>
            <arg value="AARCH64_SIM_fneg_4S"/>
            <arg value="AARCH64_SIM_fneg_2D"/>
            <arg value="AARCH64_SIM_frinti_2S"/>
            <arg value="AARCH64_SIM_frinti_4S"/>
            <arg value="AARCH64_SIM_frinti_2D"/>
            <arg value="AARCH64_SIM_fcvtpu_2S"/>
            <arg value="AARCH64_SIM_fcvtpu_4S"/>
            <arg value="AARCH64_SIM_fcvtpu_2D"/>
            <arg value="AARCH64_SIM_ursqrte_2S"/>
            <arg value="AARCH64_SIM_ursqrte_4S"/>
            <arg value="AARCH64_SIM_frsqrte_2S"/>
            <arg value="AARCH64_SIM_frsqrte_4S"/>
            <arg value="AARCH64_SIM_frsqrte_2D"/>
            <arg value="AARCH64_SIM_fsqrt_2S"/>
            <arg value="AARCH64_SIM_fsqrt_4S"/>
            <arg value="AARCH64_SIM_fsqrt_2D"/>
            <arg value="AARCH64_SIM_suqadd_B"/>
            <arg value="AARCH64_SIM_suqadd_H"/>
            <arg value="AARCH64_SIM_suqadd_S"/>
            <arg value="AARCH64_SIM_suqadd_D"/>
            <arg value="AARCH64_SIM_sqabs_B"/>
            <arg value="AARCH64_SIM_sqabs_H"/>
            <arg value="AARCH64_SIM_sqabs_S"/>
            <arg value="AARCH64_SIM_sqabs_D"/>
            <arg value="AARCH64_SIM_cmgt_D_2OPIMM"/>
            <arg value="AARCH64_SIM_cmeq_D_2OPIMM"/>
            <arg value="AARCH64_SIM_cmlt_D_2OPIMM"/>
            <arg value="AARCH64_SIM_abs_D"/>
            <arg value="AARCH64_SIM_sqxtn_B"/>
            <arg value="AARCH64_SIM_sqxtn_H"/>
            <arg value="AARCH64_SIM_sqxtn_S"/>
            <arg value="AARCH64_SIM_fcvtns_S"/>
            <arg value="AARCH64_SIM_fcvtns_D"/>
            <arg value="AARCH64_SIM_fcvtms_S"/>
            <arg value="AARCH64_SIM_fcvtms_D"/>
            <arg value="AARCH64_SIM_fcvtas_S"/>
            <arg value="AARCH64_SIM_fcvtas_D"/>
            <arg value="AARCH64_SIM_fcmgt_S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmgt_D_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmeq_S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmeq_D_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmlt_S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmlt_D_2OPIMM"/>
            <arg value="AARCH64_SIM_fcvtps_S"/>
            <arg value="AARCH64_SIM_fcvtps_D"/>
            <arg value="AARCH64_SIM_frecpe_S"/>
            <arg value="AARCH64_SIM_frecpe_D"/>
            <arg value="AARCH64_SIM_frecpx_S"/>
            <arg value="AARCH64_SIM_frecpx_D"/>
            <arg value="AARCH64_SIM_usqadd_B"/>
            <arg value="AARCH64_SIM_usqadd_H"/>
            <arg value="AARCH64_SIM_usqadd_S"/>
            <arg value="AARCH64_SIM_usqadd_D"/>
            <arg value="AARCH64_SIM_sqneg_B"/>
            <arg value="AARCH64_SIM_sqneg_H"/>
            <arg value="AARCH64_SIM_sqneg_S"/>
            <arg value="AARCH64_SIM_sqneg_D"/>
            <arg value="AARCH64_SIM_cmge_D_2OPIMM"/>
            <arg value="AARCH64_SIM_cmle_D_2OPIMM"/>
            <arg value="AARCH64_SIM_neg_D"/>
            <arg value="AARCH64_SIM_sqxtun_B"/>
            <arg value="AARCH64_SIM_sqxtun_H"/>
            <arg value="AARCH64_SIM_sqxtun_S"/>
            <arg value="AARCH64_SIM_uqxtn_B"/>
            <arg value="AARCH64_SIM_uqxtn_H"/>
            <arg value="AARCH64_SIM_uqxtn_S"/>
            <arg value="AARCH64_SIM_fcvtxn_SCALAR"/>
            <arg value="AARCH64_SIM_fcvtnu_S"/>
            <arg value="AARCH64_SIM_fcvtnu_D"/>
            <arg value="AARCH64_SIM_fcvtmu_S"/>
            <arg value="AARCH64_SIM_fcvtmu_D"/>
            <arg value="AARCH64_SIM_fcvtau_S"/>
            <arg value="AARCH64_SIM_fcvtau_D"/>
            <arg value="AARCH64_SIM_fcmge_S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmge_D_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmle_S_2OPIMM"/>
            <arg value="AARCH64_SIM_fcmle_D_2OPIMM"/>
            <arg value="AARCH64_SIM_fcvtpu_S"/>
            <arg value="AARCH64_SIM_fcvtpu_D"/>
            <arg value="AARCH64_SIM_frsqrte_S"/>
            <arg value="AARCH64_SIM_frsqrte_D"/>
            <arg value="AARCH64_SIM_saddlv_H_8B"/>
            <arg value="AARCH64_SIM_saddlv_H_16B"/>
            <arg value="AARCH64_SIM_saddlv_S_4H"/>
            <arg value="AARCH64_SIM_saddlv_S_8H"/>
            <arg value="AARCH64_SIM_saddlv_D_4S"/>
            <arg value="AARCH64_SIM_smaxv_B_8B"/>
            <arg value="AARCH64_SIM_smaxv_B_16B"/>
            <arg value="AARCH64_SIM_smaxv_H_4H"/>
            <arg value="AARCH64_SIM_smaxv_H_8H"/>
            <arg value="AARCH64_SIM_smaxv_S_4S"/>
            <arg value="AARCH64_SIM_sminv_B_8B"/>
            <arg value="AARCH64_SIM_sminv_B_16B"/>
            <arg value="AARCH64_SIM_sminv_H_4H"/>
            <arg value="AARCH64_SIM_sminv_H_8H"/>
            <arg value="AARCH64_SIM_sminv_S_4S"/>
            <arg value="AARCH64_SIM_addv_B_8B"/>
            <arg value="AARCH64_SIM_addv_B_16B"/>
            <arg value="AARCH64_SIM_addv_H_4H"/>
            <arg value="AARCH64_SIM_addv_H_8H"/>
            <arg value="AARCH64_SIM_addv_S_4S"/>
            <arg value="AARCH64_SIM_uaddlv_H_8B"/>
            <arg value="AARCH64_SIM_uaddlv_H_16B"/>
            <arg value="AARCH64_SIM_uaddlv_S_4H"/>
            <arg value="AARCH64_SIM_uaddlv_S_8H"/>
            <arg value="AARCH64_SIM_uaddlv_D_4S"/>
            <arg value="AARCH64_SIM_umaxv_B_8B"/>
            <arg value="AARCH64_SIM_umaxv_B_16B"/>
            <arg value="AARCH64_SIM_umaxv_H_4H"/>
            <arg value="AARCH64_SIM_umaxv_H_8H"/>
            <arg value="AARCH64_SIM_umaxv_S_4S"/>
            <arg value="AARCH64_SIM_uminv_B_8B"/>
            <arg value="AARCH64_SIM_uminv_B_16B"/>
            <arg value="AARCH64_SIM_uminv_H_4H"/>
            <arg value="AARCH64_SIM_uminv_H_8H"/>
            <arg value="AARCH64_SIM_uminv_S_4S"/>
            <arg value="AARCH64_SIM_fmaxnmv_S_4S"/>
            <arg value="AARCH64_SIM_fmaxv_S_4S"/>
            <arg value="AARCH64_SIM_fminnmv_S_4S"/>
            <arg value="AARCH64_SIM_fminv_S_4S"/>
            <arg value="AARCH64_SIM_uzp1_8B"/>
            <arg value="AARCH64_SIM_uzp1_16B"/>
            <arg value="AARCH64_SIM_uzp1_4H"/>
            <arg value="AARCH64_SIM_uzp1_8H"/>
            <arg value="AARCH64_SIM_uzp1_2S"/>
            <arg value="AARCH64_SIM_uzp1_4S"/>
            <arg value="AARCH64_SIM_uzp1_2D"/>
            <arg value="AARCH64_SIM_trn1_8B"/>
            <arg value="AARCH64_SIM_trn1_16B"/>
            <arg value="AARCH64_SIM_trn1_4H"/>
            <arg value="AARCH64_SIM_trn1_8H"/>
            <arg value="AARCH64_SIM_trn1_2S"/>
            <arg value="AARCH64_SIM_trn1_4S"/>
            <arg value="AARCH64_SIM_trn1_2D"/>
            <arg value="AARCH64_SIM_zip1_8B"/>
            <arg value="AARCH64_SIM_zip1_16B"/>
            <arg value="AARCH64_SIM_zip1_4H"/>
            <arg value="AARCH64_SIM_zip1_8H"/>
            <arg value="AARCH64_SIM_zip1_2S"/>
            <arg value="AARCH64_SIM_zip1_4S"/>
            <arg value="AARCH64_SIM_zip1_2D"/>
            <arg value="AARCH64_SIM_uzp2_8B"/>
            <arg value="AARCH64_SIM_uzp2_16B"/>
            <arg value="AARCH64_SIM_uzp2_4H"/>
            <arg value="AARCH64_SIM_uzp2_8H"/>
            <arg value="AARCH64_SIM_uzp2_2S"/>
            <arg value="AARCH64_SIM_uzp2_4S"/>
            <arg value="AARCH64_SIM_uzp2_2D"/>
            <arg value="AARCH64_SIM_trn2_8B"/>
            <arg value="AARCH64_SIM_trn2_16B"/>
            <arg value="AARCH64_SIM_trn2_4H"/>
            <arg value="AARCH64_SIM_trn2_8H"/>
            <arg value="AARCH64_SIM_trn2_2S"/>
            <arg value="AARCH64_SIM_trn2_4S"/>
            <arg value="AARCH64_SIM_trn2_2D"/>
            <arg value="AARCH64_SIM_zip2_8B"/>
            <arg value="AARCH64_SIM_zip2_16B"/>
            <arg value="AARCH64_SIM_zip2_4H"/>
            <arg value="AARCH64_SIM_zip2_8H"/>
            <arg value="AARCH64_SIM_zip2_2S"/>
            <arg value="AARCH64_SIM_zip2_4S"/>
            <arg value="AARCH64_SIM_zip2_2D"/>
            <arg value="AARCH64_SIM_smlal_4S_4H_H"/>
            <arg value="AARCH64_SIM_smlal2_4S_8H_H"/>
            <arg value="AARCH64_SIM_smlal_2D_2S_S"/>
            <arg value="AARCH64_SIM_smlal2_2D_4S_S"/>
            <arg value="AARCH64_SIM_sqdmlal_4S_4H_H"/>
            <arg value="AARCH64_SIM_sqdmlal2_4S_8H_H"/>
            <arg value="AARCH64_SIM_sqdmlal_2D_2S_S"/>
            <arg value="AARCH64_SIM_sqdmlal2_2D_4S_S"/>
            <arg value="AARCH64_SIM_smlsl_4S_4H_H"/>
            <arg value="AARCH64_SIM_smlsl2_4S_8H_H"/>
            <arg value="AARCH64_SIM_smlsl_2D_2S_S"/>
            <arg value="AARCH64_SIM_smlsl2_2D_4S_S"/>
            <arg value="AARCH64_SIM_sqdmlsl_4S_4H_H"/>
            <arg value="AARCH64_SIM_sqdmlsl2_4S_8H_H"/>
            <arg value="AARCH64_SIM_sqdmlsl_2D_2S_S"/>
            <arg value="AARCH64_SIM_sqdmlsl2_2D_4S_S"/>
            <arg value="AARCH64_SIM_mul_4H_4H_H"/>
            <arg value="AARCH64_SIM_mul_8H_8H_H"/>
            <arg value="AARCH64_SIM_mul_2S_2S_S"/>
            <arg value="AARCH64_SIM_mul_4S_4S_S"/>
            <arg value="AARCH64_SIM_smull_4S_4H_H"/>
            <arg value="AARCH64_SIM_smull2_4S_8H_H"/>
            <arg value="AARCH64_SIM_smull_2D_2S_S"/>
            <arg value="AARCH64_SIM_smull2_2D_4S_S"/>
            <arg value="AARCH64_SIM_sqdmull_4S_4H_H"/>
            <arg value="AARCH64_SIM_sqdmull2_4S_8H_H"/>
            <arg value="AARCH64_SIM_sqdmull_2D_2S_S"/>
            <arg value="AARCH64_SIM_sqdmull2_2D_4S_S"/>
            <arg value="AARCH64_SIM_sqdmulh_4H_4H_H"/>
            <arg value="AARCH64_SIM_sqdmulh_8H_8H_H"/>
            <arg value="AARCH64_SIM_sqdmulh_2S_2S_S"/>
            <arg value="AARCH64_SIM_sqdmulh_4S_4S_S"/>
            <arg value="AARCH64_SIM_sqrdmulh_4H_4H_H"/>
            <arg value="AARCH64_SIM_sqrdmulh_8H_8H_H"/>
            <arg value="AARCH64_SIM_sqrdmulh_2S_2S_S"/>
            <arg value="AARCH64_SIM_sqrdmulh_4S_4S_S"/>
            <arg value="AARCH64_SIM_fmla_2S_2S_S"/>
            <arg value="AARCH64_SIM_fmla_4S_4S_S"/>
            <arg value="AARCH64_SIM_fmla_2D_2D_D"/>
            <arg value="AARCH64_SIM_fmls_2S_2S_S"/>
            <arg value="AARCH64_SIM_fmls_4S_4S_S"/>
            <arg value="AARCH64_SIM_fmls_2D_2D_D"/>
            <arg value="AARCH64_SIM_fmul_2S_2S_S"/>
            <arg value="AARCH64_SIM_fmul_4S_4S_S"/>
            <arg value="AARCH64_SIM_fmul_2D_2D_D"/>
            <arg value="AARCH64_SIM_mla_4H_4H_H"/>
            <arg value="AARCH64_SIM_mla_8H_8H_H"/>
            <arg value="AARCH64_SIM_mla_2S_2S_S"/>
            <arg value="AARCH64_SIM_mla_4S_4S_S"/>
            <arg value="AARCH64_SIM_umlal_4S_4H_H"/>
            <arg value="AARCH64_SIM_umlal2_4S_8H_H"/>
            <arg value="AARCH64_SIM_umlal_2D_2S_S"/>
            <arg value="AARCH64_SIM_umlal2_2D_4S_S"/>
            <arg value="AARCH64_SIM_mls_4H_4H_H"/>
            <arg value="AARCH64_SIM_mls_8H_8H_H"/>
            <arg value="AARCH64_SIM_mls_2S_2S_S"/>
            <arg value="AARCH64_SIM_mls_4S_4S_S"/>
            <arg value="AARCH64_SIM_umlsl_4S_4H_H"/>
            <arg value="AARCH64_SIM_umlsl2_4S_8H_H"/>
            <arg value="AARCH64_SIM_umlsl_2D_2S_S"/>
            <arg value="AARCH64_SIM_umlsl2_2D_4S_S"/>
            <arg value="AARCH64_SIM_umull_4S_4H_H"/>
            <arg value="AARCH64_SIM_umull2_4S_8H_H"/>
            <arg value="AARCH64_SIM_umull_2D_2S_S"/>
            <arg value="AARCH64_SIM_umull2_2D_4S_S"/>
            <arg value="AARCH64_SIM_fmulx_2S_2S_S"/>
            <arg value="AARCH64_SIM_fmulx_4S_4S_S"/>
            <arg value="AARCH64_SIM_fmulx_2D_2D_D"/>
            <arg value="AARCH64_SIM_sqdmlal_S_H_H"/>
            <arg value="AARCH64_SIM_sqdmlal_D_S_S"/>
            <arg value="AARCH64_SIM_sqdmlsl_S_H_H"/>
            <arg value="AARCH64_SIM_sqdmlsl_D_S_S"/>
            <arg value="AARCH64_SIM_sqdmull_S_H_H"/>
            <arg value="AARCH64_SIM_sqdmull_D_S_S"/>
            <arg value="AARCH64_SIM_sqdmulh_H_H_H"/>
            <arg value="AARCH64_SIM_sqdmulh_S_S_S"/>
            <arg value="AARCH64_SIM_sqrdmulh_H_H_H"/>
            <arg value="AARCH64_SIM_sqrdmulh_S_S_S"/>
            <arg value="AARCH64_SIM_fmla_S_S_S"/>
            <arg value="AARCH64_SIM_fmla_D_D_D"/>
            <arg value="AARCH64_SIM_fmls_S_S_S"/>
            <arg value="AARCH64_SIM_fmls_D_D_D"/>
            <arg value="AARCH64_SIM_fmul_S_S_S"/>
            <arg value="AARCH64_SIM_fmul_D_D_D"/>
            <arg value="AARCH64_SIM_fmulx_S_S_S"/>
            <arg value="AARCH64_SIM_fmulx_D_D_D"/>
            <arg value="AARCH64_SIM_RunFrom"/>
            <arg value="AARCH64_FUZZ_decoder"/>
            <arg value="AARCH64_FUZZ_disasm"/>
            <arg value="AARCH64_DISASM_bootstrap"/>
            <arg value="AARCH64_DISASM_mov_mvn"/>
            <arg value="AARCH64_DISASM_move_immediate"/>
            <arg value="AARCH64_DISASM_move_immediate_2"/>
            <arg value="AARCH64_DISASM_add_immediate"/>
            <arg value="AARCH64_DISASM_sub_immediate"/>
            <arg value="AARCH64_DISASM_add_shifted"/>
            <arg value="AARCH64_DISASM_sub_shifted"/>
            <arg value="AARCH64_DISASM_add_extended"/>
            <arg value="AARCH64_DISASM_sub_extended"/>
            <arg value="AARCH64_DISASM_adc_subc_ngc"/>
            <arg value="AARCH64_DISASM_mul_and_div"/>
            <arg value="AARCH64_DISASM_madd"/>
            <arg value="AARCH64_DISASM_msub"/>
            <arg value="AARCH64_DISASM_dp_1_source"/>
            <arg value="AARCH64_DISASM_bitfield"/>
            <arg value="AARCH64_DISASM_crc32b"/>
            <arg value="AARCH64_DISASM_crc32h"/>
            <arg value="AARCH64_DISASM_crc32w"/>
            <arg value="AARCH64_DISASM_crc32x"/>
            <arg value="AARCH64_DISASM_crc32cb"/>
            <arg value="AARCH64_DISASM_crc32ch"/>
            <arg value="AARCH64_DISASM_crc32cw"/>
            <arg value="AARCH64_DISASM_crc32cx"/>
            <arg value="AARCH64_DISASM_extract"/>
            <arg value="AARCH64_DISASM_logical_immediate"/>
            <arg value="AARCH64_DISASM_logical_shifted"/>
            <arg value="AARCH64_DISASM_dp_2_source"/>
            <arg value="AARCH64_DISASM_adr"/>
            <arg value="AARCH64_DISASM_adrp"/>
            <arg value="AARCH64_DISASM_branch"/>
            <arg value="AARCH64_DISASM_load_store"/>
            <arg value="AARCH64_DISASM_load_store_regoffset"/>
            <arg value="AARCH64_DISASM_load_store_byte"/>
            <arg value="AARCH64_DISASM_load_store_half"/>
            <arg value="AARCH64_DISASM_load_store_v_offset"/>
            <arg value="AARCH64_DISASM_load_store_v_pre"/>
            <arg value="AARCH64_DISASM_load_store_v_post"/>
            <arg value="AARCH64_DISASM_load_store_v_regoffset"/>
            <arg value="AARCH64_DISASM_load_store_unscaled"/>
            <arg value="AARCH64_DISASM_load_store_unscaled_option"/>
            <arg value="AARCH64_DISASM_load_store_pair"/>
            <arg value="AARCH64_DISASM_load_store_exclusive"/>
            <arg value="AARCH64_DISASM_load_store_pair_nontemp"/>
            <arg value="AARCH64_DISASM_load_literal_macro"/>
            <arg value="AARCH64_DISASM_load_literal"/>
            <arg value="AARCH64_DISASM_prfm_operations"/>
            <arg value="AARCH64_DISASM_prfum_operations"/>
            <arg value="AARCH64_DISASM_prfm_offset"/>
            <arg value="AARCH64_DISASM_prfm_regoffset"/>
            <arg value="AARCH64_DISASM_prfm_literal"/>
            <arg value="AARCH64_DISASM_prfm_unscaled"/>
            <arg value="AARCH64_DISASM_prfm_unscaled_option"/>
            <arg value="AARCH64_DISASM_cond_select"/>
            <arg value="AARCH64_DISASM_cond_select_macro"/>
            <arg value="AARCH64_DISASM_cond_cmp"/>
            <arg value="AARCH64_DISASM_cond_cmp_macro"/>
            <arg value="AARCH64_DISASM_fmov_imm"/>
            <arg value="AARCH64_DISASM_fmov_reg"/>
            <arg value="AARCH64_DISASM_fp_dp1"/>
            <arg value="AARCH64_DISASM_fp_dp2"/>
            <arg value="AARCH64_DISASM_fp_dp3"/>
            <arg value="AARCH64_DISASM_fp_compare"/>
            <arg value="AARCH64_DISASM_fp_cond_compare"/>
            <arg value="AARCH64_DISASM_fp_select"/>
            <arg value="AARCH64_DISASM_fcvt_scvtf_ucvtf"/>
            <arg value="AARCH64_DISASM_system_clrex"/>
            <arg value="AARCH64_DISASM_system_mrs"/>
            <arg value="AARCH64_DISASM_system_msr"/>
            <arg value="AARCH64_DISASM_system_sys"/>
            <arg value="AARCH64_DISASM_system_ic"/>
            <arg value="AARCH64_DISASM_system_dc"/>
            <arg value="AARCH64_DISASM_system_nop"/>
            <arg value="AARCH64_DISASM_unreachable"/>
            <arg value="AARCH64_DISASM_trace"/>
            <arg value="AARCH64_DISASM_log"/>
            <arg value="AARCH64_DISASM_hlt"/>
            <arg value="AARCH64_DISASM_brk"/>
            <arg value="AARCH64_DISASM_svc"/>
            <arg value="AARCH64_DISASM_add_sub_negative"/>
            <arg value="AARCH64_DISASM_logical_immediate_move"/>
            <arg value="AARCH64_DISASM_barriers"/>
            <arg value="AARCH64_DISASM_neon_load_store_vector"/>
            <arg value="AARCH64_DISASM_neon_load_store_vector_unallocated"/>
            <arg value="AARCH64_DISASM_neon_load_store_lane"/>
            <arg value="AARCH64_DISASM_neon_load_store_lane_unallocated"/>
            <arg value="AARCH64_DISASM_neon_load_all_lanes"/>
            <arg value="AARCH64_DISASM_neon_load_all_lanes_unallocated"/>
            <arg value="AARCH64_DISASM_neon_3same"/>
            <arg value="AARCH64_DISASM_neon_fp_3same"/>
            <arg value="AARCH64_DISASM_neon_scalar_3same"/>
            <arg value="AARCH64_DISASM_neon_byelement"/>
            <arg value="AARCH64_DISASM_neon_fp_byelement"/>
            <arg value="AARCH64_DISASM_neon_3different"/>
            <arg value="AARCH64_DISASM_neon_perm"/>
            <arg value="AARCH64_DISASM_neon_copy"/>
            <arg value="AARCH64_DISASM_neon_table"/>
            <arg value="AARCH64_DISASM_neon_extract"/>
            <arg value="AARCH64_DISASM_neon_modimm"/>
            <arg value="AARCH64_DISASM_neon_2regmisc"/>
            <arg value="AARCH64_DISASM_neon_acrosslanes"/>
            <arg value="AARCH64_DISASM_neon_scalar_pairwise"/>
            <arg value="AARCH64_DISASM_neon_shift_immediate"/>
            <arg value="AARCH64_DISASM_address_map"/>
            <arg value="AARCH64_ASM_preshift_immediates"/>
            <arg value="AARCH64_ASM_stack_ops"/>
            <arg value="AARCH64_ASM_mvn"/>
            <arg value="AARCH64_ASM_mov_imm_w"/>
            <arg value="AARCH64_ASM_mov_imm_x"/>
            <arg value="AARCH64_ASM_mov"/>
            <arg value="AARCH64_ASM_mov_negative"/>
            <arg value="AARCH64_ASM_orr"/>
            <arg value="AARCH64_ASM_orr_extend"/>
            <arg value="AARCH64_ASM_bitwise_wide_imm"/>
            <arg value="AARCH64_ASM_orn"/>
            <arg value="AARCH64_ASM_orn_extend"/>
            <arg value="AARCH64_ASM_and_"/>
            <arg value="AARCH64_ASM_and_extend"/>
            <arg value="AARCH64_ASM_ands"/>
            <arg value="AARCH64_ASM_bic"/>
            <arg value="AARCH64_ASM_bic_extend"/>
            <arg value="AARCH64_ASM_bics"/>
            <arg value="AARCH64_ASM_eor"/>
            <arg value="AARCH64_ASM_eor_extend"/>
            <arg value="AARCH64_ASM_eon"/>
            <arg value="AARCH64_ASM_eon_extend"/>
            <arg value="AARCH64_ASM_mul"/>
            <arg value="AARCH64_ASM_smull"/>
            <arg value="AARCH64_ASM_madd"/>
            <arg value="AARCH64_ASM_msub"/>
            <arg value="AARCH64_ASM_smulh"/>
            <arg value="AARCH64_ASM_umulh"/>
            <arg value="AARCH64_ASM_smaddl_umaddl_umull"/>
            <arg value="AARCH64_ASM_smsubl_umsubl"/>
            <arg value="AARCH64_ASM_div"/>
            <arg value="AARCH64_ASM_rbit_rev"/>
            <arg value="AARCH64_ASM_test_branch_limits_literal_pool_size"/>
            <arg value="AARCH64_ASM_clz_cls"/>
            <arg value="AARCH64_ASM_label"/>
            <arg value="AARCH64_ASM_label_2"/>
            <arg value="AARCH64_ASM_adr"/>
            <arg value="AARCH64_ASM_adrp"/>
            <arg value="AARCH64_ASM_adrp_page_boundaries"/>
            <arg value="AARCH64_ASM_adrp_offset"/>
            <arg value="AARCH64_ASM_branch_cond"/>
            <arg value="AARCH64_ASM_branch_to_reg"/>
            <arg value="AARCH64_ASM_compare_branch"/>
            <arg value="AARCH64_ASM_test_branch"/>
            <arg value="AARCH64_ASM_branch_type"/>
            <arg value="AARCH64_ASM_ldr_str_offset"/>
            <arg value="AARCH64_ASM_ldr_str_wide"/>
            <arg value="AARCH64_ASM_ldr_str_preindex"/>
            <arg value="AARCH64_ASM_ldr_str_postindex"/>
            <arg value="AARCH64_ASM_ldr_str_largeindex"/>
            <arg value="AARCH64_ASM_load_signed"/>
            <arg value="AARCH64_ASM_load_store_regoffset"/>
            <arg value="AARCH64_ASM_load_store_float"/>
            <arg value="AARCH64_ASM_load_store_double"/>
            <arg value="AARCH64_ASM_load_store_b"/>
            <arg value="AARCH64_ASM_load_store_h"/>
            <arg value="AARCH64_ASM_load_store_q"/>
            <arg value="AARCH64_ASM_load_store_v_regoffset"/>
            <arg value="AARCH64_ASM_neon_ld1_d"/>
            <arg value="AARCH64_ASM_neon_ld1_d_postindex"/>
            <arg value="AARCH64_ASM_neon_ld1_q"/>
            <arg value="AARCH64_ASM_neon_ld1_q_postindex"/>
            <arg value="AARCH64_ASM_neon_ld1_lane"/>
            <arg value="AARCH64_ASM_neon_ld2_d"/>
            <arg value="AARCH64_ASM_neon_ld2_d_postindex"/>
            <arg value="AARCH64_ASM_neon_ld2_q"/>
            <arg value="AARCH64_ASM_neon_ld2_q_postindex"/>
            <arg value="AARCH64_ASM_neon_ld2_lane"/>
            <arg value="AARCH64_ASM_neon_ld2_lane_postindex"/>
            <arg value="AARCH64_ASM_neon_ld2_alllanes"/>
            <arg value="AARCH64_ASM_neon_ld2_alllanes_postindex"/>
            <arg value="AARCH64_ASM_neon_ld3_d"/>
            <arg value="AARCH64_ASM_neon_ld3_d_postindex"/>
            <arg value="AARCH64_ASM_neon_ld3_q"/>
            <arg value="AARCH64_ASM_neon_ld3_q_postindex"/>
            <arg value="AARCH64_ASM_neon_ld3_lane"/>
            <arg value="AARCH64_ASM_neon_ld3_lane_postindex"/>
            <arg value="AARCH64_ASM_neon_ld3_alllanes"/>
            <arg value="AARCH64_ASM_neon_ld3_alllanes_postindex"/>
            <arg value="AARCH64_ASM_neon_ld4_d"/>
            <arg value="AARCH64_ASM_neon_ld4_d_postindex"/>
            <arg value="AARCH64_ASM_neon_ld4_q"/>
            <arg value="AARCH64_ASM_neon_ld4_q_postindex"/>
            <arg value="AARCH64_ASM_neon_ld4_lane"/>
            <arg value="AARCH64_ASM_neon_ld4_lane_postindex"/>
            <arg value="AARCH64_ASM_neon_ld4_alllanes"/>
            <arg value="AARCH64_ASM_neon_ld4_alllanes_postindex"/>
            <arg value="AARCH64_ASM_neon_st1_lane"/>
            <arg value="AARCH64_ASM_neon_st2_lane"/>
            <arg value="AARCH64_ASM_neon_st3_lane"/>
            <arg value="AARCH64_ASM_neon_st4_lane"/>
            <arg value="AARCH64_ASM_neon_ld1_lane_postindex"/>
            <arg value="AARCH64_ASM_neon_st1_lane_postindex"/>
            <arg value="AARCH64_ASM_neon_ld1_alllanes"/>
            <arg value="AARCH64_ASM_neon_ld1_alllanes_postindex"/>
            <arg value="AARCH64_ASM_neon_st1_d"/>
            <arg value="AARCH64_ASM_neon_st1_d_postindex"/>
            <arg value="AARCH64_ASM_neon_st1_q"/>
            <arg value="AARCH64_ASM_neon_st1_q_postindex"/>
            <arg value="AARCH64_ASM_neon_st2_d"/>
            <arg value="AARCH64_ASM_neon_st2_d_postindex"/>
            <arg value="AARCH64_ASM_neon_st2_q"/>
            <arg value="AARCH64_ASM_neon_st2_q_postindex"/>
            <arg value="AARCH64_ASM_neon_st3_d"/>
            <arg value="AARCH64_ASM_neon_st3_d_postindex"/>
            <arg value="AARCH64_ASM_neon_st3_q"/>
            <arg value="AARCH64_ASM_neon_st3_q_postindex"/>
            <arg value="AARCH64_ASM_neon_st4_d"/>
            <arg value="AARCH64_ASM_neon_st4_d_postindex"/>
            <arg value="AARCH64_ASM_neon_st4_q"/>
            <arg value="AARCH64_ASM_neon_st4_q_postindex"/>
            <arg value="AARCH64_ASM_neon_destructive_minmaxp"/>
            <arg value="AARCH64_ASM_neon_destructive_tbl"/>
            <arg value="AARCH64_ASM_neon_destructive_tbx"/>
            <arg value="AARCH64_ASM_neon_destructive_fcvtl"/>
            <arg value="AARCH64_ASM_ldp_stp_float"/>
            <arg value="AARCH64_ASM_ldp_stp_double"/>
            <arg value="AARCH64_ASM_ldp_stp_quad"/>
            <arg value="AARCH64_ASM_ldp_stp_offset"/>
            <arg value="AARCH64_ASM_ldp_stp_offset_wide"/>
            <arg value="AARCH64_ASM_ldnp_stnp_offset"/>
            <arg value="AARCH64_ASM_ldnp_stnp_offset_float"/>
            <arg value="AARCH64_ASM_ldnp_stnp_offset_double"/>
            <arg value="AARCH64_ASM_ldp_stp_preindex"/>
            <arg value="AARCH64_ASM_ldp_stp_preindex_wide"/>
            <arg value="AARCH64_ASM_ldp_stp_postindex"/>
            <arg value="AARCH64_ASM_ldp_stp_postindex_wide"/>
            <arg value="AARCH64_ASM_ldp_sign_extend"/>
            <arg value="AARCH64_ASM_ldur_stur"/>
            <arg value="AARCH64_ASM_ldur_stur_fp"/>
            <arg value="AARCH64_ASM_ldr_literal"/>
            <arg value="AARCH64_ASM_ldr_literal_range"/>
            <arg value="AARCH64_ASM_ldr_literal_values_q"/>
            <arg value="AARCH64_ASM_ldr_literal_values_x"/>
            <arg value="AARCH64_ASM_ldr_literal_values_w"/>
            <arg value="AARCH64_ASM_ldr_literal_values_d"/>
            <arg value="AARCH64_ASM_ldr_literal_values_s"/>
            <arg value="AARCH64_ASM_ldr_literal_custom"/>
            <arg value="AARCH64_ASM_ldr_literal_custom_shared"/>
            <arg value="AARCH64_ASM_prfm_offset"/>
            <arg value="AARCH64_ASM_prfm_regoffset"/>
            <arg value="AARCH64_ASM_prfm_literal_imm19"/>
            <arg value="AARCH64_ASM_prfm_literal"/>
            <arg value="AARCH64_ASM_prfm_wide"/>
            <arg value="AARCH64_ASM_load_prfm_literal"/>
            <arg value="AARCH64_ASM_add_sub_imm"/>
            <arg value="AARCH64_ASM_add_sub_wide_imm"/>
            <arg value="AARCH64_ASM_add_sub_shifted"/>
            <arg value="AARCH64_ASM_add_sub_extended"/>
            <arg value="AARCH64_ASM_add_sub_negative"/>
            <arg value="AARCH64_ASM_add_sub_zero"/>
            <arg value="AARCH64_ASM_claim_drop_zero"/>
            <arg value="AARCH64_ASM_neg"/>
            <arg value="AARCH64_ASM_adcs_sbcs_x"/>
            <arg value="AARCH64_ASM_adcs_sbcs_w"/>
            <arg value="AARCH64_ASM_adc_sbc_shift"/>
            <arg value="AARCH64_ASM_adc_sbc_extend"/>
            <arg value="AARCH64_ASM_adc_sbc_wide_imm"/>
            <arg value="AARCH64_ASM_flags"/>
            <arg value="AARCH64_ASM_cmp_shift"/>
            <arg value="AARCH64_ASM_cmp_extend"/>
            <arg value="AARCH64_ASM_ccmp"/>
            <arg value="AARCH64_ASM_ccmp_wide_imm"/>
            <arg value="AARCH64_ASM_ccmp_shift_extend"/>
            <arg value="AARCH64_ASM_csel_reg"/>
            <arg value="AARCH64_ASM_csel_imm"/>
            <arg value="AARCH64_ASM_csel_mixed"/>
            <arg value="AARCH64_ASM_lslv"/>
            <arg value="AARCH64_ASM_lsrv"/>
            <arg value="AARCH64_ASM_asrv"/>
            <arg value="AARCH64_ASM_rorv"/>
            <arg value="AARCH64_ASM_bfm"/>
            <arg value="AARCH64_ASM_sbfm"/>
            <arg value="AARCH64_ASM_ubfm"/>
            <arg value="AARCH64_ASM_extr"/>
            <arg value="AARCH64_ASM_fmov_imm"/>
            <arg value="AARCH64_ASM_fmov_reg"/>
            <arg value="AARCH64_ASM_fadd"/>
            <arg value="AARCH64_ASM_fsub"/>
            <arg value="AARCH64_ASM_fmul"/>
            <arg value="AARCH64_ASM_fmadd_fmsub_double"/>
            <arg value="AARCH64_ASM_fmadd_fmsub_float"/>
            <arg value="AARCH64_ASM_fmadd_fmsub_double_nans"/>
            <arg value="AARCH64_ASM_fmadd_fmsub_float_nans"/>
            <arg value="AARCH64_ASM_fdiv"/>
            <arg value="AARCH64_ASM_fmax_fmin_d"/>
            <arg value="AARCH64_ASM_fmax_fmin_s"/>
            <arg value="AARCH64_ASM_fccmp"/>
            <arg value="AARCH64_ASM_fcmp"/>
            <arg value="AARCH64_ASM_fcsel"/>
            <arg value="AARCH64_ASM_fneg"/>
            <arg value="AARCH64_ASM_fabs"/>
            <arg value="AARCH64_ASM_fsqrt"/>
            <arg value="AARCH64_ASM_frinta"/>
            <arg value="AARCH64_ASM_frinti"/>
            <arg value="AARCH64_ASM_frintm"/>
            <arg value="AARCH64_ASM_frintn"/>
            <arg value="AARCH64_ASM_frintp"/>
            <arg value="AARCH64_ASM_frintx"/>
            <arg value="AARCH64_ASM_frintz"/>
            <arg value="AARCH64_ASM_fcvt_ds"/>
            <arg value="AARCH64_ASM_fcvt_sd"/>
            <arg value="AARCH64_ASM_fcvt_half"/>
            <arg value="AARCH64_ASM_fcvtas"/>
            <arg value="AARCH64_ASM_fcvtau"/>
            <arg value="AARCH64_ASM_fcvtms"/>
            <arg value="AARCH64_ASM_fcvtmu"/>
            <arg value="AARCH64_ASM_fcvtns"/>
            <arg value="AARCH64_ASM_fcvtnu"/>
            <arg value="AARCH64_ASM_fcvtzs"/>
            <arg value="AARCH64_ASM_fcvtzu"/>
            <arg value="AARCH64_ASM_neon_fcvtl"/>
            <arg value="AARCH64_ASM_neon_fcvtn"/>
            <arg value="AARCH64_ASM_neon_fcvtxn"/>
            <arg value="AARCH64_ASM_scvtf_ucvtf_double"/>
            <arg value="AARCH64_ASM_scvtf_ucvtf_float"/>
            <arg value="AARCH64_ASM_system_mrs"/>
            <arg value="AARCH64_ASM_system_msr"/>
            <arg value="AARCH64_ASM_system_nop"/>
            <arg value="AARCH64_ASM_zero_dest"/>
            <arg value="AARCH64_ASM_zero_dest_setflags"/>
            <arg value="AARCH64_ASM_stack_pointer_override"/>
            <arg value="AARCH64_ASM_peek_poke_simple"/>
            <arg value="AARCH64_ASM_peek_poke_unaligned"/>
            <arg value="AARCH64_ASM_peek_poke_endianness"/>
            <arg value="AARCH64_ASM_peek_poke_mixed"/>
            <arg value="AARCH64_ASM_peek_poke_reglist"/>
            <arg value="AARCH64_ASM_load_store_reglist"/>
            <arg value="AARCH64_ASM_push_pop_xreg_simple_32"/>
            <arg value="AARCH64_ASM_push_pop_xreg_simple_64"/>
            <arg value="AARCH64_ASM_push_pop_fp_xreg_simple_32"/>
            <arg value="AARCH64_ASM_push_pop_fp_xreg_simple_64"/>
            <arg value="AARCH64_ASM_push_pop_xreg_mixed_methods_64"/>
            <arg value="AARCH64_ASM_push_pop_xreg_mixed_methods_32"/>
            <arg value="AARCH64_ASM_push_pop_xreg_wx_overlap"/>
            <arg value="AARCH64_ASM_push_pop_sp"/>
            <arg value="AARCH64_ASM_printf"/>
            <arg value="AARCH64_ASM_printf_no_preserve"/>
            <arg value="AARCH64_ASM_blr_lr"/>
            <arg value="AARCH64_ASM_barriers"/>
            <arg value="AARCH64_ASM_process_nan_double"/>
            <arg value="AARCH64_ASM_process_nan_float"/>
            <arg value="AARCH64_ASM_process_nans_double"/>
            <arg value="AARCH64_ASM_process_nans_float"/>
            <arg value="AARCH64_ASM_default_nan_float"/>
            <arg value="AARCH64_ASM_default_nan_double"/>
            <arg value="AARCH64_ASM_ldar_stlr"/>
            <arg value="AARCH64_ASM_ldxr_stxr"/>
            <arg value="AARCH64_ASM_ldaxr_stlxr"/>
            <arg value="AARCH64_ASM_clrex"/>
            <arg value="AARCH64_ASM_ldxr_stxr_fail"/>
            <arg value="AARCH64_ASM_ldaxr_stlxr_fail"/>
            <arg value="AARCH64_ASM_load_store_tagged_immediate_offset"/>
            <arg value="AARCH64_ASM_load_store_tagged_immediate_preindex"/>
            <arg value="AARCH64_ASM_load_store_tagged_immediate_postindex"/>
            <arg value="AARCH64_ASM_load_store_tagged_register_offset"/>
            <arg value="AARCH64_ASM_load_store_tagged_register_postindex"/>
            <arg value="AARCH64_ASM_branch_tagged"/>
            <arg value="AARCH64_ASM_branch_and_link_tagged"/>
            <arg value="AARCH64_ASM_branch_tagged_and_adr_adrp"/>
            <arg value="AARCH64_ASM_neon_3same_addp"/>
            <arg value="AARCH64_ASM_neon_3same_sqdmulh_sqrdmulh"/>
            <arg value="AARCH64_ASM_neon_byelement_sqdmulh_sqrdmulh"/>
            <arg value="AARCH64_ASM_neon_2regmisc_saddlp"/>
            <arg value="AARCH64_ASM_neon_2regmisc_uaddlp"/>
            <arg value="AARCH64_ASM_neon_2regmisc_sadalp"/>
            <arg value="AARCH64_ASM_neon_2regmisc_uadalp"/>
            <arg value="AARCH64_ASM_neon_3same_mul"/>
            <arg value="AARCH64_ASM_neon_3same_absdiff"/>
            <arg value="AARCH64_ASM_neon_byelement_mul"/>
            <arg value="AARCH64_ASM_neon_byelement_mull"/>
            <arg value="AARCH64_ASM_neon_byelement_sqdmull"/>
            <arg value="AARCH64_ASM_neon_3diff_absdiff"/>
            <arg value="AARCH64_ASM_neon_3diff_sqdmull"/>
            <arg value="AARCH64_ASM_neon_3diff_sqdmlal"/>
            <arg value="AARCH64_ASM_neon_3diff_sqdmlsl"/>
            <arg value="AARCH64_ASM_neon_3diff_mla"/>
            <arg value="AARCH64_ASM_neon_3diff_mls"/>
            <arg value="AARCH64_ASM_neon_3same_compare"/>
            <arg value="AARCH64_ASM_neon_3same_scalar_compare"/>
            <arg value="AARCH64_ASM_neon_2regmisc_fcmeq"/>
            <arg value="AARCH64_ASM_neon_2regmisc_fcmge"/>
            <arg value="AARCH64_ASM_neon_2regmisc_fcmgt"/>
            <arg value="AARCH64_ASM_neon_2regmisc_fcmle"/>
            <arg value="AARCH64_ASM_neon_2regmisc_fcmlt"/>
            <arg value="AARCH64_ASM_neon_2regmisc_cmeq"/>
            <arg value="AARCH64_ASM_neon_2regmisc_cmge"/>
            <arg value="AARCH64_ASM_neon_2regmisc_cmlt"/>
            <arg value="AARCH64_ASM_neon_2regmisc_cmle"/>
            <arg value="AARCH64_ASM_neon_2regmisc_cmgt"/>
            <arg value="AARCH64_ASM_neon_2regmisc_neg"/>
            <arg value="AARCH64_ASM_neon_2regmisc_sqneg"/>
            <arg value="AARCH64_ASM_neon_2regmisc_abs"/>
            <arg value="AARCH64_ASM_neon_2regmisc_sqabs"/>
            <arg value="AARCH64_ASM_neon_2regmisc_suqadd"/>
            <arg value="AARCH64_ASM_neon_2regmisc_usqadd"/>
            <arg value="AARCH64_ASM_system_sys"/>
            <arg value="AARCH64_ASM_system_ic"/>
            <arg value="AARCH64_ASM_system_dc"/>
            <arg value="AARCH64_ASM_neon_2regmisc_xtn"/>
            <arg value="AARCH64_ASM_neon_2regmisc_sqxtn"/>
            <arg value="AARCH64_ASM_neon_2regmisc_uqxtn"/>
            <arg value="AARCH64_ASM_neon_2regmisc_sqxtun"/>
            <arg value="AARCH64_ASM_neon_3same_and"/>
            <arg value="AARCH64_ASM_neon_3same_bic"/>
            <arg value="AARCH64_ASM_neon_3same_orr"/>
            <arg value="AARCH64_ASM_neon_3same_mov"/>
            <arg value="AARCH64_ASM_neon_3same_orn"/>
            <arg value="AARCH64_ASM_neon_3same_eor"/>
            <arg value="AARCH64_ASM_neon_3same_bif"/>
            <arg value="AARCH64_ASM_neon_3same_bit"/>
            <arg value="AARCH64_ASM_neon_3same_bsl"/>
            <arg value="AARCH64_ASM_neon_3same_smax"/>
            <arg value="AARCH64_ASM_neon_3same_smaxp"/>
            <arg value="AARCH64_ASM_neon_addp_scalar"/>
            <arg value="AARCH64_ASM_neon_acrosslanes_addv"/>
            <arg value="AARCH64_ASM_neon_acrosslanes_saddlv"/>
            <arg value="AARCH64_ASM_neon_acrosslanes_uaddlv"/>
            <arg value="AARCH64_ASM_neon_acrosslanes_smaxv"/>
            <arg value="AARCH64_ASM_neon_acrosslanes_sminv"/>
            <arg value="AARCH64_ASM_neon_acrosslanes_umaxv"/>
            <arg value="AARCH64_ASM_neon_acrosslanes_uminv"/>
            <arg value="AARCH64_ASM_neon_3same_smin"/>
            <arg value="AARCH64_ASM_neon_3same_umax"/>
            <arg value="AARCH64_ASM_neon_3same_umin"/>
            <arg value="AARCH64_ASM_neon_2regmisc_mvn"/>
            <arg value="AARCH64_ASM_neon_2regmisc_not"/>
            <arg value="AARCH64_ASM_neon_2regmisc_cls_clz_cnt"/>
            <arg value="AARCH64_ASM_neon_2regmisc_rev"/>
            <arg value="AARCH64_ASM_neon_sli"/>
            <arg value="AARCH64_ASM_neon_sri"/>
            <arg value="AARCH64_ASM_neon_shrn"/>
            <arg value="AARCH64_ASM_neon_rshrn"/>
            <arg value="AARCH64_ASM_neon_uqshrn"/>
            <arg value="AARCH64_ASM_neon_uqrshrn"/>
            <arg value="AARCH64_ASM_neon_sqshrn"/>
            <arg value="AARCH64_ASM_neon_sqrshrn"/>
            <arg value="AARCH64_ASM_neon_sqshrun"/>
            <arg value="AARCH64_ASM_neon_sqrshrun"/>
            <arg value="AARCH64_ASM_neon_modimm_bic"/>
            <arg value="AARCH64_ASM_neon_modimm_movi_16bit_any"/>
            <arg value="AARCH64_ASM_neon_modimm_movi_32bit_any"/>
            <arg value="AARCH64_ASM_neon_modimm_movi_64bit_any"/>
            <arg value="AARCH64_ASM_neon_modimm_movi"/>
            <arg value="AARCH64_ASM_neon_modimm_mvni"/>
            <arg value="AARCH64_ASM_neon_modimm_orr"/>
            <arg value="AARCH64_ASM_neon_modimm_fmov"/>
            <arg value="AARCH64_ASM_neon_perm"/>
            <arg value="AARCH64_ASM_neon_copy_dup_element"/>
            <arg value="AARCH64_ASM_neon_copy_dup_general"/>
            <arg value="AARCH64_ASM_neon_copy_ins_element"/>
            <arg value="AARCH64_ASM_neon_copy_mov_element"/>
            <arg value="AARCH64_ASM_neon_copy_smov"/>
            <arg value="AARCH64_ASM_neon_copy_umov_mov"/>
            <arg value="AARCH64_ASM_neon_copy_ins_general"/>
            <arg value="AARCH64_ASM_neon_extract_ext"/>
            <arg value="AARCH64_ASM_neon_3different_uaddl"/>
            <arg value="AARCH64_ASM_neon_3different_addhn_subhn"/>
            <arg value="AARCH64_ASM_neon_d_only_scalar"/>
            <arg value="AARCH64_ASM_neon_sqshl_imm_scalar"/>
            <arg value="AARCH64_ASM_neon_uqshl_imm_scalar"/>
            <arg value="AARCH64_ASM_neon_sqshlu_scalar"/>
            <arg value="AARCH64_ASM_neon_sshll"/>
            <arg value="AARCH64_ASM_neon_shll"/>
            <arg value="AARCH64_ASM_neon_ushll"/>
            <arg value="AARCH64_ASM_neon_sxtl"/>
            <arg value="AARCH64_ASM_neon_uxtl"/>
            <arg value="AARCH64_ASM_neon_ssra"/>
            <arg value="AARCH64_ASM_neon_srsra"/>
            <arg value="AARCH64_ASM_neon_usra"/>
            <arg value="AARCH64_ASM_neon_ursra"/>
            <arg value="AARCH64_ASM_neon_uqshl_scalar"/>
            <arg value="AARCH64_ASM_neon_sqshl_scalar"/>
            <arg value="AARCH64_ASM_neon_urshl_scalar"/>
            <arg value="AARCH64_ASM_neon_srshl_scalar"/>
            <arg value="AARCH64_ASM_neon_uqrshl_scalar"/>
            <arg value="AARCH64_ASM_neon_sqrshl_scalar"/>
            <arg value="AARCH64_ASM_neon_uqadd_scalar"/>
            <arg value="AARCH64_ASM_neon_sqadd_scalar"/>
            <arg value="AARCH64_ASM_neon_uqsub_scalar"/>
            <arg value="AARCH64_ASM_neon_sqsub_scalar"/>
            <arg value="AARCH64_ASM_neon_fmla_fmls"/>
            <arg value="AARCH64_ASM_neon_fmulx_scalar"/>
            <arg value="AARCH64_ASM_crc32b"/>
            <arg value="AARCH64_ASM_crc32h"/>
            <arg value="AARCH64_ASM_crc32w"/>
            <arg value="AARCH64_ASM_crc32x"/>
            <arg value="AARCH64_ASM_crc32cb"/>
            <arg value="AARCH64_ASM_crc32ch"/>
            <arg value="AARCH64_ASM_crc32cw"/>
            <arg value="AARCH64_ASM_crc32cx"/>
            <arg value="AARCH64_ASM_neon_fabd_scalar"/>
            <arg value="AARCH64_ASM_neon_faddp_scalar"/>
            <arg value="AARCH64_ASM_neon_fmaxp_scalar"/>
            <arg value="AARCH64_ASM_neon_fmaxnmp_scalar"/>
            <arg value="AARCH64_ASM_neon_fminp_scalar"/>
            <arg value="AARCH64_ASM_neon_fminnmp_scalar"/>
            <arg value="AARCH64_ASM_neon_tbl"/>
            <arg value="AARCH64_ASM_regress_cmp_shift_imm"/>
            <arg value="AARCH64_ASM_compute_address"/>
            <arg value="AARCH64_ASM_far_branch_backward"/>
            <arg value="AARCH64_ASM_single_veneer"/>
            <arg value="AARCH64_ASM_simple_veneers"/>
            <arg value="AARCH64_ASM_veneers_stress"/>
            <arg value="AARCH64_ASM_veneers_two_out_of_range"/>
            <arg value="AARCH64_ASM_veneers_hanging"/>
            <arg value="AARCH64_ASM_collision_literal_veneer_pools"/>
            <arg value="AARCH64_ASM_ldr_literal_explicit"/>
            <arg value="AARCH64_ASM_ldr_literal_automatically_placed"/>
            <arg value="AARCH64_ASM_literal_update_overwrite"/>
            <arg value="AARCH64_ASM_literal_deletion_policies"/>
            <arg value="AARCH64_ASM_generic_operand"/>
            <arg value="AARCH64_ASM_runtime_calls"/>
            <arg value="AARCH64_ASM_optimised_mov_register"/>
            <arg value="AARCH64_ASM_nop"/>
            <arg value="AARCH64_ASM_scratch_scope_basic_v"/>
            <arg value="AARCH64_API_register_bit"/>
            <arg value="AARCH64_API_noreg"/>
            <arg value="AARCH64_API_isvalid"/>
            <arg value="AARCH64_API_areconsecutive"/>
            <arg value="AARCH64_API_move_immediate_helpers"/>
            <arg value="AARCH64_API_generic_operand_helpers"/>
            <arg value="AARCH64_API_static_register_types"/>
            <arg value="AARCH64_API_is_plain_register"/>
            <arg value="AARCH64_ABI_abi"/>
            <arg value="AARCH32_SIMULATOR_RD_RN_RM_Crc32b_T32"/>
            <arg value="AARCH32_SIMULATOR_RD_RN_RM_Crc32cb_T32"/>
            <arg value="AARCH32_SIMULATOR_RD_RN_RM_Crc32ch_T32"/>
            <arg value="AARCH32_SIMULATOR_RD_RN_RM_Crc32cw_T32"/>
            <arg value="AARCH32_SIMULATOR_RD_RN_RM_Crc32h_T32"/>
            <arg value="AARCH32_SIMULATOR_RD_RN_RM_Crc32w_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RDLOW_RNLOW_RMLOW_Mul_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RDLOW_RNLOW_RMLOW_Muls_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_Add_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_Adds_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_Rsb_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_Rsbs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_Sub_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_Subs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RDLOW_OPERAND_IMM8_Cmp_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RDLOW_OPERAND_IMM8_Mov_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RDLOW_OPERAND_IMM8_Movs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_Clz_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_Rbit_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_Rev_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_Rev16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_Revsh_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_Rrx_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_Rrxs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Mul_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Qadd16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Qadd8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Qasx_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Qsax_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Qsub16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Qsub8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Sdiv_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Shadd16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Shadd8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Shasx_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Shsax_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Shsub16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Shsub8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Smmul_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Smmulr_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Smuad_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Smuadx_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Smulbb_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Smulbt_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Smultb_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Smultt_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Smulwb_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Smulwt_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Smusd_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Smusdx_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Udiv_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Uhadd16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Uhadd8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Uhasx_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Uhsax_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Uhsub16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Uhsub8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Uqadd16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Uqadd8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Uqasx_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Uqsax_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Uqsub16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Uqsub8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Usad8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Sadd16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Sadd8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Sasx_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Sel_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Ssax_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Ssub16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Ssub8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Uadd16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Uadd8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Uasx_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Usax_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Usub16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Usub8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Qadd_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Qdadd_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Qdsub_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Qsub_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_SEL_Sel_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Q_Qadd_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Q_Qdadd_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Q_Qdsub_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_Q_Qsub_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_GE_Sadd16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_GE_Sadd8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_GE_Sasx_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_GE_Ssax_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_GE_Ssub16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_GE_Ssub8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_GE_Uadd16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_GE_Uadd8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_GE_Uasx_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_GE_Usax_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_GE_Usub16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_RM_GE_Usub8_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Adc_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Adcs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Add_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Adds_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_And_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Ands_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Bic_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Bics_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Eor_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Eors_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Orn_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Orns_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Orr_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Orrs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Rsb_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Rsbs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Sbc_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Sbcs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Sub_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Subs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Sxtab_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Sxtab16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Sxtah_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Uxtab_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Uxtab16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Uxtah_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Asr_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Asrs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Lsl_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Lsls_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Lsr_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Lsrs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Ror_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_Rors_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Adc_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Adcs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Add_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Adds_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_And_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Ands_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Bic_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Bics_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Eor_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Eors_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Orn_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Orns_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Orr_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Orrs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Rsb_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Rsbs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Sbc_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Sbcs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Sub_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_Subs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Adc_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Adcs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Add_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Adds_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_And_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Ands_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Bic_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Bics_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Eor_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Eors_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Orn_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Orns_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Orr_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Orrs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Rsb_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Rsbs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Sbc_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Sbcs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Sub_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_Subs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_ROR_AMOUNT_Sxtab_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_ROR_AMOUNT_Sxtab16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_ROR_AMOUNT_Sxtah_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_ROR_AMOUNT_Uxtab_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_ROR_AMOUNT_Uxtab16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_RM_ROR_AMOUNT_Uxtah_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_IMM12_Add_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_IMM12_Sub_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Adc_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Adcs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Add_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Adds_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_And_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Ands_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Bic_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Bics_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Eor_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Eors_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Orn_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Orns_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Orr_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Orrs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Rsb_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Rsbs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Sbc_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Sbcs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Sub_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_RN_OPERAND_CONST_Subs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_Cmn_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_Cmp_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_Mov_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_Movs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_Mvn_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_Mvns_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_Teq_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_Tst_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_Sxtb_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_Sxtb16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_Sxth_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_Uxtb_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_Uxtb16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_Uxth_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_RS_Mov_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_RS_Movs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_Cmn_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_Cmp_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_Mov_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_Movs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_Mvn_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_Mvns_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_Teq_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_Tst_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_Cmn_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_Cmp_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_Mov_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_Movs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_Mvn_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_Mvns_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_Teq_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_Tst_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_ROR_AMOUNT_Sxtb_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_ROR_AMOUNT_Sxtb16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_ROR_AMOUNT_Sxth_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_ROR_AMOUNT_Uxtb_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_ROR_AMOUNT_Uxtb16_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_RN_ROR_AMOUNT_Uxth_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_IMM16_Mov_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_IMM16_Movt_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_CONST_Cmn_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_CONST_Cmp_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_CONST_Mov_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_CONST_Movs_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_CONST_Mvn_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_CONST_Mvns_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_CONST_Teq_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_RD_OPERAND_CONST_Tst_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_DT_DRT_DRD_DRN_DRM_FLOAT_F64_Vadd_T32"/>
            <arg value="AARCH32_SIMULATOR_COND_DT_DRT_DRD_DRN_DRM_FLOAT_F64_Vsub_T32"/>
            <arg value="AARCH32_MACRO_ASSEMBLER_COND_RD_RN_Clz"/>
            <arg value="AARCH32_MACRO_ASSEMBLER_COND_RD_RN_Rbit"/>
            <arg value="AARCH32_MACRO_ASSEMBLER_COND_RD_RN_Rev"/>
            <arg value="AARCH32_MACRO_ASSEMBLER_COND_RD_RN_Rev16"/>
            <arg value="AARCH32_MACRO_ASSEMBLER_COND_RD_RN_Revsh"/>
            <arg value="AARCH32_MACRO_ASSEMBLER_COND_RD_RN_Rrx"/>
            <arg value="AARCH32_MACRO_ASSEMBLER_COND_RD_RN_Rrxs"/>
            <arg value="AARCH32_DISASM_t32_disassembler_limit1"/>
            <arg value="AARCH32_DISASM_t32_disassembler_limit2"/>
            <arg value="AARCH32_DISASM_macro_assembler_orn"/>
            <arg value="AARCH32_DISASM_macro_assembler_t32_rsc"/>
            <arg value="AARCH32_DISASM_macro_assembler_t32_register_shift_register"/>
            <arg value="AARCH32_DISASM_macro_assembler_big_offset"/>
            <arg value="AARCH32_DISASM_macro_assembler_load"/>
            <arg value="AARCH32_DISASM_macro_assembler_store"/>
            <arg value="AARCH32_DISASM_macro_assembler_ldrd"/>
            <arg value="AARCH32_DISASM_macro_assembler_strd"/>
            <arg value="AARCH32_DISASM_macro_assembler_wide_immediate"/>
            <arg value="AARCH32_DISASM_macro_assembler_And"/>
            <arg value="AARCH32_DISASM_macro_assembler_Bic"/>
            <arg value="AARCH32_DISASM_macro_assembler_Orr"/>
            <arg value="AARCH32_DISASM_macro_assembler_InstructionCondSizeRROp"/>
            <arg value="AARCH32_DISASM_macro_assembler_InstructionCondRO"/>
            <arg value="AARCH32_DISASM_macro_assembler_too_large_immediate"/>
            <arg value="AARCH32_DISASM_macro_assembler_Cbz"/>
            <arg value="AARCH32_DISASM_macro_assembler_vld"/>
            <arg value="AARCH32_DISASM_macro_assembler_vst"/>
            <arg value="AARCH32_DISASM_assembler_vldm_vstm_negative"/>
            <arg value="AARCH32_DISASM_macro_assembler_T32_Vldr_d"/>
            <arg value="AARCH32_DISASM_macro_assembler_T32_Vstr_d"/>
            <arg value="AARCH32_DISASM_macro_assembler_T32_Vldr_s"/>
            <arg value="AARCH32_DISASM_macro_assembler_T32_Vstr_s"/>
            <arg value="AARCH32_DISASM_macro_assembler_A32_Vldr_d"/>
            <arg value="AARCH32_DISASM_macro_assembler_A32_Vstr_d"/>
            <arg value="AARCH32_DISASM_macro_assembler_A32_Vldr_s"/>
            <arg value="AARCH32_DISASM_macro_assembler_A32_Vstr_s"/>
            <arg value="AARCH32_DISASM_assembler_vstr_negative"/>
            <arg value="AARCH32_DISASM_macro_assembler_Vldr_Vstr_negative"/>
            <arg value="AARCH32_DISASM_macro_assembler_InstructionCondSizeROp"/>
            <arg value="AARCH32_DISASM_macro_assembler_Msr"/>
            <arg value="AARCH32_DISASM_macro_assembler_Vmov_imm"/>
            <arg value="AARCH32_DISASM_macro_assembler_PushRegisterList"/>
            <arg value="AARCH32_DISASM_macro_assembler_PopRegisterList"/>
            <arg value="AARCH32_DISASM_macro_assembler_unpredictable"/>
            <arg value="AARCH32_DISASM_macro_assembler_pc_rel_A32"/>
            <arg value="AARCH32_DISASM_macro_assembler_pc_rel_T32"/>
            <arg value="AARCH32_DISASM_macro_assembler_unsupported"/>
            <arg value="AARCH32_DISASM_macro_assembler_Vmov_neon_immediate"/>
            <arg value="AARCH32_DISASM_macro_assembler_T32_IT"/>
            <arg value="AARCH32_DISASM_unbound_label"/>
            <arg value="AARCH32_DISASM_macro_assembler_AddressComputationHelper"/>
            <arg value="AARCH32_DISASM_barriers"/>
            <arg value="AARCH32_DISASM_preloads"/>
            <arg value="AARCH32_DISASM_vcmp_vcmpe"/>
            <arg value="AARCH32_DISASM_vmrs_vmsr"/>
            <arg value="AARCH32_DISASM_ldm_stm"/>
            <arg value="AARCH32_DISASM_macro_assembler_T32_16bit"/>
            <arg value="AARCH32_DISASM_nop_code"/>
            <arg value="AARCH32_DISASM_minus_zero_offsets"/>
            <arg value="AARCH32_DISASM_big_add_sub"/>
            <arg value="AARCH32_ASSEMBLER_RD_RN_RM_crc32b_T32"/>
            <arg value="AARCH32_ASSEMBLER_RD_RN_RM_crc32cb_T32"/>
            <arg value="AARCH32_ASSEMBLER_RD_RN_RM_crc32ch_T32"/>
            <arg value="AARCH32_ASSEMBLER_RD_RN_RM_crc32cw_T32"/>
            <arg value="AARCH32_ASSEMBLER_RD_RN_RM_crc32h_T32"/>
            <arg value="AARCH32_ASSEMBLER_RD_RN_RM_crc32w_T32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_adc_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_adcs_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_add_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_adds_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_and__A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_ands_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_bic_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_bics_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_eor_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_eors_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_orr_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_orrs_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_rsb_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_rsbs_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_rsc_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_rscs_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_sbc_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_sbcs_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_sub_A32"/>
            <arg value="AARCH32_ASSEMBLER_NEGATIVE_COND_RD_RN_OPERAND_RM_SHIFT_RS_subs_A32"/>
            <arg value="AARCH32_ASSEMBLER_COND_SP_SP_OPERAND_IMM7_add_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_SP_SP_OPERAND_IMM7_sub_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_RNLOW_RMLOW_muls_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_RNLOW_RMLOW_IN_IT_BLOCK_mul_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_ZERO_rsbs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_ZERO_IN_IT_BLOCK_rsb_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_IMM8_adds_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_IMM8_subs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_IMM8_IN_IT_BLOCK_add_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_IMM8_IN_IT_BLOCK_sub_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_IMM3_adds_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_IMM3_subs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_IMM3_IN_IT_BLOCK_add_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_RNLOW_OPERAND_IMMEDIATE_IMM3_IN_IT_BLOCK_sub_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_OPERAND_IMM8_cmp_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_OPERAND_IMM8_mov_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_OPERAND_IMM8_movs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_OPERAND_IMM8_IN_IT_BLOCK_cmp_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RDLOW_OPERAND_IMM8_IN_IT_BLOCK_mov_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_SP_OPERAND_IMM8_add_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_clz_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_rbit_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_rev_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_rev16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_revsh_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_rrx_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_rrxs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_mul_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_qadd16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_qadd8_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_qasx_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_qsax_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_qsub16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_qsub8_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_sdiv_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_shadd16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_shadd8_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_shasx_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_shsax_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_shsub16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_shsub8_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_smmul_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_smmulr_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_smuad_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_smuadx_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_smulbb_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_smulbt_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_smultb_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_smultt_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_smulwb_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_smulwt_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_smusd_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_smusdx_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_udiv_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_uhadd16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_uhadd8_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_uhasx_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_uhsax_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_uhsub16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_uhsub8_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_uqadd16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_uqadd8_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_uqasx_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_uqsax_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_uqsub16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_uqsub8_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_usad8_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_sadd16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_sadd8_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_sasx_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_sel_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_ssax_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_ssub16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_ssub8_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_uadd16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_uadd8_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_uasx_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_usax_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_usub16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_usub8_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_qadd_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_qdadd_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_qdsub_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_RM_qsub_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_adc_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_adcs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_add_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_adds_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_and__T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ands_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_bic_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_bics_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_eor_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_eors_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_orn_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_orns_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_orr_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_orrs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_rsb_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_rsbs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_sbc_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_sbcs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_sub_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_subs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_sxtab_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_sxtab16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_sxtah_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_uxtab_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_uxtab16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_uxtah_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_asr_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_asrs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_lsl_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_lsls_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_lsr_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_lsrs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ror_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_rors_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_adc_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_adcs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_add_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_adds_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_and__T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_ands_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_bic_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_bics_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_eor_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_eors_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_orn_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_orns_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_orr_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_orrs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_rsb_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_rsbs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_sbc_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_sbcs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_sub_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO32_subs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_adc_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_adcs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_add_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_adds_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_and__T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_ands_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_bic_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_bics_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_eor_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_eors_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_orn_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_orns_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_orr_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_orrs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_rsb_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_rsbs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_sbc_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_sbcs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_sub_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_SHIFT_AMOUNT_1TO31_subs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ROR_AMOUNT_sxtab_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ROR_AMOUNT_sxtab16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ROR_AMOUNT_sxtah_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ROR_AMOUNT_uxtab_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ROR_AMOUNT_uxtab16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ROR_AMOUNT_uxtah_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_RN_IS_SP_IN_IT_BLOCK_add_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_RD_IS_RN_IS_SP_IN_IT_BLOCK_add_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_RD_IS_RN_IN_IT_BLOCK_add_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ALL_LOW_RD_IS_RN_IN_IT_BLOCK_adc_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ALL_LOW_RD_IS_RN_IN_IT_BLOCK_and__T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ALL_LOW_RD_IS_RN_IN_IT_BLOCK_asr_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ALL_LOW_RD_IS_RN_IN_IT_BLOCK_bic_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ALL_LOW_RD_IS_RN_IN_IT_BLOCK_eor_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ALL_LOW_RD_IS_RN_IN_IT_BLOCK_lsl_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ALL_LOW_RD_IS_RN_IN_IT_BLOCK_lsr_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ALL_LOW_RD_IS_RN_IN_IT_BLOCK_orr_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ALL_LOW_RD_IS_RN_IN_IT_BLOCK_ror_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ALL_LOW_RD_IS_RN_IN_IT_BLOCK_sbc_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ALL_LOW_IN_IT_BLOCK_add_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_RM_ALL_LOW_IN_IT_BLOCK_sub_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_IMM12_add_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_IMM12_addw_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_IMM12_sub_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_IMM12_subw_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_adc_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_adcs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_add_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_adds_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_and__T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_ands_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_bic_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_bics_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_eor_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_eors_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_orn_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_orns_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_orr_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_orrs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_rsb_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_rsbs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_sbc_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_sbcs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_sub_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_RN_OPERAND_CONST_subs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_PC_OPERAND_IMM8_add_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_PC_OPERAND_IMM12_add_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_PC_OPERAND_IMM12_addw_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_PC_OPERAND_IMM12_sub_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_cmn_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_cmp_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_mov_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_movs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_mvn_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_mvns_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_teq_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_tst_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_sxtb_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_sxtb16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_sxth_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_uxtb_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_uxtb16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_uxth_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_RS_mov_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_RS_movs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_RS_NARROW_OUT_IT_BLOCK_movs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_RS_IN_IT_BLOCK_mov_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_cmn_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_cmp_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_mov_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_movs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_mvn_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_mvns_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_teq_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_tst_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO32_IN_IT_BLOCK_mov_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_cmn_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_cmp_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_mov_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_movs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_mvn_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_mvns_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_teq_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_tst_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_SHIFT_AMOUNT_1TO31_IN_IT_BLOCK_mov_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_ROR_AMOUNT_sxtb_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_ROR_AMOUNT_sxtb16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_ROR_AMOUNT_sxth_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_ROR_AMOUNT_uxtb_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_ROR_AMOUNT_uxtb16_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_ROR_AMOUNT_uxth_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_LOW_REGISTERS_IN_IT_BLOCK_cmn_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_LOW_REGISTERS_IN_IT_BLOCK_tst_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_IN_IT_BLOCK_cmp_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_IN_IT_BLOCK_mov_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_RN_IDENTICAL_LOW_REGISTERS_IN_IT_BLOCK_mvn_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_IMM16_mov_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_IMM16_movt_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_IMM16_movw_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_CONST_cmn_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_CONST_cmp_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_CONST_mov_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_CONST_movs_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_CONST_mvn_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_CONST_mvns_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_CONST_teq_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_RD_OPERAND_CONST_tst_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_DT_DRT_DRD_DRN_DRM_FLOAT_NOT_F16_vadd_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_DT_DRT_DRD_DRN_DRM_FLOAT_NOT_F16_vsub_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_DT_DRT_DRD_DRN_DRM_FLOAT_F32_ONLY_vceq_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_DT_DRT_DRD_DRN_DRM_FLOAT_F32_ONLY_vpadd_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_DT_DRT_DRD_DRN_DRM_FLOAT_F32_ONLY_vabd_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_DT_DRT_DRD_DRN_DRM_FLOAT_F32_ONLY_vcge_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_DT_DRT_DRD_DRN_DRM_FLOAT_F32_ONLY_vcgt_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_DT_DRT_DRD_DRN_DRM_FLOAT_F32_ONLY_vcle_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_DT_DRT_DRD_DRN_DRM_FLOAT_F32_ONLY_vclt_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_DT_DRT_DRD_DRN_DRM_FLOAT_F32_ONLY_vmax_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_DT_DRT_DRD_DRN_DRM_FLOAT_F32_ONLY_vmin_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_DT_DRT_DRD_DRN_DRM_FLOAT_F32_ONLY_vpmax_T32"/>
            <arg value="AARCH32_ASSEMBLER_COND_DT_DRT_DRD_DRN_DRM_FLOAT_F32_ONLY_vpmin_T32"/>
            <!--
            -- TRACE_* require system()
            <arg value="TRACE_disasm"/>
            <arg value="TRACE_regs"/>
            <arg value="TRACE_vregs"/>
            <arg value="TRACE_sysregs"/>
            <arg value="TRACE_write"/>
            <arg value="TRACE_branch"/>
            <arg value="TRACE_none"/>
            <arg value="TRACE_state"/>
            <arg value="TRACE_all"/>
            <arg value="TRACE_disasm_colour"/>
            <arg value="TRACE_regs_colour"/>
            <arg value="TRACE_vregs_colour"/>
            <arg value="TRACE_sysregs_colour"/>
            <arg value="TRACE_write_colour"/>
            <arg value="TRACE_branch_colour"/>
            <arg value="TRACE_none_colour"/>
            <arg value="TRACE_state_colour"/>
            <arg value="TRACE_all_colour"/>
            -- Those tests fail, investigate
            <arg value="AARCH64_SIM_fmadd_d"/>
            <arg value="AARCH64_SIM_fmsub_d"/>
            <arg value="AARCH64_SIM_fnmadd_d"/>
            <arg value="AARCH64_SIM_fnmsub_d"/>
            -->
         </start>
		</config>
      <route>
         <service name="Nic"> <child name="nic_router"/> </service>
         <any-service> <parent/> <any-child/> </any-service>
      </route>
	</start>
</config>}

#
# Boot image
#

# generic modules
set boot_modules {
	core init timer ld.lib.so
	vfs.lib.so libc.lib.so libm.lib.so stdcxx.lib.so
   gart_libvixl-arm.lib.so gart_libvixl-arm64.lib.so
	vixl_test
}

append_platform_drv_boot_modules
build_boot_image $boot_modules

append qemu_args " -m 512 -nographic "
run_genode_until {.*child "vixl_test" exited with exit value 0} 120
