{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746400440637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746400440638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  4 16:14:00 2025 " "Processing started: Sun May  4 16:14:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746400440638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746400440638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter -c Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746400440638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746400441639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746400441639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countertestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file countertestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CounterTestbench " "Found entity 1: CounterTestbench" {  } { { "CounterTestbench.sv" "" { Text "C:/digital_logic_design/ECE272/lab4/CounterTestbench.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746400460290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746400460290 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SevenSegmentDecode.sv(56) " "Verilog HDL information at SevenSegmentDecode.sv(56): always construct contains both blocking and non-blocking assignments" {  } { { "SevenSegmentDecode.sv" "" { Text "C:/digital_logic_design/ECE272/lab4/SevenSegmentDecode.sv" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746400460294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDecode " "Found entity 1: SevenSegmentDecode" {  } { { "SevenSegmentDecode.sv" "" { Text "C:/digital_logic_design/ECE272/lab4/SevenSegmentDecode.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746400460295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746400460295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfourbit.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfourbit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFourBit " "Found entity 1: RegisterFourBit" {  } { { "RegisterFourBit.sv" "" { Text "C:/digital_logic_design/ECE272/lab4/RegisterFourBit.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746400460298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746400460298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/digital_logic_design/ECE272/lab4/Counter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746400460302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746400460302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registeronebit.sv 1 1 " "Found 1 design units, including 1 entities, in source file registeronebit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterOneBit " "Found entity 1: RegisterOneBit" {  } { { "RegisterOneBit.sv" "" { Text "C:/digital_logic_design/ECE272/lab4/RegisterOneBit.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746400460305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746400460305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file counterdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CounterDisplay " "Found entity 1: CounterDisplay" {  } { { "CounterDisplay.sv" "" { Text "C:/digital_logic_design/ECE272/lab4/CounterDisplay.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746400460308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746400460308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d CounterTestbench.sv(41) " "Verilog HDL Implicit Net warning at CounterTestbench.sv(41): created implicit net for \"d\"" {  } { { "CounterTestbench.sv" "" { Text "C:/digital_logic_design/ECE272/lab4/CounterTestbench.sv" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746400460308 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "q CounterTestbench.sv(42) " "Verilog HDL Implicit Net warning at CounterTestbench.sv(42): created implicit net for \"q\"" {  } { { "CounterTestbench.sv" "" { Text "C:/digital_logic_design/ECE272/lab4/CounterTestbench.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746400460308 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CounterDisplay " "Elaborating entity \"CounterDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746400460398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:counter_dut " "Elaborating entity \"Counter\" for hierarchy \"Counter:counter_dut\"" {  } { { "CounterDisplay.sv" "counter_dut" { Text "C:/digital_logic_design/ECE272/lab4/CounterDisplay.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746400460411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFourBit Counter:counter_dut\|RegisterFourBit:dut " "Elaborating entity \"RegisterFourBit\" for hierarchy \"Counter:counter_dut\|RegisterFourBit:dut\"" {  } { { "Counter.sv" "dut" { Text "C:/digital_logic_design/ECE272/lab4/Counter.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746400460413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterOneBit Counter:counter_dut\|RegisterFourBit:dut\|RegisterOneBit:bitZero " "Elaborating entity \"RegisterOneBit\" for hierarchy \"Counter:counter_dut\|RegisterFourBit:dut\|RegisterOneBit:bitZero\"" {  } { { "RegisterFourBit.sv" "bitZero" { Text "C:/digital_logic_design/ECE272/lab4/RegisterFourBit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746400460415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDecode SevenSegmentDecode:decode_dut " "Elaborating entity \"SevenSegmentDecode\" for hierarchy \"SevenSegmentDecode:decode_dut\"" {  } { { "CounterDisplay.sv" "decode_dut" { Text "C:/digital_logic_design/ECE272/lab4/CounterDisplay.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746400460419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746400461026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/digital_logic_design/ECE272/lab4/output_files/Counter.map.smsg " "Generated suppressed messages file C:/digital_logic_design/ECE272/lab4/output_files/Counter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746400461481 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746400461662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746400461662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746400461733 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746400461733 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746400461733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746400461733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746400461763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May  4 16:14:21 2025 " "Processing ended: Sun May  4 16:14:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746400461763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746400461763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746400461763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746400461763 ""}
